#ifndef __CLOCKPILHWIO_H__
#define __CLOCKPILHWIO_H__
/*
===========================================================================
*/
/**
  @file ClockPILHWIO.h
  @brief Auto-generated HWIO interface include file.
 
  This file contains HWIO register definitions for the following modules:
    GCC_CLK_CTL_REG
    TCSR_TCSR_MUTEX
    WCSS_A_PMU
    WCSS_A_RXCLKCTRL
    WCSS_A_RXACLKCTRL
    WCSS_A_TXCLKCTRL
    WCSS_A_CCU
    WCSS_A_QGIC2
    TCSR_TCSR_REGS
    SECURITY_CONTROL_CORE
    TLMM_CSR

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2014 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/tz.bf/2.5.c10/trustzone_images/core/systemdrivers/clock/hw/msm8916/inc/HALclkHWIO.h#1 $
  $DateTime: 2016/06/17 14:31:11 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

#define PROC_CLK_BRANCH_ENA_VOTE   GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE
#define PROC_CLK_PLL_ENA_VOTE      GCC_APCS_TZ_GPLL_ENA_VOTE

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                           0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                  0x3fff0f
#define HWIO_GCC_GPLL0_MODE_POR                                                                 0x00000000
#define HWIO_GCC_GPLL0_MODE_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                     0xff
#define HWIO_GCC_GPLL0_L_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL0_L_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                               0xff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL0_M_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00021008)
#define HWIO_GCC_GPLL0_M_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021008)
#define HWIO_GCC_GPLL0_M_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL0_M_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, HWIO_GCC_GPLL0_M_VAL_RMSK)
#define HWIO_GCC_GPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_M_VAL_ADDR,m,v,HWIO_GCC_GPLL0_M_VAL_IN)
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_SHFT                                                                0x0

#define HWIO_GCC_GPLL0_N_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002100c)
#define HWIO_GCC_GPLL0_N_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002100c)
#define HWIO_GCC_GPLL0_N_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL0_N_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, HWIO_GCC_GPLL0_N_VAL_RMSK)
#define HWIO_GCC_GPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_N_VAL_ADDR,m,v,HWIO_GCC_GPLL0_N_VAL_IN)
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_SHFT                                                                0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL0_USER_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_BMSK                                          0xfe000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_SHFT                                                0x19
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_BMSK                                                       0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_SHFT                                                            0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_21_BMSK                                            0xe00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_21_SHFT                                                0x15
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                      0x100000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_13_BMSK                                             0xfe000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_13_SHFT                                                 0xd
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x1000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_BMSK                                               0xc00
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                  0x300
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_BIST_BMSK                                                    0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_BIST_SHFT                                                    0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_POR                                                           0x00031000
#define HWIO_GCC_GPLL0_CONFIG_CTL_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                        0xc0000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                              0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_UP_BMSK                                             0x20000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                   0x1d
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                           0x10000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                 0x1c
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                           0xc000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_BMSK                                                 0x3000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_SHFT                                                      0x18
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_EN_BMSK                                                   0x800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_NMOSC_EN_SHFT                                                       0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT22_BMSK                                              0x400000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT22_SHFT                                                  0x16
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_BMSK                                                    0x300000
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_SHFT                                                        0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_BMSK                                                    0xc0000
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_SHFT                                                       0x12
#define HWIO_GCC_GPLL0_CONFIG_CTL_CUSEL_BMSK                                                       0x30000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CUSEL_SHFT                                                          0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_MODE_BMSK                                                     0x8000
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_MODE_SHFT                                                        0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT14_BMSK                                                0x4000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BIT14_SHFT                                                   0xe
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_BMSK                                                  0x3000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_BMSK                                                   0x800
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_SHFT                                                     0xb
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                              0x7ff
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021018)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021018)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL0_TEST_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_15_BMSK                                          0xffff8000
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL0_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                             0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                0xe
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS13_10_BMSK                                              0x3c00
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS13_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_BMSK                                                      0x200
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_SHFT                                                        0x9
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_BMSK                                                     0x100
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                        0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                         0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002101c)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002101c)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL0_STATUS_POR                                                               0x00000000
#define HWIO_GCC_GPLL0_STATUS_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL0_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL0_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                  0x3fff0f
#define HWIO_GCC_GPLL1_MODE_POR                                                                 0x00000000
#define HWIO_GCC_GPLL1_MODE_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                     0xff
#define HWIO_GCC_GPLL1_L_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL1_L_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                               0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL1_M_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, HWIO_GCC_GPLL1_M_VAL_RMSK)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL1_N_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, HWIO_GCC_GPLL1_N_VAL_RMSK)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL1_USER_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_BMSK                                          0xfe000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_SHFT                                                0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                       0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                            0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_BMSK                                            0xe00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_SHFT                                                0x15
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                      0x100000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_BMSK                                             0xfe000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_SHFT                                                 0xd
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x1000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                               0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                  0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_BMSK                                                    0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_SHFT                                                    0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_POR                                                           0x00031000
#define HWIO_GCC_GPLL1_CONFIG_CTL_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                        0xc0000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                              0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_BMSK                                             0x20000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                   0x1d
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                           0x10000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                 0x1c
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                           0xc000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                                 0x3000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                      0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_BMSK                                                   0x800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_SHFT                                                       0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_BMSK                                              0x400000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_SHFT                                                  0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                    0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                        0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                    0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                       0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_BMSK                                                       0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_SHFT                                                          0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_BMSK                                                     0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_SHFT                                                        0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_BMSK                                                0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_SHFT                                                   0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                  0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                   0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                     0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                              0x7ff
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL1_TEST_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_BMSK                                          0xffff8000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                             0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                0xe
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_BMSK                                              0x3c00
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                      0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                        0x9
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                     0x100
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                        0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                         0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL1_STATUS_POR                                                               0x00000000
#define HWIO_GCC_GPLL1_STATUS_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL1_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL1_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                  0x3fff0f
#define HWIO_GCC_GPLL2_MODE_POR                                                                 0x00000000
#define HWIO_GCC_GPLL2_MODE_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                     0xff
#define HWIO_GCC_GPLL2_L_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL2_L_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                               0xff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL2_M_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a008)
#define HWIO_GCC_GPLL2_M_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a008)
#define HWIO_GCC_GPLL2_M_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL2_M_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL2_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, HWIO_GCC_GPLL2_M_VAL_RMSK)
#define HWIO_GCC_GPLL2_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_M_VAL_ADDR,m,v,HWIO_GCC_GPLL2_M_VAL_IN)
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_SHFT                                                                0x0

#define HWIO_GCC_GPLL2_N_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a00c)
#define HWIO_GCC_GPLL2_N_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a00c)
#define HWIO_GCC_GPLL2_N_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_POR                                                                0x00000000
#define HWIO_GCC_GPLL2_N_VAL_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL2_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, HWIO_GCC_GPLL2_N_VAL_RMSK)
#define HWIO_GCC_GPLL2_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_N_VAL_ADDR,m,v,HWIO_GCC_GPLL2_N_VAL_IN)
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_SHFT                                                                0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL2_USER_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_BMSK                                          0xfe000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_SHFT                                                0x19
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_BMSK                                                       0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_SHFT                                                            0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_21_BMSK                                            0xe00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_21_SHFT                                                0x15
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                      0x100000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_13_BMSK                                             0xfe000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_13_SHFT                                                 0xd
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x1000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_BMSK                                               0xc00
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                  0x300
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_BIST_BMSK                                                    0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_BIST_SHFT                                                    0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a014)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a014)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_POR                                                           0x00031000
#define HWIO_GCC_GPLL2_CONFIG_CTL_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                        0xc0000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                              0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_UP_BMSK                                             0x20000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                   0x1d
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                           0x10000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                 0x1c
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                           0xc000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_BMSK                                                 0x3000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_SHFT                                                      0x18
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_EN_BMSK                                                   0x800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_NMOSC_EN_SHFT                                                       0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT22_BMSK                                              0x400000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT22_SHFT                                                  0x16
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_BMSK                                                    0x300000
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_SHFT                                                        0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_BMSK                                                    0xc0000
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_SHFT                                                       0x12
#define HWIO_GCC_GPLL2_CONFIG_CTL_CUSEL_BMSK                                                       0x30000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CUSEL_SHFT                                                          0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_MODE_BMSK                                                     0x8000
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_MODE_SHFT                                                        0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT14_BMSK                                                0x4000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BIT14_SHFT                                                   0xe
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_BMSK                                                  0x3000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_BMSK                                                   0x800
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_SHFT                                                     0xb
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                              0x7ff
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a018)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a018)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_POR                                                             0x00000000
#define HWIO_GCC_GPLL2_TEST_CTL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_15_BMSK                                          0xffff8000
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL2_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                             0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                0xe
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS13_10_BMSK                                              0x3c00
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS13_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_BMSK                                                      0x200
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_SHFT                                                        0x9
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_BMSK                                                     0x100
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                        0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                         0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a01c)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004a01c)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL2_STATUS_POR                                                               0x00000000
#define HWIO_GCC_GPLL2_STATUS_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL2_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL2_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_BIMC_PLL_MODE_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_RMSK                                                               0x3fff0f
#define HWIO_GCC_BIMC_PLL_MODE_POR                                                              0x00000000
#define HWIO_GCC_BIMC_PLL_MODE_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_MODE_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, HWIO_GCC_BIMC_PLL_MODE_RMSK)
#define HWIO_GCC_BIMC_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_MODE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_MODE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_MODE_ADDR,m,v,HWIO_GCC_BIMC_PLL_MODE_IN)
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                            0x200000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                0x15
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                              0x100000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                  0x14
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                 0xfc000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                     0xe
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                  0x3f00
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                     0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_BMSK                                                        0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_SHFT                                                        0x3
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_BMSK                                                        0x4
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_SHFT                                                        0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_BMSK                                                       0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_SHFT                                                       0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_BMSK                                                        0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_SHFT                                                        0x0

#define HWIO_GCC_BIMC_PLL_L_VAL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_RMSK                                                                  0xff
#define HWIO_GCC_BIMC_PLL_L_VAL_POR                                                             0x00000000
#define HWIO_GCC_BIMC_PLL_L_VAL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, HWIO_GCC_BIMC_PLL_L_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_L_VAL_IN)
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_BMSK                                                            0xff
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_SHFT                                                             0x0

#define HWIO_GCC_BIMC_PLL_M_VAL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_BIMC_PLL_M_VAL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023008)
#define HWIO_GCC_BIMC_PLL_M_VAL_RMSK                                                               0x7ffff
#define HWIO_GCC_BIMC_PLL_M_VAL_POR                                                             0x00000000
#define HWIO_GCC_BIMC_PLL_M_VAL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_PLL_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_M_VAL_ADDR, HWIO_GCC_BIMC_PLL_M_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_M_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_M_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_M_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_M_VAL_IN)
#define HWIO_GCC_BIMC_PLL_M_VAL_PLL_M_BMSK                                                         0x7ffff
#define HWIO_GCC_BIMC_PLL_M_VAL_PLL_M_SHFT                                                             0x0

#define HWIO_GCC_BIMC_PLL_N_VAL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_N_VAL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_N_VAL_RMSK                                                               0x7ffff
#define HWIO_GCC_BIMC_PLL_N_VAL_POR                                                             0x00000000
#define HWIO_GCC_BIMC_PLL_N_VAL_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_PLL_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_N_VAL_ADDR, HWIO_GCC_BIMC_PLL_N_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_N_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_N_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_N_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_N_VAL_IN)
#define HWIO_GCC_BIMC_PLL_N_VAL_PLL_N_BMSK                                                         0x7ffff
#define HWIO_GCC_BIMC_PLL_N_VAL_PLL_N_SHFT                                                             0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_POR                                                          0x00000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, HWIO_GCC_BIMC_PLL_USER_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_25_BMSK                                       0xfe000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_25_SHFT                                             0x19
#define HWIO_GCC_BIMC_PLL_USER_CTL_MN_EN_BMSK                                                    0x1000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_MN_EN_SHFT                                                         0x18
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_21_BMSK                                         0xe00000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_21_SHFT                                             0x15
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_BMSK                                                   0x100000
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_SHFT                                                       0x14
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_13_BMSK                                          0xfe000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_13_SHFT                                              0xd
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                               0x1000
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                  0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS11_10_BMSK                                            0xc00
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS11_10_SHFT                                              0xa
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                               0x300
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                                 0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_BMSK                                                    0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_SHFT                                                     0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                               0x60
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                                0x5
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                                0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                                 0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_BIST_BMSK                                                 0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_BIST_SHFT                                                 0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                  0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                  0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023014)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023014)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_POR                                                        0x00031000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                     0xc0000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                           0x1e
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_PFD_UP_BMSK                                          0x20000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                0x1d
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                        0x10000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                              0x1c
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                        0xc000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                             0x1a
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_PFD_DZSEL_BMSK                                              0x3000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_PFD_DZSEL_SHFT                                                   0x18
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_NMOSC_EN_BMSK                                                0x800000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_NMOSC_EN_SHFT                                                    0x17
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BIT22_BMSK                                           0x400000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BIT22_SHFT                                               0x16
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ICP_DIV_BMSK                                                 0x300000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ICP_DIV_SHFT                                                     0x14
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IREG_DIV_BMSK                                                 0xc0000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IREG_DIV_SHFT                                                    0x12
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_CUSEL_BMSK                                                    0x30000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_CUSEL_SHFT                                                       0x10
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_MODE_BMSK                                                  0x8000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_MODE_SHFT                                                     0xf
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BIT14_BMSK                                             0x4000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BIT14_SHFT                                                0xe
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_CFG_LOCKDET_BMSK                                               0x3000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_CFG_LOCKDET_SHFT                                                  0xc
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_ISEED_BMSK                                                0x800
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_FORCE_ISEED_SHFT                                                  0xb
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                           0x7ff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                             0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023018)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023018)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_POR                                                          0x00000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RESERVE_BITS31_15_BMSK                                       0xffff8000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RESERVE_BITS31_15_SHFT                                              0xf
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                          0x4000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                             0xe
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RESERVE_BITS13_10_BMSK                                           0x3c00
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RESERVE_BITS13_10_SHFT                                              0xa
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ICP_TST_EN_BMSK                                                   0x200
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ICP_TST_EN_SHFT                                                     0x9
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ICP_EXT_SEL_BMSK                                                  0x100
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ICP_EXT_SEL_SHFT                                                    0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_BMSK                                                     0x80
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_SHFT                                                      0x7
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                                   0x40
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                                    0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_BMSK                                                    0x30
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_SHFT                                                     0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_BMSK                                                     0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_SHFT                                                     0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_BMSK                                                      0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_SHFT                                                      0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_BMSK                                                      0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_SHFT                                                      0x0

#define HWIO_GCC_BIMC_PLL_STATUS_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_STATUS_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_STATUS_RMSK                                                              0x3ffff
#define HWIO_GCC_BIMC_PLL_STATUS_POR                                                            0x00000000
#define HWIO_GCC_BIMC_PLL_STATUS_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_STATUS_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, HWIO_GCC_BIMC_PLL_STATUS_RMSK)
#define HWIO_GCC_BIMC_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_ACTIVE_FLAG_BMSK                                              0x20000
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_ACTIVE_FLAG_SHFT                                                 0x11
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_LOCK_DET_BMSK                                                 0x10000
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_LOCK_DET_SHFT                                                    0x10
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_D_BMSK                                                         0xffff
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_D_SHFT                                                            0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                   0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_POR                                                             0x00000000
#define HWIO_GCC_SYSTEM_NOC_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK                                                 0x80000013
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_POR                                                  0x00000000
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK                                                      0x71f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_POR                                                  0x00000000
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                       0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_POR                                                     0x00000000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_POR_RMSK                                                0xffffffff
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                   0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_POR                                                       0x00000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_POR                                                       0x00000000
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                     0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                              0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                              0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                              0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                              0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                              0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                0x9
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                              0xa
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                0xb
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                              0xc
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                0xd
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                              0xe
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                0xf
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                             0x10
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                               0x11
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                             0x12
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                              0x13
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                            0x14
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                              0x15
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                            0x16
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                              0x17
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                            0x18
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                              0x19
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                            0x1a
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                              0x1b
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                            0x1c
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                              0x1d
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                            0x1e
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                              0x1f

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_POR                                                           0x00000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_POR                                                  0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_POR                                                      0x00000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f

#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_POR                                                        0x00000001
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_POR                                                            0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_PCNOC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_PCNOC_BCR_POR                                                                  0x00000000
#define HWIO_GCC_PCNOC_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_PCNOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, HWIO_GCC_PCNOC_BCR_RMSK)
#define HWIO_GCC_PCNOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BCR_IN)
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PCNOC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_PCNOC_AHB_CBCR_POR                                                             0x00000001
#define HWIO_GCC_PCNOC_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027020)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027020)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_POR                                                         0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_POR                                                         0x00000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_AT_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PCNOC_AT_CBCR_POR                                                              0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_PCNOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, HWIO_GCC_PCNOC_AT_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AT_CBCR_IN)
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_POR                                                      0x80008000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_IMEM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_IMEM_BCR_POR                                                                   0x00000000
#define HWIO_GCC_IMEM_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                             0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_POR                                                              0x1000cff0
#define HWIO_GCC_IMEM_AXI_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_POR                                                          0x80008000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MMSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b000)
#define HWIO_GCC_MMSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b000)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                         0x3
#define HWIO_GCC_MMSS_BCR_POR                                                                   0x00000000
#define HWIO_GCC_MMSS_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_GMEM_AXI_ARES_BMSK                                                           0x2
#define HWIO_GCC_MMSS_BCR_GMEM_AXI_ARES_SHFT                                                           0x1
#define HWIO_GCC_MMSS_BCR_GMEM_AXI_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_MMSS_BCR_GMEM_AXI_ARES_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005903c)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005903c)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_RMSK                                                     0xf0008000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_POR                                                      0x80008000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_GMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1

#define HWIO_GCC_BIMC_GFX_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031024)
#define HWIO_GCC_BIMC_GFX_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031024)
#define HWIO_GCC_BIMC_GFX_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_BIMC_GFX_CBCR_POR                                                              0x80004ff0
#define HWIO_GCC_BIMC_GFX_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, HWIO_GCC_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_POR                                                           0x80008000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                      0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_POR                                                       0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_RPM_CFG_XPU_CBCR_POR                                                           0x80008000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_RPM_CFG_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, m)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,v)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,m,v,HWIO_GCC_RPM_CFG_XPU_CBCR_IN)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_QDSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                         0x1
#define HWIO_GCC_QDSS_BCR_POR                                                                   0x00000000
#define HWIO_GCC_QDSS_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_POR                                                          0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_POR                                                          0x80008000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_POR                                                           0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_POR                                                           0x00000000
#define HWIO_GCC_QDSS_AT_CFG_RCGR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_POR                                                               0x80004ff0
#define HWIO_GCC_QDSS_AT_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_POR                                                          0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_POR                                                          0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_QDSS_STM_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_POR                                                              0x80008000
#define HWIO_GCC_QDSS_STM_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_POR                                                   0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                       0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_POR                                                   0x00000000
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_POR                                                       0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_POR                                                        0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_POR                                                        0x00000000
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_POR                                                       0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_POR                                                       0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_POR                                                              0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_POR                                                       0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_POR                                                       0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_POR                                                      0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                        0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_POR                                                         0x00000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB_HS_BCR_POR                                                                 0x00000000
#define HWIO_GCC_USB_HS_BCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                        0x80007ff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_POR                                                         0x80004ff0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                                0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB_HS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00041008)
#define HWIO_GCC_USB_HS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041008)
#define HWIO_GCC_USB_HS_AHB_CBCR_RMSK                                                           0xf000fff1
#define HWIO_GCC_USB_HS_AHB_CBCR_POR                                                            0x8000cff0
#define HWIO_GCC_USB_HS_AHB_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_USB_HS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_POR                                              0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_POR_RMSK                                         0xffffffff
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_POR                                                     0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_POR                                                     0x00000000
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB2A_PHY_BCR_POR                                                              0x00000000
#define HWIO_GCC_USB2A_PHY_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_POR                                                       0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC1_BCR_POR                                                                  0x00000000
#define HWIO_GCC_SDCC1_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_POR                                                        0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_POR                                                        0x00000000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_POR                                                               0x00000000
#define HWIO_GCC_SDCC1_APPS_M_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_N_POR                                                               0x00000000
#define HWIO_GCC_SDCC1_APPS_N_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_D_POR                                                               0x00000000
#define HWIO_GCC_SDCC1_APPS_D_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_POR                                                            0x80004ff0
#define HWIO_GCC_SDCC1_APPS_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_POR                                                             0x8000cff0
#define HWIO_GCC_SDCC1_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SDCC1_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_RMSK                                                                       0x1
#define HWIO_GCC_SDCC1_MISC_POR                                                                 0x00000000
#define HWIO_GCC_SDCC1_MISC_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_SDCC1_MISC_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, HWIO_GCC_SDCC1_MISC_RMSK)
#define HWIO_GCC_SDCC1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, m)
#define HWIO_GCC_SDCC1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_MISC_ADDR,v)
#define HWIO_GCC_SDCC1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_MISC_ADDR,m,v,HWIO_GCC_SDCC1_MISC_IN)
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_SHFT                                                              0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC2_BCR_POR                                                                  0x00000000
#define HWIO_GCC_SDCC2_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_POR                                                        0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_POR                                                        0x00000000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_M_POR                                                               0x00000000
#define HWIO_GCC_SDCC2_APPS_M_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_N_POR                                                               0x00000000
#define HWIO_GCC_SDCC2_APPS_N_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_D_POR                                                               0x00000000
#define HWIO_GCC_SDCC2_APPS_D_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_POR                                                            0x80004ff0
#define HWIO_GCC_SDCC2_APPS_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_POR                                                             0x8000cff0
#define HWIO_GCC_SDCC2_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_BCR_POR                                                                  0x00000000
#define HWIO_GCC_BLSP1_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                          0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_POR                                                           0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                            0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_POR                                                             0x8000cff0
#define HWIO_GCC_BLSP1_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP1_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006000)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006000)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006004)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006004)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007000)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007000)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007004)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_BLSP1_UART1_BCR_POR                                                            0x00000000
#define HWIO_GCC_BLSP1_UART1_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_POR                                                      0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_POR                                                       0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_POR                                                  0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                               0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                               0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_POR                                                  0x00000000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                       0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART1_APPS_M_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                             0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART1_APPS_N_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART1_APPS_D_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP2_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_BLSP1_UART2_BCR_POR                                                            0x00000000
#define HWIO_GCC_BLSP1_UART2_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_POR                                                      0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_POR                                                       0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_POR                                                  0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                               0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                               0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_POR                                                  0x00000000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                       0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART2_APPS_M_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                             0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART2_APPS_N_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_POR                                                         0x00000000
#define HWIO_GCC_BLSP1_UART2_APPS_D_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP3_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP4_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP5_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00006018)
#define HWIO_GCC_BLSP1_QUP5_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006018)
#define HWIO_GCC_BLSP1_QUP5_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP5_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, HWIO_GCC_BLSP1_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_BCR_IN)
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000601c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000601c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00006020)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006020)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006024)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006024)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006028)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006028)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000602c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000602c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00006030)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006030)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00006034)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006034)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP6_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00007018)
#define HWIO_GCC_BLSP1_QUP6_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007018)
#define HWIO_GCC_BLSP1_QUP6_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_POR                                                             0x00000000
#define HWIO_GCC_BLSP1_QUP6_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BLSP1_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, HWIO_GCC_BLSP1_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_BCR_IN)
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000701c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000701c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00007020)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007020)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_POR                                                   0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007024)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007024)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_POR                                               0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007028)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007028)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_POR                                               0x00000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000702c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00007030)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007030)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00007034)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007034)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_POR                                                      0x00000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_POR                                                     0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                          0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_POR                                                     0x00000000
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_POR                                                      0x80008000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_PDM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_PDM_BCR_POR                                                                    0x00000000
#define HWIO_GCC_PDM_BCR_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                              0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_POR                                                               0x80008000
#define HWIO_GCC_PDM_AHB_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                              0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_POR                                                               0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                         0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                            0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_PDM2_CBCR_POR                                                                  0x80000000
#define HWIO_GCC_PDM2_CBCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_POR                                                              0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_POR                                                              0x00000000
#define HWIO_GCC_PDM2_CFG_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_PRNG_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PRNG_BCR_POR                                                                   0x00000000
#define HWIO_GCC_PRNG_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_PRNG_AHB_CBCR_POR                                                              0x80008000
#define HWIO_GCC_PRNG_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_TCSR_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                         0x1
#define HWIO_GCC_TCSR_BCR_POR                                                                   0x00000000
#define HWIO_GCC_TCSR_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_POR                                                              0x10008001
#define HWIO_GCC_TCSR_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BOOT_ROM_BCR_POR                                                               0x00000000
#define HWIO_GCC_BOOT_ROM_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                         0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_POR                                                          0x1000cff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                  0xf

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MSG_RAM_BCR_POR                                                                0x00000000
#define HWIO_GCC_MSG_RAM_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_POR                                                           0x8000cff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_TLMM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_TLMM_BCR_POR                                                                   0x00000000
#define HWIO_GCC_TLMM_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_POR                                                              0x10008000
#define HWIO_GCC_TLMM_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                 0x80000000
#define HWIO_GCC_TLMM_CBCR_POR                                                                  0x00000000
#define HWIO_GCC_TLMM_CBCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                               0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_MPM_BCR_POR                                                                    0x00000000
#define HWIO_GCC_MPM_BCR_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_MPM_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                         0x7
#define HWIO_GCC_MPM_MISC_POR                                                                   0x00000001
#define HWIO_GCC_MPM_MISC_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                       0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                       0x2
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                           0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                           0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                          0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                          0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                              0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_POR                                                               0x10008000
#define HWIO_GCC_MPM_AHB_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_POR                                                         0x00000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_POR                                                           0x1000cff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_POR                                                             0x00000001
#define HWIO_GCC_RPM_SLEEP_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                            0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_POR                                                             0x00000001
#define HWIO_GCC_RPM_TIMER_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_POR                                                               0x00000000
#define HWIO_GCC_RPM_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_RPM_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_RPM_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_RPM_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d028)
#define HWIO_GCC_RPM_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_RMSK                                                                        0xf1
#define HWIO_GCC_RPM_MISC_POR                                                                   0x00000030
#define HWIO_GCC_RPM_MISC_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                 0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                  0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                             0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                             0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                             0x2
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                             0x3
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                             0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                             0x5
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                             0x6
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                             0x7
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                             0x8
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                            0x9
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                            0xa
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                            0xb
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                            0xc
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                            0xd
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                            0xe
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                            0xf
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                  0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                  0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                    0x1

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SEC_CTRL_BCR_POR                                                               0x00000000
#define HWIO_GCC_SEC_CTRL_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_POR                                                               0x00000000
#define HWIO_GCC_ACC_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_ACC_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_ACC_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_ACC_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_RMSK                                                                         0x1
#define HWIO_GCC_ACC_MISC_POR                                                                   0x00000001
#define HWIO_GCC_ACC_MISC_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                     0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                     0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                         0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_POR                                                          0x00004ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_POR                                                          0x10008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_POR                                                              0x00004ff1
#define HWIO_GCC_SEC_CTRL_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_POR                                                        0x00000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_POR                                               0x00000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                          0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_ENABLE_FVAL                                   0x1

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SPMI_BCR_POR                                                                   0x00000000
#define HWIO_GCC_SPMI_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SPMI_SER_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_POR                                                              0x00004ff1
#define HWIO_GCC_SPMI_SER_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK                                                       0xf0008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_POR                                                        0x10008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_POR                                                              0x00004ff1
#define HWIO_GCC_SPMI_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPDM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SPDM_BCR_POR                                                                   0x00000000
#define HWIO_GCC_SPDM_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_POR                                                          0x80008000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_POR                                                         0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_POR                                                               0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_POR                                                          0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_POR                                                          0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_POR                                                         0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_POR                                                         0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_POR                                                           0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_CRYPTO_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_RMSK                                                                       0x1
#define HWIO_GCC_CRYPTO_BCR_POR                                                                 0x00000000
#define HWIO_GCC_CRYPTO_BCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_CRYPTO_BCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, HWIO_GCC_CRYPTO_BCR_RMSK)
#define HWIO_GCC_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, m)
#define HWIO_GCC_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_BCR_ADDR,v)
#define HWIO_GCC_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_BCR_ADDR,m,v,HWIO_GCC_CRYPTO_BCR_IN)
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_CRYPTO_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_CRYPTO_CMD_RCGR_POR                                                            0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CRYPTO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, HWIO_GCC_CRYPTO_CMD_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CMD_RCGR_IN)
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_CRYPTO_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_CRYPTO_CFG_RCGR_POR                                                            0x00000000
#define HWIO_GCC_CRYPTO_CFG_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CRYPTO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, HWIO_GCC_CRYPTO_CFG_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CFG_RCGR_IN)
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_CRYPTO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_RMSK                                                               0x80007ff0
#define HWIO_GCC_CRYPTO_CBCR_POR                                                                0x80004ff0
#define HWIO_GCC_CRYPTO_CBCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_CRYPTO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, HWIO_GCC_CRYPTO_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_CBCR_IN)
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf

#define HWIO_GCC_CRYPTO_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_POR                                                            0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CRYPTO_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, HWIO_GCC_CRYPTO_AXI_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_CRYPTO_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_POR                                                            0x80008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CRYPTO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, HWIO_GCC_CRYPTO_AHB_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_AHB_CBCR_IN)
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_POR                                                               0x00000001
#define HWIO_GCC_GCC_AHB_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                           0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_POR                                                            0x00000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_GCC_XO_CBCR_POR                                                                0x00000001
#define HWIO_GCC_GCC_XO_CBCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_POR                                                           0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_POR                                                          0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00031000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BIMC_BCR_POR                                                                   0x00000000
#define HWIO_GCC_BIMC_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_POR                                                                 0xa0222000
#define HWIO_GCC_BIMC_GDSCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                    0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                      0xb
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_BIMC_GDSCR_RESTORE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GDSCR_RESTORE_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_BIMC_GDSCR_SAVE_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_GDSCR_SAVE_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_BIMC_GDSCR_RETAIN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_BIMC_GDSCR_EN_REST_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GDSCR_EN_REST_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_NO_RESET_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_RESET_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                           0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                      0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_POR                                                       0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_POR                                                               0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_POR                                                          0x80008000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_POR                                                            0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_POR                                                       0x10008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_POR                                                          0x00000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00031018)
#define HWIO_GCC_BIMC_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                   0x3f0f00
#define HWIO_GCC_BIMC_MISC_POR                                                                  0x00010400
#define HWIO_GCC_BIMC_MISC_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                         0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                             0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                  0xb
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_NOT_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_DISABLE_FVAL                                          0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_BMSK                                           0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_SHFT                                             0xa
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                              0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                   0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                     0x8
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_NOT_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_DISABLE_FVAL                                         0x1

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_BIMC_CBCR_POR                                                                  0x00000001
#define HWIO_GCC_BIMC_CBCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_POR                                                         0x00000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_POR                                                           0x80008000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_POR                                                         0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001207c)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001207c)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_APSS_TCU_CMD_RCGR_POR                                                          0x80000000
#define HWIO_GCC_APSS_TCU_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_APSS_TCU_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR, HWIO_GCC_APSS_TCU_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_TCU_CMD_RCGR_IN)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_APSS_TCU_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_APSS_TCU_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00012080)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012080)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_APSS_TCU_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_APSS_TCU_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_APSS_TCU_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR, HWIO_GCC_APSS_TCU_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_TCU_CFG_RCGR_IN)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00031028)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031028)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_POR                                                          0x80000000
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR, HWIO_GCC_BIMC_GPU_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003102c)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003102c)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR, HWIO_GCC_BIMC_GPU_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_GPU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031040)
#define HWIO_GCC_BIMC_GPU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031040)
#define HWIO_GCC_BIMC_GPU_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_GPU_CBCR_POR                                                              0x80000000
#define HWIO_GCC_BIMC_GPU_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_GPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CBCR_ADDR, HWIO_GCC_BIMC_GPU_CBCR_RMSK)
#define HWIO_GCC_BIMC_GPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CBCR_IN)
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_TCU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_POR                                                              0x00000000
#define HWIO_GCC_BIMC_TCU_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, HWIO_GCC_BIMC_TCU_CBCR_RMSK)
#define HWIO_GCC_BIMC_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_POR                                                  0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_POR_RMSK                                             0xffffffff
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_DISABLE_FVAL                                         0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_ENABLE_FVAL                                          0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK                                                  0xf0008001
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_POR                                                   0x80008000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                            0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                             0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_ULT_AUDIO_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_RMSK                                                                    0x1
#define HWIO_GCC_ULT_AUDIO_BCR_POR                                                              0x00000000
#define HWIO_GCC_ULT_AUDIO_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_ULT_AUDIO_BCR_IN          \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, HWIO_GCC_ULT_AUDIO_BCR_RMSK)
#define HWIO_GCC_ULT_AUDIO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, m)
#define HWIO_GCC_ULT_AUDIO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR,v)
#define HWIO_GCC_ULT_AUDIO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULT_AUDIO_BCR_ADDR,m,v,HWIO_GCC_ULT_AUDIO_BCR_IN)
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_APSS_AHB_CMD_RCGR_POR                                                          0x00000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_APSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_POR                                                          0x00000000
#define HWIO_GCC_APSS_AHB_CFG_RCGR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_APSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_APSS_AHB_MISC_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_RMSK                                                                   0xf1
#define HWIO_GCC_APSS_AHB_MISC_POR                                                              0x00000000
#define HWIO_GCC_APSS_AHB_MISC_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_APSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, HWIO_GCC_APSS_AHB_MISC_RMSK)
#define HWIO_GCC_APSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_MISC_ADDR,m,v,HWIO_GCC_APSS_AHB_MISC_IN)
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                       0xf0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                        0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                   0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                   0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                   0x2
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                   0x3
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                   0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                   0x5
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                   0x6
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                   0x7
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                   0x8
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                  0x9
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                  0xa
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                  0xb
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                  0xc
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                  0xd
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                  0xe
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                  0xf
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                        0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                        0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                      0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                          0x1

#define HWIO_GCC_APSS_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_APSS_AHB_CBCR_POR                                                              0x10008000
#define HWIO_GCC_APSS_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, HWIO_GCC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APSS_AHB_CBCR_IN)
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_APSS_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_POR                                                              0x00000000
#define HWIO_GCC_APSS_AXI_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, HWIO_GCC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                            0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_POR                                                      0x00000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                   0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_POR                                                 0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_POR_RMSK                                            0xffffffff
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_POR                                                     0x00000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_POR                                                0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_DEHR_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                         0x1
#define HWIO_GCC_DEHR_BCR_POR                                                                   0x00000000
#define HWIO_GCC_DEHR_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                 0xf000fff1
#define HWIO_GCC_DEHR_CBCR_POR                                                                  0x8000cff0
#define HWIO_GCC_DEHR_CBCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                        0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                              0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK                                                    0xf0008001
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_POR                                                     0x80008000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_POR_RMSK                                                0xffffffff
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                              0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                               0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_GFX_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012010)
#define HWIO_GCC_GFX_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012010)
#define HWIO_GCC_GFX_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_GFX_TBU_CBCR_POR                                                               0x80004ff0
#define HWIO_GCC_GFX_TBU_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GFX_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TBU_CBCR_ADDR, HWIO_GCC_GFX_TBU_CBCR_RMSK)
#define HWIO_GCC_GFX_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TBU_CBCR_ADDR, m)
#define HWIO_GCC_GFX_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TBU_CBCR_ADDR,v)
#define HWIO_GCC_GFX_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TBU_CBCR_ADDR,m,v,HWIO_GCC_GFX_TBU_CBCR_IN)
#define HWIO_GCC_GFX_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GFX_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_VENUS_TBU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012014)
#define HWIO_GCC_VENUS_TBU_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012014)
#define HWIO_GCC_VENUS_TBU_CBCR_RMSK                                                            0x80007ff0
#define HWIO_GCC_VENUS_TBU_CBCR_POR                                                             0x80004ff0
#define HWIO_GCC_VENUS_TBU_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_VENUS_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS_TBU_CBCR_ADDR, HWIO_GCC_VENUS_TBU_CBCR_RMSK)
#define HWIO_GCC_VENUS_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_TBU_CBCR_ADDR, m)
#define HWIO_GCC_VENUS_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_TBU_CBCR_ADDR,v)
#define HWIO_GCC_VENUS_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_TBU_CBCR_ADDR,m,v,HWIO_GCC_VENUS_TBU_CBCR_IN)
#define HWIO_GCC_VENUS_TBU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_VENUS_TBU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00012098)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012098)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_RMSK                                                       0x80007ff0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_POR                                                        0x00004ff0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR, HWIO_GCC_APSS_TCU_ASYNC_CBCR_RMSK)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR,m,v,HWIO_GCC_APSS_TCU_ASYNC_CBCR_IN)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK15_FVAL                                                0xf

#define HWIO_GCC_APSS_TCU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_RMSK                                                             0x80007ff0
#define HWIO_GCC_APSS_TCU_CBCR_POR                                                              0x00004ff0
#define HWIO_GCC_APSS_TCU_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_APSS_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, HWIO_GCC_APSS_TCU_CBCR_RMSK)
#define HWIO_GCC_APSS_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CBCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CBCR_ADDR,m,v,HWIO_GCC_APSS_TCU_CBCR_IN)
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_MDP_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001201c)
#define HWIO_GCC_MDP_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001201c)
#define HWIO_GCC_MDP_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_MDP_TBU_CBCR_POR                                                               0x80004ff0
#define HWIO_GCC_MDP_TBU_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_MDP_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDP_TBU_CBCR_ADDR, HWIO_GCC_MDP_TBU_CBCR_RMSK)
#define HWIO_GCC_MDP_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_TBU_CBCR_ADDR, m)
#define HWIO_GCC_MDP_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_TBU_CBCR_ADDR,v)
#define HWIO_GCC_MDP_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_TBU_CBCR_ADDR,m,v,HWIO_GCC_MDP_TBU_CBCR_IN)
#define HWIO_GCC_MDP_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MDP_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_GFX_TCU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012020)
#define HWIO_GCC_GFX_TCU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012020)
#define HWIO_GCC_GFX_TCU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_GFX_TCU_CBCR_POR                                                               0x00004ff0
#define HWIO_GCC_GFX_TCU_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GFX_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TCU_CBCR_ADDR, HWIO_GCC_GFX_TCU_CBCR_RMSK)
#define HWIO_GCC_GFX_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TCU_CBCR_ADDR, m)
#define HWIO_GCC_GFX_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TCU_CBCR_ADDR,v)
#define HWIO_GCC_GFX_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TCU_CBCR_ADDR,m,v,HWIO_GCC_GFX_TCU_CBCR_IN)
#define HWIO_GCC_GFX_TCU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GFX_TCU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK                                                          0x80007ff0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_POR                                                           0x80004ff0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_MSS_TBU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012028)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012028)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_RMSK                                                      0x80007ff0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_POR                                                       0x80004ff0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK15_FVAL                                               0xf

#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK                                                       0x80007ff0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_POR                                                        0x80004ff0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                0xf

#define HWIO_GCC_PCNOC_TBU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_RMSK                                                            0x80007ff0
#define HWIO_GCC_PCNOC_TBU_CBCR_POR                                                             0x00004ff0
#define HWIO_GCC_PCNOC_TBU_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_PCNOC_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, HWIO_GCC_PCNOC_TBU_CBCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_CBCR_IN)
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_PRONTO_TBU_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012048)
#define HWIO_GCC_PRONTO_TBU_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012048)
#define HWIO_GCC_PRONTO_TBU_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_PRONTO_TBU_CBCR_POR                                                            0x80000000
#define HWIO_GCC_PRONTO_TBU_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_PRONTO_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_CBCR_ADDR, HWIO_GCC_PRONTO_TBU_CBCR_RMSK)
#define HWIO_GCC_PRONTO_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PRONTO_TBU_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PRONTO_TBU_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_JPEG_TBU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012034)
#define HWIO_GCC_JPEG_TBU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012034)
#define HWIO_GCC_JPEG_TBU_CBCR_RMSK                                                             0x80007ff0
#define HWIO_GCC_JPEG_TBU_CBCR_POR                                                              0x80004ff0
#define HWIO_GCC_JPEG_TBU_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_JPEG_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_JPEG_TBU_CBCR_ADDR, HWIO_GCC_JPEG_TBU_CBCR_RMSK)
#define HWIO_GCC_JPEG_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_JPEG_TBU_CBCR_ADDR, m)
#define HWIO_GCC_JPEG_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_JPEG_TBU_CBCR_ADDR,v)
#define HWIO_GCC_JPEG_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JPEG_TBU_CBCR_ADDR,m,v,HWIO_GCC_JPEG_TBU_CBCR_IN)
#define HWIO_GCC_JPEG_TBU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_JPEG_TBU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_JPEG_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_JPEG_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_JPEG_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_SMMU_CFG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_SMMU_CFG_CBCR_POR                                                              0x80008000
#define HWIO_GCC_SMMU_CFG_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SMMU_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, HWIO_GCC_SMMU_CFG_CBCR_RMSK)
#define HWIO_GCC_SMMU_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_CBCR_IN)
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_VFE_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001203c)
#define HWIO_GCC_VFE_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001203c)
#define HWIO_GCC_VFE_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_VFE_TBU_CBCR_POR                                                               0x80004ff0
#define HWIO_GCC_VFE_TBU_CBCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_VFE_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VFE_TBU_CBCR_ADDR, HWIO_GCC_VFE_TBU_CBCR_RMSK)
#define HWIO_GCC_VFE_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE_TBU_CBCR_ADDR, m)
#define HWIO_GCC_VFE_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VFE_TBU_CBCR_ADDR,v)
#define HWIO_GCC_VFE_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE_TBU_CBCR_ADDR,m,v,HWIO_GCC_VFE_TBU_CBCR_IN)
#define HWIO_GCC_VFE_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_VFE_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_SMMU_XPU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_SMMU_XPU_CBCR_POR                                                              0x80008000
#define HWIO_GCC_SMMU_XPU_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SMMU_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, HWIO_GCC_SMMU_XPU_CBCR_RMSK)
#define HWIO_GCC_SMMU_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_CBCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_CBCR_IN)
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_GTCU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012044)
#define HWIO_GCC_GTCU_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012044)
#define HWIO_GCC_GTCU_AHB_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_GTCU_AHB_CBCR_POR                                                              0x80000000
#define HWIO_GCC_GTCU_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_GTCU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GTCU_AHB_CBCR_ADDR, HWIO_GCC_GTCU_AHB_CBCR_RMSK)
#define HWIO_GCC_GTCU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GTCU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GTCU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GTCU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012094)
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012094)
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_POR                                                       0x80000000
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_ADDR, HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_RMSK)
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_ADDR, m)
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_GTCU_AHB_BRIDGE_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_SMMU_CATS_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c004)
#define HWIO_GCC_SMMU_CATS_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c004)
#define HWIO_GCC_SMMU_CATS_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SMMU_CATS_CBCR_POR                                                             0x80000000
#define HWIO_GCC_SMMU_CATS_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SMMU_CATS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_CBCR_ADDR, HWIO_GCC_SMMU_CATS_CBCR_RMSK)
#define HWIO_GCC_SMMU_CATS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CATS_CBCR_IN)
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SMMU_CATS_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_RMSK                                                                    0x1
#define HWIO_GCC_SMMU_CATS_BCR_POR                                                              0x00000000
#define HWIO_GCC_SMMU_CATS_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SMMU_CATS_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, HWIO_GCC_SMMU_CATS_BCR_RMSK)
#define HWIO_GCC_SMMU_CATS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_BCR_ADDR,m,v,HWIO_GCC_SMMU_CATS_BCR_IN)
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SMMU_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00012000)
#define HWIO_GCC_SMMU_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_GCC_SMMU_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SMMU_BCR_POR                                                                   0x00000000
#define HWIO_GCC_SMMU_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_SMMU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, HWIO_GCC_SMMU_BCR_RMSK)
#define HWIO_GCC_SMMU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_BCR_ADDR,m,v,HWIO_GCC_SMMU_BCR_IN)
#define HWIO_GCC_SMMU_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SMMU_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_APSS_TCU_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_RMSK                                                                     0x1
#define HWIO_GCC_APSS_TCU_BCR_POR                                                               0x00000000
#define HWIO_GCC_APSS_TCU_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_APSS_TCU_BCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, HWIO_GCC_APSS_TCU_BCR_RMSK)
#define HWIO_GCC_APSS_TCU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_BCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_BCR_ADDR,m,v,HWIO_GCC_APSS_TCU_BCR_IN)
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_MDP_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00062000)
#define HWIO_GCC_MDP_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062000)
#define HWIO_GCC_MDP_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MDP_TBU_BCR_POR                                                                0x00000000
#define HWIO_GCC_MDP_TBU_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_MDP_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_MDP_TBU_BCR_ADDR, HWIO_GCC_MDP_TBU_BCR_RMSK)
#define HWIO_GCC_MDP_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_TBU_BCR_ADDR, m)
#define HWIO_GCC_MDP_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_TBU_BCR_ADDR,v)
#define HWIO_GCC_MDP_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_TBU_BCR_ADDR,m,v,HWIO_GCC_MDP_TBU_BCR_IN)
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_GFX_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00063000)
#define HWIO_GCC_GFX_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00063000)
#define HWIO_GCC_GFX_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_GFX_TBU_BCR_POR                                                                0x00000000
#define HWIO_GCC_GFX_TBU_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GFX_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TBU_BCR_ADDR, HWIO_GCC_GFX_TBU_BCR_RMSK)
#define HWIO_GCC_GFX_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TBU_BCR_ADDR, m)
#define HWIO_GCC_GFX_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TBU_BCR_ADDR,v)
#define HWIO_GCC_GFX_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TBU_BCR_ADDR,m,v,HWIO_GCC_GFX_TBU_BCR_IN)
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_GFX_TCU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00064000)
#define HWIO_GCC_GFX_TCU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064000)
#define HWIO_GCC_GFX_TCU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_GFX_TCU_BCR_POR                                                                0x00000000
#define HWIO_GCC_GFX_TCU_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_GFX_TCU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TCU_BCR_ADDR, HWIO_GCC_GFX_TCU_BCR_RMSK)
#define HWIO_GCC_GFX_TCU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TCU_BCR_ADDR, m)
#define HWIO_GCC_GFX_TCU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TCU_BCR_ADDR,v)
#define HWIO_GCC_GFX_TCU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TCU_BCR_ADDR,m,v,HWIO_GCC_GFX_TCU_BCR_IN)
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_MSS_TBU_AXI_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_RMSK                                                                  0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_POR                                                            0x00000000
#define HWIO_GCC_MSS_TBU_AXI_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MSS_TBU_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK                                                               0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_POR                                                         0x00000000
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_SHFT                                                      0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_ENABLE_FVAL                                               0x1

#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066000)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066000)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_RMSK                                                              0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_POR                                                        0x00000000
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_GSS_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_GSS_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_GCC_GTCU_AHB_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00068000)
#define HWIO_GCC_GTCU_AHB_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00068000)
#define HWIO_GCC_GTCU_AHB_BCR_RMSK                                                                     0x1
#define HWIO_GCC_GTCU_AHB_BCR_POR                                                               0x00000000
#define HWIO_GCC_GTCU_AHB_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GTCU_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BCR_ADDR, HWIO_GCC_GTCU_AHB_BCR_RMSK)
#define HWIO_GCC_GTCU_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BCR_ADDR, m)
#define HWIO_GCC_GTCU_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GTCU_AHB_BCR_ADDR,v)
#define HWIO_GCC_GTCU_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GTCU_AHB_BCR_ADDR,m,v,HWIO_GCC_GTCU_AHB_BCR_IN)
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SMMU_XPU_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SMMU_XPU_BCR_POR                                                               0x00000000
#define HWIO_GCC_SMMU_XPU_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SMMU_XPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, HWIO_GCC_SMMU_XPU_BCR_RMSK)
#define HWIO_GCC_SMMU_XPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_BCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_BCR_IN)
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SMMU_CFG_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00069000)
#define HWIO_GCC_SMMU_CFG_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00069000)
#define HWIO_GCC_SMMU_CFG_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SMMU_CFG_BCR_POR                                                               0x00000000
#define HWIO_GCC_SMMU_CFG_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_SMMU_CFG_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, HWIO_GCC_SMMU_CFG_BCR_RMSK)
#define HWIO_GCC_SMMU_CFG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_BCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_BCR_IN)
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_VFE_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a000)
#define HWIO_GCC_VFE_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006a000)
#define HWIO_GCC_VFE_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_VFE_TBU_BCR_POR                                                                0x00000000
#define HWIO_GCC_VFE_TBU_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_VFE_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_VFE_TBU_BCR_ADDR, HWIO_GCC_VFE_TBU_BCR_RMSK)
#define HWIO_GCC_VFE_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE_TBU_BCR_ADDR, m)
#define HWIO_GCC_VFE_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VFE_TBU_BCR_ADDR,v)
#define HWIO_GCC_VFE_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE_TBU_BCR_ADDR,m,v,HWIO_GCC_VFE_TBU_BCR_IN)
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_VENUS_TBU_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0006b000)
#define HWIO_GCC_VENUS_TBU_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006b000)
#define HWIO_GCC_VENUS_TBU_BCR_RMSK                                                                    0x1
#define HWIO_GCC_VENUS_TBU_BCR_POR                                                              0x00000000
#define HWIO_GCC_VENUS_TBU_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_VENUS_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS_TBU_BCR_ADDR, HWIO_GCC_VENUS_TBU_BCR_RMSK)
#define HWIO_GCC_VENUS_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_TBU_BCR_ADDR, m)
#define HWIO_GCC_VENUS_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_TBU_BCR_ADDR,v)
#define HWIO_GCC_VENUS_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_TBU_BCR_ADDR,m,v,HWIO_GCC_VENUS_TBU_BCR_IN)
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_JPEG_TBU_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006c000)
#define HWIO_GCC_JPEG_TBU_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006c000)
#define HWIO_GCC_JPEG_TBU_BCR_RMSK                                                                     0x1
#define HWIO_GCC_JPEG_TBU_BCR_POR                                                               0x00000000
#define HWIO_GCC_JPEG_TBU_BCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_JPEG_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_JPEG_TBU_BCR_ADDR, HWIO_GCC_JPEG_TBU_BCR_RMSK)
#define HWIO_GCC_JPEG_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_JPEG_TBU_BCR_ADDR, m)
#define HWIO_GCC_JPEG_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_JPEG_TBU_BCR_ADDR,v)
#define HWIO_GCC_JPEG_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JPEG_TBU_BCR_ADDR,m,v,HWIO_GCC_JPEG_TBU_BCR_IN)
#define HWIO_GCC_JPEG_TBU_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_JPEG_TBU_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_JPEG_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_JPEG_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_PRONTO_TBU_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0006d000)
#define HWIO_GCC_PRONTO_TBU_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006d000)
#define HWIO_GCC_PRONTO_TBU_BCR_RMSK                                                                   0x1
#define HWIO_GCC_PRONTO_TBU_BCR_POR                                                             0x00000000
#define HWIO_GCC_PRONTO_TBU_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_PRONTO_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_BCR_ADDR, HWIO_GCC_PRONTO_TBU_BCR_RMSK)
#define HWIO_GCC_PRONTO_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_BCR_ADDR, m)
#define HWIO_GCC_PRONTO_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRONTO_TBU_BCR_ADDR,v)
#define HWIO_GCC_PRONTO_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRONTO_TBU_BCR_ADDR,m,v,HWIO_GCC_PRONTO_TBU_BCR_IN)
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCNOC_TBU_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_RMSK                                                                    0x1
#define HWIO_GCC_PCNOC_TBU_BCR_POR                                                              0x00000000
#define HWIO_GCC_PCNOC_TBU_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_PCNOC_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, HWIO_GCC_PCNOC_TBU_BCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_BCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_BCR_IN)
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                        0x1
#define HWIO_GCC_RBCPR_BCR_POR                                                                  0x00000000
#define HWIO_GCC_RBCPR_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_RBCPR_CBCR_POR                                                                 0x80000000
#define HWIO_GCC_RBCPR_CBCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_POR                                                             0x80008000
#define HWIO_GCC_RBCPR_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_RBCPR_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_POR                                                          0x00000000
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                       0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                       0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                               0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                    0x3ffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_POR                                                  0x0003f0b8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                             0xffffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                               0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                  0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                    0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                       0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                             0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                               0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                      0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                  0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                      0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                 0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                 0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                         0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                         0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                     0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                              0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x3fff
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_POR                                             0x00000000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                        0xffffffff
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                               0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                 0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                          0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                            0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                          0x80
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                           0x7
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                                  0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                                   0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                                   0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                                   0x3
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                                   0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                                   0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                            0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                                0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                     0x3ffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_POR                                                   0x00000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                              0xffffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                 0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                               0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                  0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                               0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                  0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                   0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                        0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                          0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                 0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                               0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                  0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                             0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                              0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                 0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                  0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                     0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                      0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                            0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                            0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                    0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                    0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                                0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x3fff
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_POR                                              0x00000000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                         0xffffffff
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_BMSK                           0x400
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_SHFT                             0xa
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                     0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                       0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                     0x80
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                      0x7
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                           0x20
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                            0x5
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                             0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                              0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                              0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                              0x3
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                              0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                              0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                               0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_POR                                                         0x00000000
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                      0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                      0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x3ffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_POR                                                 0x00000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                            0xffffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                            0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                              0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                      0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                        0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                        0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x3fff
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_POR                                            0x00000000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                       0xffffffff
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                         0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                           0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                         0x80
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                          0x7
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                                 0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                                  0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                                  0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                                  0x3
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                                  0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                                  0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                               0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x3ffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_POR                                                  0x00000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                             0xffffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                       0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                         0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                 0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                   0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                   0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0x3fff
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_POR                                             0x00000000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                        0xffffffff
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                         0x2000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                            0xd
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                    0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                      0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                    0x80
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                     0x7
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                            0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_POR                                                      0x00000000
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                   0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                   0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                           0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                               0x1

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x3ffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_POR                                              0x00000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                         0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                           0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                              0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                              0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                          0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0x3fff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_POR                                         0x00000000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                    0xffffffff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                           0x2000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                              0xd
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_BMSK                            0x400
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_SHFT                              0xa
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                      0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                        0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                      0x80
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                       0x7
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                              0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                               0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                               0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                               0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                            0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                     0x1

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x3ffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_POR                                               0x00000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                          0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                          0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                             0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                      0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                         0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                           0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                              0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                           0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                              0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                           0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                             0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                         0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                           0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                         0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                          0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                 0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                  0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                        0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                        0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0x3fff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_POR                                          0x00000000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                     0xffffffff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                      0x2000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                         0xd
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                      0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                         0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_BMSK                       0x400
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_SHFT                         0xa
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                 0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                   0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL           0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL            0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                 0x80
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                  0x7
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL          0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL           0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                     0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                      0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                       0x20
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                        0x5
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                         0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                          0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                          0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                          0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1

#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK                                                           0xf
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_POR                                                     0x00000000
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_POR_RMSK                                                0xffffffff
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                  0x8
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                  0x3
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                          0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                           0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x4
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                              0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                              0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                              0x1

#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x3ffff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_POR                                             0x00000000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                        0xffffffff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                      0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                         0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                          0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                             0xf
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0xc
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                        0x800
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                          0xb
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x80
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0x7
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                            0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                            0x3
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                    0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                    0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                           0x3fff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_POR                                        0x00000000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                   0xffffffff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                          0x2000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                             0xd
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                          0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                             0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_BMSK                           0x400
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_SHFT                             0xa
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_JPEG_TBU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                     0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                       0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                     0x80
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                      0x7
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                         0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                          0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                           0x20
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                            0x5
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                             0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                              0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                              0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                              0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                           0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                           0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0x3ffff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_POR                                              0x00000000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                         0xffffffff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                 0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                    0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                     0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                        0xf
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                   0x800
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                     0xb
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x80
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0x7
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                       0x3
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                               0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                               0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                            0x3fff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_POR                                         0x00000000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                    0xffffffff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                     0x2000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                        0xd
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                     0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                        0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_BMSK                      0x400
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_SHFT                        0xa
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_JPEG_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                       0x200
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                         0x9
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                  0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL          0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL           0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                0x80
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                 0x7
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL         0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL          0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                    0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                     0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                      0x20
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                       0x5
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                        0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                         0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                        0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                        0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL               0x1

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                             0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_POR                                                       0x00000000
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                    0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                    0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                       0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                       0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                       0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                       0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                       0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                       0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                0x1

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x3ffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_POR                                               0x00000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                          0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                 0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                    0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                    0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                   0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                    0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                           0x1

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x3ffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_POR                                                0x00000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                           0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                               0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                           0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                              0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                               0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                 0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                 0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1

#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070000)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070000)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK                                                               0xf
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_POR                                                         0x00000000
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                      0x8
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                      0x3
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00070004)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070004)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x3ffff
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_POR                                                 0x00000000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                            0xffffffff
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                            0x800
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                              0xb
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x100
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x80
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0x7
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x20
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                      0x5
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                0x3
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                        0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                        0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00070008)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070008)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x3ffff
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_POR                                                  0x00000000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_POR_RMSK                                             0xffffffff
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                       0x800
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                         0xb
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x100
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x80
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0x7
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x20
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                 0x5
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x3
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                   0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                   0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                              0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_POR                                                        0x00000000
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                     0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                     0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                  0x3ffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_POR                                                0x00000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_POR_RMSK                                           0xffffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                         0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                            0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_GMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                    0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                     0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                       0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                       0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_MSS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00010000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00010000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_MSS_RESTART_POR                                                                0x00000000
#define HWIO_GCC_MSS_RESTART_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                          0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                          0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_VENUS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00010004)
#define HWIO_GCC_VENUS_RESTART_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00010004)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_VENUS_RESTART_POR                                                              0x00000000
#define HWIO_GCC_VENUS_RESTART_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_BMSK                                                      0x1
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_SHFT                                                      0x0
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_DISABLE_FVAL                                              0x0
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_ENABLE_FVAL                                               0x1

#define HWIO_GCC_WCSS_RESTART_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_WCSS_RESTART_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011000)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                     0x1
#define HWIO_GCC_WCSS_RESTART_POR                                                               0x00000000
#define HWIO_GCC_WCSS_RESTART_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_BMSK                                                        0x1
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_SHFT                                                        0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_DISABLE_FVAL                                                0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RESET_DEBUG_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_RMSK                                                                 0xffffff
#define HWIO_GCC_RESET_DEBUG_POR                                                                0x00600000
#define HWIO_GCC_RESET_DEBUG_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_RESET_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, HWIO_GCC_RESET_DEBUG_RMSK)
#define HWIO_GCC_RESET_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ADDR,m,v,HWIO_GCC_RESET_DEBUG_IN)
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_BMSK                                                   0x800000
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_SHFT                                                       0x17
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_BMSK                                                     0x400000
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_SHFT                                                         0x16
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_BMSK                                         0x200000
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_SHFT                                             0x15
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_BMSK                                          0x100000
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_SHFT                                              0x14
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_DISABLE_FVAL                                       0x0
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_ENABLE_FVAL                                        0x1
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                        0x80000
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                           0x13
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_BMSK                                     0x40000
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_SHFT                                        0x12
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_BMSK                                             0x20000
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_SHFT                                                0x11
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_BMSK                                                     0x10000
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_SHFT                                                        0x10
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_BMSK                                                      0x8000
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_SHFT                                                         0xf
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                          0x7fff
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                             0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                         0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_POR                                                      0x00000000
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                               0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK                                                  0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_POR                                                   0x00000000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_POR_RMSK                                              0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_BMSK                                0xffff0000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_SHFT                                      0x10
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_BMSK                         0xffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_SHFT                            0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_RESET_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                    0x3f
#define HWIO_GCC_RESET_STATUS_POR                                                               0x00000000
#define HWIO_GCC_RESET_STATUS_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_BMSK                                          0x20
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_SHFT                                           0x5
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_BMSK                                         0x10
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_SHFT                                          0x4
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                                 0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                                 0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                         0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                         0x2
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_BMSK                                                  0x3
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_SHFT                                                  0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001500c)
#define HWIO_GCC_SW_SRST_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001500c)
#define HWIO_GCC_SW_SRST_RMSK                                                                          0x1
#define HWIO_GCC_SW_SRST_POR                                                                    0x00000000
#define HWIO_GCC_SW_SRST_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                  0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                  0x0
#define HWIO_GCC_SW_SRST_SW_SRST_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SW_SRST_SW_SRST_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_PROC_HALT_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_PROC_HALT_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_RMSK                                                                        0x1
#define HWIO_GCC_PROC_HALT_POR                                                                  0x00000000
#define HWIO_GCC_PROC_HALT_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                              0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                              0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_NOT_HALT_FVAL                                                     0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_HALT_FVAL                                                         0x1

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                            0x1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POR                                                          0x00000007
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                 0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                    0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_ENABLE_FVAL                                              0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                    0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                       0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV1_FVAL                                                  0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV2_FVAL                                                  0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV3_FVAL                                                  0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV4_FVAL                                                  0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV5_FVAL                                                  0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV6_FVAL                                                  0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV7_FVAL                                                  0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV8_FVAL                                                  0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV9_FVAL                                                  0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV10_FVAL                                                 0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV11_FVAL                                                 0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV12_FVAL                                                 0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV13_FVAL                                                 0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV14_FVAL                                                 0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV15_FVAL                                                 0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV16_FVAL                                                 0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                      0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                        0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AXI_CLK_FVAL                                    0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_QDSS_STM_AXI_CLK_FVAL                           0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_APSS_AHB_CLK_FVAL                               0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_PCNOC_AHB_CLK_FVAL                                 0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AT_CLK_FVAL                                     0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AHB_CLK_FVAL                                      0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_DDR_CFG_CLK_FVAL                                  0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_RPM_AHB_CLK_FVAL                                  0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TIC_CLK_FVAL                                      0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AT_CLK_FVAL                                       0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP1_CLK_FVAL                                           0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP2_CLK_FVAL                                           0x11
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP3_CLK_FVAL                                           0x12
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_NOC_CONF_XPU_AHB_CLK_FVAL                              0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_AXI_CLK_FVAL                                      0x20
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_CFG_AHB_CLK_FVAL                                  0x21
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GMEM_SYS_NOC_AXI_CLK_FVAL                              0x28
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_GFX_CLK_FVAL                                      0x2d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_CFG_AHB_CLK_FVAL                                   0x30
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6_BIMC_AXI_CLK_FVAL                               0x31
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_GCC_DBG_CLK_FVAL                                       0x32
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_CFG_XPU_CLK_FVAL                                   0x38
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_AHB_CLK_FVAL                                  0x40
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_CFG_AHB_CLK_FVAL                                  0x41
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_AT_CLK_FVAL                                       0x42
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_ETR_USB_CLK_FVAL                                  0x43
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_STM_CLK_FVAL                                      0x44
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRACECLKIN_CLK_FVAL                               0x45
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV2_CLK_FVAL                               0x46
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV3_CLK_FVAL                               0x48
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_CLK_FVAL                                      0x49
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV4_CLK_FVAL                               0x4a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV8_CLK_FVAL                               0x4b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV16_CLK_FVAL                              0x4c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_TCU_CLK_FVAL                                      0x50
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDP_TBU_CLK_FVAL                                       0x51
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GFX_TBU_CLK_FVAL                                       0x52
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GFX_TCU_CLK_FVAL                                       0x53
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS_TBU_CLK_FVAL                                     0x54
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_AXI_CLK_FVAL                                   0x55
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_GSS_AXI_CLK_FVAL                               0x56
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_Q6_AXI_CLK_FVAL                                0x57
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GTCU_AHB_CLK_FVAL                                      0x58
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_XPU_CLK_FVAL                                      0x59
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_TBU_CLK_FVAL                                       0x5a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CFG_CLK_FVAL                                      0x5b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_JPEG_TBU_CLK_FVAL                                      0x5c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TBU_CLK_FVAL                                     0x5d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRONTO_TBU_CLK_FVAL                                    0x5e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CATS_CLK_FVAL                                     0x5f
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_SYSTEM_CLK_FVAL                                 0x60
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_AHB_CLK_FVAL                                    0x61
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_INACTIVITY_TIMERS_CLK_FVAL                      0x62
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB2A_PHY_SLEEP_CLK_FVAL                               0x63
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_APPS_CLK_FVAL                                    0x68
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_AHB_CLK_FVAL                                     0x69
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_APPS_CLK_FVAL                                    0x70
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_AHB_CLK_FVAL                                     0x71
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_AHB_CLK_FVAL                                     0x88
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_SLEEP_CLK_FVAL                                   0x89
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_SPI_APPS_CLK_FVAL                           0x8a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_I2C_APPS_CLK_FVAL                           0x8b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_APPS_CLK_FVAL                              0x8c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_SIM_CLK_FVAL                               0x8d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_SPI_APPS_CLK_FVAL                           0x8e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_I2C_APPS_CLK_FVAL                           0x90
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_APPS_CLK_FVAL                              0x91
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_SIM_CLK_FVAL                               0x92
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_SPI_APPS_CLK_FVAL                           0x93
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_I2C_APPS_CLK_FVAL                           0x94
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_SPI_APPS_CLK_FVAL                           0x98
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_I2C_APPS_CLK_FVAL                           0x99
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_SPI_APPS_CLK_FVAL                           0x9c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_I2C_APPS_CLK_FVAL                           0x9d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_SPI_APPS_CLK_FVAL                           0xa1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_I2C_APPS_CLK_FVAL                           0xa2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_AHB_CLK_FVAL                                     0xa8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_TOP_AHB_CLK_FVAL                                 0xa9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_MICRO_AHB_CLK_FVAL                               0xaa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_GP0_CLK_FVAL                                     0xab
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_GP1_CLK_FVAL                                     0xac
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_MCLK0_CLK_FVAL                                   0xad
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_MCLK1_CLK_FVAL                                   0xae
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CCI_CLK_FVAL                                     0xaf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CCI_AHB_CLK_FVAL                                 0xb0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0PHYTIMER_CLK_FVAL                            0xb1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1PHYTIMER_CLK_FVAL                            0xb2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_JPEG0_CLK_FVAL                                   0xb3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_JPEG_AHB_CLK_FVAL                                0xb4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_JPEG_AXI_CLK_FVAL                                0xb5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_JPEG_QDSS_AT_CLK_FVAL                                  0xb6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_JPEG_QDSS_TSCTR_DIV8_CLK_FVAL                          0xb7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE0_CLK_FVAL                                    0xb8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CPP_CLK_FVAL                                     0xb9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CPP_AHB_CLK_FVAL                                 0xba
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE_AHB_CLK_FVAL                                 0xbb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE_AXI_CLK_FVAL                                 0xbc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_QDSS_AT_CLK_FVAL                                   0xbd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_QDSS_TSCTR_DIV8_CLK_FVAL                           0xbe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI_VFE0_CLK_FVAL                                0xbf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0_CLK_FVAL                                    0xc0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0_AHB_CLK_FVAL                                0xc1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0PHY_CLK_FVAL                                 0xc2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0RDI_CLK_FVAL                                 0xc3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0PIX_CLK_FVAL                                 0xc4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1_CLK_FVAL                                    0xc5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1_AHB_CLK_FVAL                                0xc6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1PHY_CLK_FVAL                                 0xc7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_XPU_CFG_AHB_CLK_FVAL                              0xc8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_MPU_CFG_AHB_CLK_FVAL                             0xc9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_AHB_CLK_FVAL                                       0xd0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_XO4_CLK_FVAL                                       0xd1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM2_CLK_FVAL                                          0xd2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_CLK_FVAL                                      0xd8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1RDI_CLK_FVAL                                 0xe0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1PIX_CLK_FVAL                                 0xe1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_ISPIF_AHB_CLK_FVAL                               0xe2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TCSR_AHB_CLK_FVAL                                      0xf0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BOOT_ROM_AHB_CLK_FVAL                                  0xf8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSG_RAM_AHB_CLK_FVAL                                  0x100
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_AHB_CLK_FVAL                                     0x108
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_CLK_FVAL                                         0x109
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MPM_AHB_CLK_FVAL                                      0x110
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_FCLK_FVAL                                    0x118
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_HCLK_FVAL                                    0x119
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_BUS_AHB_CLK_FVAL                                  0x11a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_SLEEP_CLK_FVAL                                    0x11b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_TIMER_CLK_FVAL                                    0x11c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_ACC_CLK_FVAL                                 0x120
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_AHB_CLK_FVAL                                 0x121
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_CLK_FVAL                                     0x122
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_SENSE_CLK_FVAL                               0x123
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK_FVAL                      0x124
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_SER_CLK_FVAL                                     0x128
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_PCNOC_AHB_CLK_FVAL                               0x129
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_AHB_CLK_FVAL                                     0x12a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_CFG_AHB_CLK_FVAL                                 0x130
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_MSTR_AHB_CLK_FVAL                                0x131
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_FF_CLK_FVAL                                      0x132
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_BIMC_CY_CLK_FVAL                                 0x133
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_SNOC_CY_CLK_FVAL                                 0x134
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_PCNOC_CY_CLK_FVAL                                0x135
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_RPM_CY_CLK_FVAL                                  0x136
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_CLK_FVAL                                       0x138
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AXI_CLK_FVAL                                   0x139
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AHB_CLK_FVAL                                   0x13a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_CSI0_CLK_FVAL                               0x140
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_PCLK0_CLK_FVAL                              0x141
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_AHB_CLK_FVAL                                0x142
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_GFX3D_CLK_FVAL                              0x143
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_VFE0_CLK_FVAL                               0x144
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_VCODEC0_CLK_FVAL                            0x145
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_MDP_CLK_FVAL                                0x146
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_JPEG0_CLK_FVAL                              0x147
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_AHB_CLK_FVAL                                          0x148
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_CLK_FVAL                                           0x149
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_DIV4_CLK_FVAL                                      0x14a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IM_SLEEP_CLK_FVAL                                     0x14b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_XO_CLK_FVAL                                      0x150
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CFG_AHB_CLK_FVAL                                 0x151
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SLEEP_CLK_FVAL                                   0x152
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SYSNOC_AXI_CLK_FVAL                              0x153
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CLK_FVAL                                         0x154
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_APSS_AXI_CLK_FVAL                                0x155
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_AT_CLK_FVAL                                      0x156
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_CFG_CLK_FVAL                                  0x158
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_TCU_CLK_FVAL                                     0x159
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_SLEEP_CLK_FVAL                                0x15b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_GPU_CLK_FVAL                                     0x15c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_MPORT_CLK_FVAL                         0x162
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_SWAY_CLK_FVAL                          0x163
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AHB_CLK_FVAL                                     0x168
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AXI_CLK_FVAL                                     0x169
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_DBG_CLK_FVAL                                     0x16a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                        0x170
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                       0x178
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                       0x179
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                       0x17a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                       0x17b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                       0x17c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK_FVAL                       0x180
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK_FVAL                       0x181
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK_FVAL                       0x182
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK_FVAL                       0x183
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK_FVAL                       0x184
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DEHR_CLK_FVAL                                         0x188
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_CLK_FVAL                                        0x190
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_AHB_CLK_FVAL                                    0x191
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_WCSS_GCC_DBG_CLK_FVAL                                     0x198
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_0_CLK_FVAL                        0x1a0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_1_CLK_FVAL                        0x1a8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK_FVAL                  0x1b0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK_FVAL              0x1b1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK_FVAL                       0x1b2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK_FVAL                       0x1b3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK_FVAL                       0x1b4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AVSYNC_XO_CLK_FVAL                           0x1b5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_STC_XO_CLK_FVAL                              0x1b6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CODEC_DIGCODEC_CLK_FVAL                               0x1b7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_DTEST_FVAL                                          0x1c0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_LOCK_DET_FVAL                                       0x1c1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_DTEST_FVAL                                          0x1c2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_LOCK_DET_FVAL                                       0x1c3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_DTEST_FVAL                                       0x1c4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_LOCK_DET_FVAL                                    0x1c5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_DTEST_FVAL                                          0x1c6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_LOCK_DET_FVAL                                       0x1c7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MPM_GCC_TEMP_SENSOR_RINGOSC_CLK_FVAL                      0x1c8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_RINGOSC_CLK_FVAL                                 0x1d0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DCD_XO_CLK_FVAL                                       0x1e0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_TCU_ASYNC_CLK_FVAL                               0x1e9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_GFX3D_CLK_FVAL                                  0x1ea
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_AHB_CLK_FVAL                                    0x1eb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_QDSS_AT_CLK_FVAL                                0x1ec
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_QDSS_TSCTR_DIV8_CLK_FVAL                        0x1ed
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK_FVAL              0x1ee
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_APB_CLK_FVAL                              0x1ef
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_GMEM_CLK_FVAL                                   0x1f0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_VCODEC0_CLK_FVAL                               0x1f1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_AXI_CLK_FVAL                                   0x1f2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_AHB_CLK_FVAL                                   0x1f3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_AT_CLK_FVAL                               0x1f4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_TSCTR_DIV8_CLK_FVAL                       0x1f5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_AHB_CLK_FVAL                                     0x1f6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_AXI_CLK_FVAL                                     0x1f7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_PCLK0_CLK_FVAL                                   0x1f8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_MDP_CLK_FVAL                                     0x1f9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GTCU_AHB_BRIDGE_CLK_FVAL                              0x1fa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_VSYNC_CLK_FVAL                                   0x1fb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_BYTE0_CLK_FVAL                                   0x1fc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_ESC0_CLK_FVAL                                    0x1fd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_QDSS_AT_CLK_FVAL                                 0x1fe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_QDSS_TSCTR_DIV8_CLK_FVAL                         0x1ff

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                       0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_POR                                                      0x00000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                    0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                       0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                           0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                   0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_POR                                                   0x00000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_POR_RMSK                                              0xffffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                  0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                       0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                       0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                             0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                              0xfbfbf
#define HWIO_GCC_PLLTEST_PAD_CFG_POR                                                            0x00050600
#define HWIO_GCC_PLLTEST_PAD_CFG_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                  0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                     0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_NONE_FVAL                                                 0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLDOWN_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_KEEP_FVAL                                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLUP_FVAL                                               0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                  0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                     0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_NONE_FVAL                                                 0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLDOWN_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_KEEP_FVAL                                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLUP_FVAL                                               0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_BMSK                                                    0x8000
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_SHFT                                                       0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                         0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                            0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                       0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                          0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                      0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                        0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                      0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                        0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                     0x380
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                       0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_2MA_FVAL                                             0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_4MA_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_6MA_FVAL                                             0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_8MA_FVAL                                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_10MA_FVAL                                            0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_12MA_FVAL                                            0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_14MA_FVAL                                            0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_16MA_FVAL                                            0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                         0x3f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                          0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DEBUG_CLK_FVAL                                            0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL0_LV_TEST_FVAL                                            0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL1_LV_TEST_FVAL                                            0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL2_LV_TEST_FVAL                                            0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BIMC_PLL_LV_TEST_FVAL                                         0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_WCSS_GCC_PLL_TEST_CLK_FVAL                                    0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL0_TEST_CLK_FVAL                                    0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL1_TEST_CLK_FVAL                                    0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL2_TEST_CLK_FVAL                                    0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_APSS_GCC_PLL_TEST_CLK_FVAL                                    0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LDO001_GCC_CLKOUT_FVAL                                       0x1e
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SDCC1_GCC_CDC_OSC_TEST_CLK_FVAL                              0x20
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SDCC1_GCC_T4_DLY_TEST_CLK_FVAL                               0x21

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                               0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_POR                                                           0x000000ff
#define HWIO_GCC_JITTER_PROBE_CFG_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                               0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                 0x8
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                   0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                    0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                0xff
#define HWIO_GCC_JITTER_PROBE_VAL_POR                                                           0x000000ff
#define HWIO_GCC_JITTER_PROBE_VAL_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                    0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                     0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP1_CBCR_POR                                                                   0x80000000
#define HWIO_GCC_GP1_CBCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP1_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_GP1_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP1_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000800c)
#define HWIO_GCC_GP1_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000800c)
#define HWIO_GCC_GP1_M_RMSK                                                                           0xff
#define HWIO_GCC_GP1_M_POR                                                                      0x00000000
#define HWIO_GCC_GP1_M_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP1_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00008010)
#define HWIO_GCC_GP1_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008010)
#define HWIO_GCC_GP1_N_RMSK                                                                           0xff
#define HWIO_GCC_GP1_N_POR                                                                      0x00000000
#define HWIO_GCC_GP1_N_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP1_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00008014)
#define HWIO_GCC_GP1_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_GCC_GP1_D_RMSK                                                                           0xff
#define HWIO_GCC_GP1_D_POR                                                                      0x00000000
#define HWIO_GCC_GP1_D_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP2_CBCR_POR                                                                   0x80000000
#define HWIO_GCC_GP2_CBCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP2_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_GP2_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP2_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_GP2_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_GP2_M_RMSK                                                                           0xff
#define HWIO_GCC_GP2_M_POR                                                                      0x00000000
#define HWIO_GCC_GP2_M_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP2_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_GP2_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_GP2_N_RMSK                                                                           0xff
#define HWIO_GCC_GP2_N_POR                                                                      0x00000000
#define HWIO_GCC_GP2_N_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP2_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_GP2_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_GP2_D_RMSK                                                                           0xff
#define HWIO_GCC_GP2_D_POR                                                                      0x00000000
#define HWIO_GCC_GP2_D_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP3_CBCR_POR                                                                   0x80000000
#define HWIO_GCC_GP3_CBCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP3_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_GP3_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP3_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_GP3_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_GP3_M_RMSK                                                                           0xff
#define HWIO_GCC_GP3_M_POR                                                                      0x00000000
#define HWIO_GCC_GP3_M_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP3_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a010)
#define HWIO_GCC_GP3_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_GCC_GP3_N_RMSK                                                                           0xff
#define HWIO_GCC_GP3_N_POR                                                                      0x00000000
#define HWIO_GCC_GP3_N_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP3_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a014)
#define HWIO_GCC_GP3_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_GCC_GP3_D_RMSK                                                                           0xff
#define HWIO_GCC_GP3_D_POR                                                                      0x00000000
#define HWIO_GCC_GP3_D_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_APSS_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APSS_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APSS_MISC_RMSK                                                                        0x7
#define HWIO_GCC_APSS_MISC_POR                                                                  0x00000003
#define HWIO_GCC_APSS_MISC_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_APSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, HWIO_GCC_APSS_MISC_RMSK)
#define HWIO_GCC_APSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, m)
#define HWIO_GCC_APSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_MISC_ADDR,v)
#define HWIO_GCC_APSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_MISC_ADDR,m,v,HWIO_GCC_APSS_MISC_IN)
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_BMSK                                                        0x4
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_SHFT                                                        0x2
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_BMSK                                                        0x2
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_SHFT                                                        0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_BMSK                                                      0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_SHFT                                                      0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RELEASE_FVAL                                              0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RESET_FVAL                                                0x1

#define HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK                                                               0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_POR                                                         0x00000000
#define HWIO_GCC_TIC_MODE_APSS_BOOT_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_TIC_MODE_APSS_BOOT_IN          \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, m)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,v)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,m,v,HWIO_GCC_TIC_MODE_APSS_BOOT_IN)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_BMSK                                         0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_SHFT                                         0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                               0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_POR                                                         0x00000000
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                               0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_POR                                                         0x00000000
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_DISABLE_FVAL                                        0x1

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_POR                                                             0x00000000
#define HWIO_GCC_GCC_SPARE0_REG_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_POR                                                             0x00000000
#define HWIO_GCC_GCC_SPARE1_REG_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE2_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_POR                                                             0x00000000
#define HWIO_GCC_GCC_SPARE2_REG_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, HWIO_GCC_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE2_REG_IN)
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_POR                                                             0x00000000
#define HWIO_GCC_GCC_SPARE3_REG_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_DCD_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a000)
#define HWIO_GCC_DCD_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a000)
#define HWIO_GCC_DCD_BCR_RMSK                                                                          0x1
#define HWIO_GCC_DCD_BCR_POR                                                                    0x00000000
#define HWIO_GCC_DCD_BCR_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_DCD_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, HWIO_GCC_DCD_BCR_RMSK)
#define HWIO_GCC_DCD_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, m)
#define HWIO_GCC_DCD_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_BCR_ADDR,v)
#define HWIO_GCC_DCD_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_BCR_ADDR,m,v,HWIO_GCC_DCD_BCR_IN)
#define HWIO_GCC_DCD_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_DCD_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_DCD_XO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_DCD_XO_CBCR_POR                                                                0x00000001
#define HWIO_GCC_DCD_XO_CBCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, HWIO_GCC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_DCD_XO_CBCR_IN)
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                           0x80007fff
#define HWIO_GCC_SNOC_DCD_CONFIG_POR                                                            0x00004045
#define HWIO_GCC_SNOC_DCD_CONFIG_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                      0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                   0x7fff
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                      0x0

#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK                                                   0xffffffff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_POR                                                    0x00100080
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_POR_RMSK                                               0xffffffff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                         0xfffff000
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                0xc
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                               0xfff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                 0x0

#define HWIO_GCC_PCNOC_DCD_CONFIG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_RMSK                                                          0x80007fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_POR                                                           0x00004045
#define HWIO_GCC_PCNOC_DCD_CONFIG_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_PCNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, HWIO_GCC_PCNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_PCNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_PCNOC_DCD_CONFIG_IN)
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                               0x80000000
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                     0x1f
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                  0x7fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                     0x0

#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK                                                  0xffffffff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_POR                                                   0x00100080
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_POR_RMSK                                              0xffffffff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                        0xfffff000
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                               0xc
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                              0xfff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                0x0

#define HWIO_GCC_MM_SPDM_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f024)
#define HWIO_GCC_MM_SPDM_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f024)
#define HWIO_GCC_MM_SPDM_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MM_SPDM_BCR_POR                                                                0x00000000
#define HWIO_GCC_MM_SPDM_BCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_MM_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MM_SPDM_BCR_ADDR, HWIO_GCC_MM_SPDM_BCR_RMSK)
#define HWIO_GCC_MM_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_SPDM_BCR_ADDR, m)
#define HWIO_GCC_MM_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MM_SPDM_BCR_ADDR,v)
#define HWIO_GCC_MM_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_SPDM_BCR_ADDR,m,v,HWIO_GCC_MM_SPDM_BCR_IN)
#define HWIO_GCC_MM_SPDM_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MM_SPDM_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_SPDM_JPEG0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f028)
#define HWIO_GCC_SPDM_JPEG0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f028)
#define HWIO_GCC_SPDM_JPEG0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_JPEG0_CBCR_POR                                                            0x80000000
#define HWIO_GCC_SPDM_JPEG0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SPDM_JPEG0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_JPEG0_CBCR_ADDR, HWIO_GCC_SPDM_JPEG0_CBCR_RMSK)
#define HWIO_GCC_SPDM_JPEG0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_JPEG0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_JPEG0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_JPEG0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_JPEG0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_JPEG0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_JPEG0_CBCR_IN)
#define HWIO_GCC_SPDM_JPEG0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_JPEG0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_JPEG0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_JPEG0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_MDP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f02c)
#define HWIO_GCC_SPDM_MDP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f02c)
#define HWIO_GCC_SPDM_MDP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SPDM_MDP_CBCR_POR                                                              0x80000000
#define HWIO_GCC_SPDM_MDP_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SPDM_MDP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MDP_CBCR_ADDR, HWIO_GCC_SPDM_MDP_CBCR_RMSK)
#define HWIO_GCC_SPDM_MDP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MDP_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MDP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MDP_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MDP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MDP_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MDP_CBCR_IN)
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f034)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f034)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_VCODEC0_CBCR_POR                                                          0x80000000
#define HWIO_GCC_SPDM_VCODEC0_CBCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_SPDM_VCODEC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR, HWIO_GCC_SPDM_VCODEC0_CBCR_RMSK)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_VCODEC0_CBCR_IN)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SPDM_VFE0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f038)
#define HWIO_GCC_SPDM_VFE0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f038)
#define HWIO_GCC_SPDM_VFE0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_VFE0_CBCR_POR                                                             0x80000000
#define HWIO_GCC_SPDM_VFE0_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SPDM_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_VFE0_CBCR_ADDR, HWIO_GCC_SPDM_VFE0_CBCR_RMSK)
#define HWIO_GCC_SPDM_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_VFE0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_VFE0_CBCR_IN)
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SPDM_GFX3D_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f03c)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f03c)
#define HWIO_GCC_SPDM_GFX3D_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_GFX3D_CBCR_POR                                                            0x80000000
#define HWIO_GCC_SPDM_GFX3D_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SPDM_GFX3D_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR, HWIO_GCC_SPDM_GFX3D_CBCR_RMSK)
#define HWIO_GCC_SPDM_GFX3D_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR,m,v,HWIO_GCC_SPDM_GFX3D_CBCR_IN)
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f040)
#define HWIO_GCC_SPDM_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f040)
#define HWIO_GCC_SPDM_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SPDM_AHB_CBCR_POR                                                              0x80000000
#define HWIO_GCC_SPDM_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_SPDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_AHB_CBCR_ADDR, HWIO_GCC_SPDM_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SPDM_PCLK0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f044)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f044)
#define HWIO_GCC_SPDM_PCLK0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_PCLK0_CBCR_POR                                                            0x80000000
#define HWIO_GCC_SPDM_PCLK0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_SPDM_PCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR, HWIO_GCC_SPDM_PCLK0_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCLK0_CBCR_IN)
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_CSI0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f048)
#define HWIO_GCC_SPDM_CSI0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f048)
#define HWIO_GCC_SPDM_CSI0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_CSI0_CBCR_POR                                                             0x80000000
#define HWIO_GCC_SPDM_CSI0_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_SPDM_CSI0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CSI0_CBCR_ADDR, HWIO_GCC_SPDM_CSI0_CBCR_RMSK)
#define HWIO_GCC_SPDM_CSI0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CSI0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CSI0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CSI0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CSI0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CSI0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CSI0_CBCR_IN)
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_VCODEC0_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c000)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c000)
#define HWIO_GCC_VCODEC0_CMD_RCGR_RMSK                                                          0x800000f3
#define HWIO_GCC_VCODEC0_CMD_RCGR_POR                                                           0x80000000
#define HWIO_GCC_VCODEC0_CMD_RCGR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_VCODEC0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR, HWIO_GCC_VCODEC0_CMD_RCGR_RMSK)
#define HWIO_GCC_VCODEC0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR,m,v,HWIO_GCC_VCODEC0_CMD_RCGR_IN)
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_D_BMSK                                                        0x80
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_D_SHFT                                                         0x7
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_N_BMSK                                                        0x40
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_N_SHFT                                                         0x6
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_M_BMSK                                                        0x20
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_M_SHFT                                                         0x5
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_VCODEC0_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_VCODEC0_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_VCODEC0_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c004)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c004)
#define HWIO_GCC_VCODEC0_CFG_RCGR_RMSK                                                              0x371f
#define HWIO_GCC_VCODEC0_CFG_RCGR_POR                                                           0x00000000
#define HWIO_GCC_VCODEC0_CFG_RCGR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_VCODEC0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR, HWIO_GCC_VCODEC0_CFG_RCGR_RMSK)
#define HWIO_GCC_VCODEC0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR,m,v,HWIO_GCC_VCODEC0_CFG_RCGR_IN)
#define HWIO_GCC_VCODEC0_CFG_RCGR_MODE_BMSK                                                         0x3000
#define HWIO_GCC_VCODEC0_CFG_RCGR_MODE_SHFT                                                            0xc
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_VCODEC0_M_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c008)
#define HWIO_GCC_VCODEC0_M_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c008)
#define HWIO_GCC_VCODEC0_M_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_M_POR                                                                  0x00000000
#define HWIO_GCC_VCODEC0_M_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_VCODEC0_M_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_M_ADDR, HWIO_GCC_VCODEC0_M_RMSK)
#define HWIO_GCC_VCODEC0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_M_ADDR, m)
#define HWIO_GCC_VCODEC0_M_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_M_ADDR,v)
#define HWIO_GCC_VCODEC0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_M_ADDR,m,v,HWIO_GCC_VCODEC0_M_IN)
#define HWIO_GCC_VCODEC0_M_M_BMSK                                                                     0xff
#define HWIO_GCC_VCODEC0_M_M_SHFT                                                                      0x0

#define HWIO_GCC_VCODEC0_N_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c00c)
#define HWIO_GCC_VCODEC0_N_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c00c)
#define HWIO_GCC_VCODEC0_N_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_N_POR                                                                  0x00000000
#define HWIO_GCC_VCODEC0_N_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_VCODEC0_N_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_N_ADDR, HWIO_GCC_VCODEC0_N_RMSK)
#define HWIO_GCC_VCODEC0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_N_ADDR, m)
#define HWIO_GCC_VCODEC0_N_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_N_ADDR,v)
#define HWIO_GCC_VCODEC0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_N_ADDR,m,v,HWIO_GCC_VCODEC0_N_IN)
#define HWIO_GCC_VCODEC0_N_NOT_N_MINUS_M_BMSK                                                         0xff
#define HWIO_GCC_VCODEC0_N_NOT_N_MINUS_M_SHFT                                                          0x0

#define HWIO_GCC_VCODEC0_D_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c010)
#define HWIO_GCC_VCODEC0_D_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c010)
#define HWIO_GCC_VCODEC0_D_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_D_POR                                                                  0x00000000
#define HWIO_GCC_VCODEC0_D_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_VCODEC0_D_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_D_ADDR, HWIO_GCC_VCODEC0_D_RMSK)
#define HWIO_GCC_VCODEC0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_D_ADDR, m)
#define HWIO_GCC_VCODEC0_D_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_D_ADDR,v)
#define HWIO_GCC_VCODEC0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_D_ADDR,m,v,HWIO_GCC_VCODEC0_D_IN)
#define HWIO_GCC_VCODEC0_D_NOT_2D_BMSK                                                                0xff
#define HWIO_GCC_VCODEC0_D_NOT_2D_SHFT                                                                 0x0

#define HWIO_GCC_VENUS0_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c014)
#define HWIO_GCC_VENUS0_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c014)
#define HWIO_GCC_VENUS0_BCR_RMSK                                                                       0x1
#define HWIO_GCC_VENUS0_BCR_POR                                                                 0x00000000
#define HWIO_GCC_VENUS0_BCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_VENUS0_BCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_BCR_ADDR, HWIO_GCC_VENUS0_BCR_RMSK)
#define HWIO_GCC_VENUS0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_BCR_ADDR, m)
#define HWIO_GCC_VENUS0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_BCR_ADDR,v)
#define HWIO_GCC_VENUS0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_BCR_ADDR,m,v,HWIO_GCC_VENUS0_BCR_IN)
#define HWIO_GCC_VENUS0_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_VENUS0_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_VENUS0_GDSCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c018)
#define HWIO_GCC_VENUS0_GDSCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c018)
#define HWIO_GCC_VENUS0_GDSCR_RMSK                                                              0xf8fff7ff
#define HWIO_GCC_VENUS0_GDSCR_POR                                                               0x00222001
#define HWIO_GCC_VENUS0_GDSCR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_VENUS0_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_GDSCR_ADDR, HWIO_GCC_VENUS0_GDSCR_RMSK)
#define HWIO_GCC_VENUS0_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_GDSCR_ADDR, m)
#define HWIO_GCC_VENUS0_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_GDSCR_ADDR,v)
#define HWIO_GCC_VENUS0_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_GDSCR_ADDR,m,v,HWIO_GCC_VENUS0_GDSCR_IN)
#define HWIO_GCC_VENUS0_GDSCR_PWR_ON_BMSK                                                       0x80000000
#define HWIO_GCC_VENUS0_GDSCR_PWR_ON_SHFT                                                             0x1f
#define HWIO_GCC_VENUS0_GDSCR_GDSC_STATE_BMSK                                                   0x78000000
#define HWIO_GCC_VENUS0_GDSCR_GDSC_STATE_SHFT                                                         0x1b
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_WAIT_BMSK                                                   0xf00000
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_WAIT_SHFT                                                       0x14
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_WAIT_BMSK                                                     0xf0000
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_WAIT_SHFT                                                        0x10
#define HWIO_GCC_VENUS0_GDSCR_CLK_DIS_WAIT_BMSK                                                     0xf000
#define HWIO_GCC_VENUS0_GDSCR_CLK_DIS_WAIT_SHFT                                                        0xc
#define HWIO_GCC_VENUS0_GDSCR_RESTORE_BMSK                                                           0x400
#define HWIO_GCC_VENUS0_GDSCR_RESTORE_SHFT                                                             0xa
#define HWIO_GCC_VENUS0_GDSCR_SAVE_BMSK                                                              0x200
#define HWIO_GCC_VENUS0_GDSCR_SAVE_SHFT                                                                0x9
#define HWIO_GCC_VENUS0_GDSCR_RETAIN_BMSK                                                            0x100
#define HWIO_GCC_VENUS0_GDSCR_RETAIN_SHFT                                                              0x8
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_BMSK                                                            0x80
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_SHFT                                                             0x7
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_BMSK                                                             0x40
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_SHFT                                                              0x6
#define HWIO_GCC_VENUS0_GDSCR_CLAMP_IO_BMSK                                                           0x20
#define HWIO_GCC_VENUS0_GDSCR_CLAMP_IO_SHFT                                                            0x5
#define HWIO_GCC_VENUS0_GDSCR_CLK_DISABLE_BMSK                                                        0x10
#define HWIO_GCC_VENUS0_GDSCR_CLK_DISABLE_SHFT                                                         0x4
#define HWIO_GCC_VENUS0_GDSCR_PD_ARES_BMSK                                                             0x8
#define HWIO_GCC_VENUS0_GDSCR_PD_ARES_SHFT                                                             0x3
#define HWIO_GCC_VENUS0_GDSCR_SW_OVERRIDE_BMSK                                                         0x4
#define HWIO_GCC_VENUS0_GDSCR_SW_OVERRIDE_SHFT                                                         0x2
#define HWIO_GCC_VENUS0_GDSCR_HW_CONTROL_BMSK                                                          0x2
#define HWIO_GCC_VENUS0_GDSCR_HW_CONTROL_SHFT                                                          0x1
#define HWIO_GCC_VENUS0_GDSCR_SW_COLLAPSE_BMSK                                                         0x1
#define HWIO_GCC_VENUS0_GDSCR_SW_COLLAPSE_SHFT                                                         0x0

#define HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c01c)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c01c)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_POR                                                        0x80004ff0
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR, HWIO_GCC_VENUS0_VCODEC0_CBCR_RMSK)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_VCODEC0_CBCR_IN)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_VENUS0_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c020)
#define HWIO_GCC_VENUS0_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c020)
#define HWIO_GCC_VENUS0_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_VENUS0_AHB_CBCR_POR                                                            0x80008000
#define HWIO_GCC_VENUS0_AHB_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_VENUS0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_AHB_CBCR_ADDR, HWIO_GCC_VENUS0_AHB_CBCR_RMSK)
#define HWIO_GCC_VENUS0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_AHB_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_AHB_CBCR_IN)
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                   0x70000000
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                         0x1c
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_VENUS0_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c024)
#define HWIO_GCC_VENUS0_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c024)
#define HWIO_GCC_VENUS0_AXI_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_VENUS0_AXI_CBCR_POR                                                            0x80004ff0
#define HWIO_GCC_VENUS0_AXI_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_VENUS0_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_AXI_CBCR_ADDR, HWIO_GCC_VENUS0_AXI_CBCR_RMSK)
#define HWIO_GCC_VENUS0_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_AXI_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_AXI_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_AXI_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_AXI_CBCR_IN)
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_VENUS0_AXI_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_VENUS0_AXI_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_VENUS0_AXI_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_VENUS0_AXI_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_PCLK0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d000)
#define HWIO_GCC_PCLK0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d000)
#define HWIO_GCC_PCLK0_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_PCLK0_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_PCLK0_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_PCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_CMD_RCGR_ADDR, HWIO_GCC_PCLK0_CMD_RCGR_RMSK)
#define HWIO_GCC_PCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCLK0_CMD_RCGR_IN)
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_PCLK0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_PCLK0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_PCLK0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d004)
#define HWIO_GCC_PCLK0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d004)
#define HWIO_GCC_PCLK0_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_PCLK0_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_PCLK0_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_PCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_CFG_RCGR_ADDR, HWIO_GCC_PCLK0_CFG_RCGR_RMSK)
#define HWIO_GCC_PCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCLK0_CFG_RCGR_IN)
#define HWIO_GCC_PCLK0_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_PCLK0_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_PCLK0_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d008)
#define HWIO_GCC_PCLK0_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d008)
#define HWIO_GCC_PCLK0_M_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_M_POR                                                                    0x00000000
#define HWIO_GCC_PCLK0_M_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_PCLK0_M_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_M_ADDR, HWIO_GCC_PCLK0_M_RMSK)
#define HWIO_GCC_PCLK0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_M_ADDR, m)
#define HWIO_GCC_PCLK0_M_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_M_ADDR,v)
#define HWIO_GCC_PCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_M_ADDR,m,v,HWIO_GCC_PCLK0_M_IN)
#define HWIO_GCC_PCLK0_M_M_BMSK                                                                       0xff
#define HWIO_GCC_PCLK0_M_M_SHFT                                                                        0x0

#define HWIO_GCC_PCLK0_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d00c)
#define HWIO_GCC_PCLK0_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d00c)
#define HWIO_GCC_PCLK0_N_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_N_POR                                                                    0x00000000
#define HWIO_GCC_PCLK0_N_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_PCLK0_N_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_N_ADDR, HWIO_GCC_PCLK0_N_RMSK)
#define HWIO_GCC_PCLK0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_N_ADDR, m)
#define HWIO_GCC_PCLK0_N_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_N_ADDR,v)
#define HWIO_GCC_PCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_N_ADDR,m,v,HWIO_GCC_PCLK0_N_IN)
#define HWIO_GCC_PCLK0_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_PCLK0_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_PCLK0_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d010)
#define HWIO_GCC_PCLK0_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d010)
#define HWIO_GCC_PCLK0_D_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_D_POR                                                                    0x00000000
#define HWIO_GCC_PCLK0_D_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_PCLK0_D_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_D_ADDR, HWIO_GCC_PCLK0_D_RMSK)
#define HWIO_GCC_PCLK0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_D_ADDR, m)
#define HWIO_GCC_PCLK0_D_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_D_ADDR,v)
#define HWIO_GCC_PCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_D_ADDR,m,v,HWIO_GCC_PCLK0_D_IN)
#define HWIO_GCC_PCLK0_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_PCLK0_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_MDP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d014)
#define HWIO_GCC_MDP_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d014)
#define HWIO_GCC_MDP_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_MDP_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_MDP_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_MDP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MDP_CMD_RCGR_ADDR, HWIO_GCC_MDP_CMD_RCGR_RMSK)
#define HWIO_GCC_MDP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MDP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MDP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_CMD_RCGR_ADDR,m,v,HWIO_GCC_MDP_CMD_RCGR_IN)
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_MDP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_MDP_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_MDP_CMD_RCGR_UPDATE_SHFT                                                              0x0

#define HWIO_GCC_MDP_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d018)
#define HWIO_GCC_MDP_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d018)
#define HWIO_GCC_MDP_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_MDP_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_MDP_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_MDP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MDP_CFG_RCGR_ADDR, HWIO_GCC_MDP_CFG_RCGR_RMSK)
#define HWIO_GCC_MDP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MDP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MDP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_CFG_RCGR_ADDR,m,v,HWIO_GCC_MDP_CFG_RCGR_IN)
#define HWIO_GCC_MDP_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_MDP_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_MDP_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_MDP_CFG_RCGR_SRC_DIV_SHFT                                                             0x0

#define HWIO_GCC_VSYNC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d02c)
#define HWIO_GCC_VSYNC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d02c)
#define HWIO_GCC_VSYNC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VSYNC_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_VSYNC_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_VSYNC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VSYNC_CMD_RCGR_ADDR, HWIO_GCC_VSYNC_CMD_RCGR_RMSK)
#define HWIO_GCC_VSYNC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VSYNC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VSYNC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VSYNC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VSYNC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VSYNC_CMD_RCGR_ADDR,m,v,HWIO_GCC_VSYNC_CMD_RCGR_IN)
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VSYNC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VSYNC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VSYNC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VSYNC_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VSYNC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d030)
#define HWIO_GCC_VSYNC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d030)
#define HWIO_GCC_VSYNC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VSYNC_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_VSYNC_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_VSYNC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VSYNC_CFG_RCGR_ADDR, HWIO_GCC_VSYNC_CFG_RCGR_RMSK)
#define HWIO_GCC_VSYNC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VSYNC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VSYNC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VSYNC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VSYNC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VSYNC_CFG_RCGR_ADDR,m,v,HWIO_GCC_VSYNC_CFG_RCGR_IN)
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_BYTE0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d044)
#define HWIO_GCC_BYTE0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d044)
#define HWIO_GCC_BYTE0_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_BYTE0_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_BYTE0_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BYTE0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BYTE0_CMD_RCGR_ADDR, HWIO_GCC_BYTE0_CMD_RCGR_RMSK)
#define HWIO_GCC_BYTE0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BYTE0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BYTE0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BYTE0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BYTE0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BYTE0_CMD_RCGR_ADDR,m,v,HWIO_GCC_BYTE0_CMD_RCGR_IN)
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BYTE0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_BYTE0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_BYTE0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_BYTE0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_BYTE0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d048)
#define HWIO_GCC_BYTE0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d048)
#define HWIO_GCC_BYTE0_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_BYTE0_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_BYTE0_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_BYTE0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BYTE0_CFG_RCGR_ADDR, HWIO_GCC_BYTE0_CFG_RCGR_RMSK)
#define HWIO_GCC_BYTE0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BYTE0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BYTE0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BYTE0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BYTE0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BYTE0_CFG_RCGR_ADDR,m,v,HWIO_GCC_BYTE0_CFG_RCGR_IN)
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_ESC0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d05c)
#define HWIO_GCC_ESC0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d05c)
#define HWIO_GCC_ESC0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_ESC0_CMD_RCGR_POR                                                              0x80000000
#define HWIO_GCC_ESC0_CMD_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_ESC0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ESC0_CMD_RCGR_ADDR, HWIO_GCC_ESC0_CMD_RCGR_RMSK)
#define HWIO_GCC_ESC0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ESC0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ESC0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ESC0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ESC0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ESC0_CMD_RCGR_ADDR,m,v,HWIO_GCC_ESC0_CMD_RCGR_IN)
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_ESC0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_ESC0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_ESC0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_ESC0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_ESC0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d060)
#define HWIO_GCC_ESC0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d060)
#define HWIO_GCC_ESC0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_ESC0_CFG_RCGR_POR                                                              0x00000000
#define HWIO_GCC_ESC0_CFG_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_ESC0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ESC0_CFG_RCGR_ADDR, HWIO_GCC_ESC0_CFG_RCGR_RMSK)
#define HWIO_GCC_ESC0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ESC0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ESC0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ESC0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ESC0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ESC0_CFG_RCGR_ADDR,m,v,HWIO_GCC_ESC0_CFG_RCGR_IN)
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_MDSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d074)
#define HWIO_GCC_MDSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d074)
#define HWIO_GCC_MDSS_BCR_RMSK                                                                         0x1
#define HWIO_GCC_MDSS_BCR_POR                                                                   0x00000000
#define HWIO_GCC_MDSS_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_BCR_ADDR, HWIO_GCC_MDSS_BCR_RMSK)
#define HWIO_GCC_MDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_BCR_ADDR, m)
#define HWIO_GCC_MDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_BCR_ADDR,v)
#define HWIO_GCC_MDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_BCR_ADDR,m,v,HWIO_GCC_MDSS_BCR_IN)
#define HWIO_GCC_MDSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_MDSS_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_MDSS_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d078)
#define HWIO_GCC_MDSS_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d078)
#define HWIO_GCC_MDSS_GDSCR_RMSK                                                                0xf8fff7ff
#define HWIO_GCC_MDSS_GDSCR_POR                                                                 0x00222001
#define HWIO_GCC_MDSS_GDSCR_POR_RMSK                                                            0xffffffff
#define HWIO_GCC_MDSS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_GDSCR_ADDR, HWIO_GCC_MDSS_GDSCR_RMSK)
#define HWIO_GCC_MDSS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_GDSCR_ADDR, m)
#define HWIO_GCC_MDSS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_GDSCR_ADDR,v)
#define HWIO_GCC_MDSS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_GDSCR_ADDR,m,v,HWIO_GCC_MDSS_GDSCR_IN)
#define HWIO_GCC_MDSS_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_MDSS_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_MDSS_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_MDSS_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_MDSS_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_MDSS_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_MDSS_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_MDSS_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_MDSS_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_MDSS_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_MDSS_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_MDSS_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_MDSS_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_MDSS_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_MDSS_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_MDSS_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_MDSS_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_MDSS_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_MDSS_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_MDSS_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_MDSS_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_MDSS_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_MDSS_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_MDSS_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_MDSS_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_MDSS_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_MDSS_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_MDSS_GDSCR_SW_COLLAPSE_SHFT                                                           0x0

#define HWIO_GCC_MDSS_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d07c)
#define HWIO_GCC_MDSS_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d07c)
#define HWIO_GCC_MDSS_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_MDSS_AHB_CBCR_POR                                                              0x80008000
#define HWIO_GCC_MDSS_AHB_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_MDSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_AHB_CBCR_ADDR, HWIO_GCC_MDSS_AHB_CBCR_RMSK)
#define HWIO_GCC_MDSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_MDSS_AHB_CBCR_IN)
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                     0x70000000
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                           0x1c
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d080)
#define HWIO_GCC_MDSS_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d080)
#define HWIO_GCC_MDSS_AXI_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_MDSS_AXI_CBCR_POR                                                              0x80004ff0
#define HWIO_GCC_MDSS_AXI_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_MDSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_AXI_CBCR_ADDR, HWIO_GCC_MDSS_AXI_CBCR_RMSK)
#define HWIO_GCC_MDSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_MDSS_AXI_CBCR_IN)
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_MDSS_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_MDSS_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_MDSS_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_MDSS_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_PCLK0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d084)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d084)
#define HWIO_GCC_MDSS_PCLK0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_PCLK0_CBCR_POR                                                            0x80000000
#define HWIO_GCC_MDSS_PCLK0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MDSS_PCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR, HWIO_GCC_MDSS_PCLK0_CBCR_RMSK)
#define HWIO_GCC_MDSS_PCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_PCLK0_CBCR_IN)
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_MDP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d088)
#define HWIO_GCC_MDSS_MDP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d088)
#define HWIO_GCC_MDSS_MDP_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_MDSS_MDP_CBCR_POR                                                              0x80004ff0
#define HWIO_GCC_MDSS_MDP_CBCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_MDSS_MDP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_MDP_CBCR_ADDR, HWIO_GCC_MDSS_MDP_CBCR_RMSK)
#define HWIO_GCC_MDSS_MDP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_MDP_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_MDP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_MDP_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_MDP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_MDP_CBCR_ADDR,m,v,HWIO_GCC_MDSS_MDP_CBCR_IN)
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_MDSS_MDP_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_MDSS_MDP_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_MDSS_MDP_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_MDSS_MDP_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_VSYNC_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d090)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d090)
#define HWIO_GCC_MDSS_VSYNC_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_VSYNC_CBCR_POR                                                            0x80000000
#define HWIO_GCC_MDSS_VSYNC_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MDSS_VSYNC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR, HWIO_GCC_MDSS_VSYNC_CBCR_RMSK)
#define HWIO_GCC_MDSS_VSYNC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR,m,v,HWIO_GCC_MDSS_VSYNC_CBCR_IN)
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_BYTE0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d094)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d094)
#define HWIO_GCC_MDSS_BYTE0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_BYTE0_CBCR_POR                                                            0x80000000
#define HWIO_GCC_MDSS_BYTE0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MDSS_BYTE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR, HWIO_GCC_MDSS_BYTE0_CBCR_RMSK)
#define HWIO_GCC_MDSS_BYTE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_BYTE0_CBCR_IN)
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_ESC0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d098)
#define HWIO_GCC_MDSS_ESC0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d098)
#define HWIO_GCC_MDSS_ESC0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_MDSS_ESC0_CBCR_POR                                                             0x80000000
#define HWIO_GCC_MDSS_ESC0_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_MDSS_ESC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_ESC0_CBCR_ADDR, HWIO_GCC_MDSS_ESC0_CBCR_RMSK)
#define HWIO_GCC_MDSS_ESC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_ESC0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_ESC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_ESC0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_ESC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_ESC0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_ESC0_CBCR_IN)
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e000)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e000)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_POR                                                      0x80000000
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR, HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_IN)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e004)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e004)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_POR                                                      0x00000000
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR, HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_IN)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_PHY0_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e018)
#define HWIO_GCC_CAMSS_PHY0_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e018)
#define HWIO_GCC_CAMSS_PHY0_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_PHY0_BCR_POR                                                             0x00000000
#define HWIO_GCC_CAMSS_PHY0_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_PHY0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_BCR_ADDR, HWIO_GCC_CAMSS_PHY0_BCR_RMSK)
#define HWIO_GCC_CAMSS_PHY0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY0_BCR_IN)
#define HWIO_GCC_CAMSS_PHY0_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_PHY0_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e01c)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e01c)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_POR                                               0x80000000
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR, HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_RMSK)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_IN)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f000)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f000)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_POR                                                      0x80000000
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ADDR, HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_IN)
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_CSI1PHYTIMER_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f004)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f004)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_POR                                                      0x00000000
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_POR_RMSK                                                 0xffffffff
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_ADDR, HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_IN)
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_CSI1PHYTIMER_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_PHY1_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f018)
#define HWIO_GCC_CAMSS_PHY1_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f018)
#define HWIO_GCC_CAMSS_PHY1_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_PHY1_BCR_POR                                                             0x00000000
#define HWIO_GCC_CAMSS_PHY1_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_PHY1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY1_BCR_ADDR, HWIO_GCC_CAMSS_PHY1_BCR_RMSK)
#define HWIO_GCC_CAMSS_PHY1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY1_BCR_IN)
#define HWIO_GCC_CAMSS_PHY1_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_PHY1_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f01c)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f01c)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_POR                                               0x80000000
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_ADDR, HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_RMSK)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_IN)
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_CAMSS_PHY1_CSI1PHYTIMER_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_CSI0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e020)
#define HWIO_GCC_CSI0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e020)
#define HWIO_GCC_CSI0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CSI0_CMD_RCGR_POR                                                              0x80000000
#define HWIO_GCC_CSI0_CMD_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CSI0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0_CMD_RCGR_ADDR, HWIO_GCC_CSI0_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI0_CMD_RCGR_IN)
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CSI0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CSI0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CSI0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CSI0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CSI0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e024)
#define HWIO_GCC_CSI0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e024)
#define HWIO_GCC_CSI0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CSI0_CFG_RCGR_POR                                                              0x00000000
#define HWIO_GCC_CSI0_CFG_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CSI0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0_CFG_RCGR_ADDR, HWIO_GCC_CSI0_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI0_CFG_RCGR_IN)
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CAMSS_CSI0_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e038)
#define HWIO_GCC_CAMSS_CSI0_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e038)
#define HWIO_GCC_CAMSS_CSI0_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_CSI0_BCR_POR                                                             0x00000000
#define HWIO_GCC_CAMSS_CSI0_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_CSI0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_BCR_ADDR, HWIO_GCC_CAMSS_CSI0_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_CSI0_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_CSI0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e03c)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e03c)
#define HWIO_GCC_CAMSS_CSI0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_CAMSS_CSI0_CBCR_POR                                                            0x80000000
#define HWIO_GCC_CAMSS_CSI0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_CSI0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e040)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e040)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_POR                                                        0x80000000
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e044)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e044)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR, HWIO_GCC_CAMSS_CSI0PHY_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PHY_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e048)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e048)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0PHY_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PHY_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e04c)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e04c)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR, HWIO_GCC_CAMSS_CSI0RDI_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0RDI_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e050)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e050)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0RDI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0RDI_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e054)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e054)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR, HWIO_GCC_CAMSS_CSI0PIX_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PIX_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e058)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e058)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0PIX_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PIX_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CSI1_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f020)
#define HWIO_GCC_CSI1_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f020)
#define HWIO_GCC_CSI1_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CSI1_CMD_RCGR_POR                                                              0x80000000
#define HWIO_GCC_CSI1_CMD_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CSI1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1_CMD_RCGR_ADDR, HWIO_GCC_CSI1_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI1_CMD_RCGR_IN)
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CSI1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CSI1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CSI1_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CSI1_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CSI1_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f024)
#define HWIO_GCC_CSI1_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f024)
#define HWIO_GCC_CSI1_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CSI1_CFG_RCGR_POR                                                              0x00000000
#define HWIO_GCC_CSI1_CFG_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CSI1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1_CFG_RCGR_ADDR, HWIO_GCC_CSI1_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI1_CFG_RCGR_IN)
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CAMSS_CSI1_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f038)
#define HWIO_GCC_CAMSS_CSI1_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f038)
#define HWIO_GCC_CAMSS_CSI1_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_CSI1_BCR_POR                                                             0x00000000
#define HWIO_GCC_CAMSS_CSI1_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_CSI1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_BCR_ADDR, HWIO_GCC_CAMSS_CSI1_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_CSI1_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_CSI1_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f03c)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f03c)
#define HWIO_GCC_CAMSS_CSI1_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_CAMSS_CSI1_CBCR_POR                                                            0x80000000
#define HWIO_GCC_CAMSS_CSI1_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_CSI1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f040)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f040)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_POR                                                        0x80000000
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f044)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f044)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR, HWIO_GCC_CAMSS_CSI1PHY_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PHY_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f048)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f048)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1PHY_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PHY_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f04c)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f04c)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR, HWIO_GCC_CAMSS_CSI1RDI_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1RDI_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f050)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f050)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1RDI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1RDI_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f054)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f054)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_POR                                                          0x00000000
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_POR_RMSK                                                     0xffffffff
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR, HWIO_GCC_CAMSS_CSI1PIX_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PIX_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f058)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f058)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1PIX_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PIX_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_ISPIF_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00050000)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050000)
#define HWIO_GCC_CAMSS_ISPIF_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_ISPIF_BCR_POR                                                            0x00000000
#define HWIO_GCC_CAMSS_ISPIF_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_ISPIF_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR, HWIO_GCC_CAMSS_ISPIF_BCR_RMSK)
#define HWIO_GCC_CAMSS_ISPIF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR,m,v,HWIO_GCC_CAMSS_ISPIF_BCR_IN)
#define HWIO_GCC_CAMSS_ISPIF_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_ISPIF_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00050004)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050004)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_POR                                                       0x80000000
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CCI_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00051000)
#define HWIO_GCC_CCI_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051000)
#define HWIO_GCC_CCI_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_CCI_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_CCI_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_CCI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CCI_CMD_RCGR_ADDR, HWIO_GCC_CCI_CMD_RCGR_RMSK)
#define HWIO_GCC_CCI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CCI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CCI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CCI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CCI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CCI_CMD_RCGR_ADDR,m,v,HWIO_GCC_CCI_CMD_RCGR_IN)
#define HWIO_GCC_CCI_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CCI_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_N_BMSK                                                            0x40
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_N_SHFT                                                             0x6
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_M_BMSK                                                            0x20
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_M_SHFT                                                             0x5
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_CCI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_CCI_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_CCI_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_CCI_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_CCI_CMD_RCGR_UPDATE_SHFT                                                              0x0

#define HWIO_GCC_CCI_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00051004)
#define HWIO_GCC_CCI_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051004)
#define HWIO_GCC_CCI_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_CCI_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_CCI_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_CCI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CCI_CFG_RCGR_ADDR, HWIO_GCC_CCI_CFG_RCGR_RMSK)
#define HWIO_GCC_CCI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CCI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CCI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CCI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CCI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CCI_CFG_RCGR_ADDR,m,v,HWIO_GCC_CCI_CFG_RCGR_IN)
#define HWIO_GCC_CCI_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_CCI_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_CCI_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_CCI_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_CCI_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_CCI_CFG_RCGR_SRC_DIV_SHFT                                                             0x0

#define HWIO_GCC_CCI_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00051008)
#define HWIO_GCC_CCI_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051008)
#define HWIO_GCC_CCI_M_RMSK                                                                           0xff
#define HWIO_GCC_CCI_M_POR                                                                      0x00000000
#define HWIO_GCC_CCI_M_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_CCI_M_IN          \
        in_dword_masked(HWIO_GCC_CCI_M_ADDR, HWIO_GCC_CCI_M_RMSK)
#define HWIO_GCC_CCI_M_INM(m)      \
        in_dword_masked(HWIO_GCC_CCI_M_ADDR, m)
#define HWIO_GCC_CCI_M_OUT(v)      \
        out_dword(HWIO_GCC_CCI_M_ADDR,v)
#define HWIO_GCC_CCI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CCI_M_ADDR,m,v,HWIO_GCC_CCI_M_IN)
#define HWIO_GCC_CCI_M_M_BMSK                                                                         0xff
#define HWIO_GCC_CCI_M_M_SHFT                                                                          0x0

#define HWIO_GCC_CCI_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005100c)
#define HWIO_GCC_CCI_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005100c)
#define HWIO_GCC_CCI_N_RMSK                                                                           0xff
#define HWIO_GCC_CCI_N_POR                                                                      0x00000000
#define HWIO_GCC_CCI_N_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_CCI_N_IN          \
        in_dword_masked(HWIO_GCC_CCI_N_ADDR, HWIO_GCC_CCI_N_RMSK)
#define HWIO_GCC_CCI_N_INM(m)      \
        in_dword_masked(HWIO_GCC_CCI_N_ADDR, m)
#define HWIO_GCC_CCI_N_OUT(v)      \
        out_dword(HWIO_GCC_CCI_N_ADDR,v)
#define HWIO_GCC_CCI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CCI_N_ADDR,m,v,HWIO_GCC_CCI_N_IN)
#define HWIO_GCC_CCI_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_CCI_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_CCI_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00051010)
#define HWIO_GCC_CCI_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051010)
#define HWIO_GCC_CCI_D_RMSK                                                                           0xff
#define HWIO_GCC_CCI_D_POR                                                                      0x00000000
#define HWIO_GCC_CCI_D_POR_RMSK                                                                 0xffffffff
#define HWIO_GCC_CCI_D_IN          \
        in_dword_masked(HWIO_GCC_CCI_D_ADDR, HWIO_GCC_CCI_D_RMSK)
#define HWIO_GCC_CCI_D_INM(m)      \
        in_dword_masked(HWIO_GCC_CCI_D_ADDR, m)
#define HWIO_GCC_CCI_D_OUT(v)      \
        out_dword(HWIO_GCC_CCI_D_ADDR,v)
#define HWIO_GCC_CCI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CCI_D_ADDR,m,v,HWIO_GCC_CCI_D_IN)
#define HWIO_GCC_CCI_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_CCI_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_CAMSS_CCI_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00051014)
#define HWIO_GCC_CAMSS_CCI_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051014)
#define HWIO_GCC_CAMSS_CCI_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_CCI_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_CCI_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_CCI_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_BCR_ADDR, HWIO_GCC_CAMSS_CCI_BCR_RMSK)
#define HWIO_GCC_CAMSS_CCI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CCI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CCI_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CCI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CCI_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CCI_BCR_IN)
#define HWIO_GCC_CAMSS_CCI_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_CCI_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_CCI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00051018)
#define HWIO_GCC_CAMSS_CCI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051018)
#define HWIO_GCC_CAMSS_CCI_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_CCI_CBCR_POR                                                             0x80000000
#define HWIO_GCC_CAMSS_CCI_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_CCI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_CBCR_ADDR, HWIO_GCC_CAMSS_CCI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CCI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CCI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CCI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CCI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CCI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CCI_CBCR_IN)
#define HWIO_GCC_CAMSS_CCI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_CCI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_CCI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_CCI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005101c)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005101c)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CCI_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CCI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CCI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CCI_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CCI_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CCI_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_MCLK0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_MCLK0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052000)
#define HWIO_GCC_MCLK0_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_MCLK0_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_MCLK0_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_MCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_CMD_RCGR_ADDR, HWIO_GCC_MCLK0_CMD_RCGR_RMSK)
#define HWIO_GCC_MCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_CMD_RCGR_ADDR,m,v,HWIO_GCC_MCLK0_CMD_RCGR_IN)
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_MCLK0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_MCLK0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_MCLK0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_MCLK0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052004)
#define HWIO_GCC_MCLK0_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_MCLK0_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_MCLK0_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_MCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_CFG_RCGR_ADDR, HWIO_GCC_MCLK0_CFG_RCGR_RMSK)
#define HWIO_GCC_MCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_CFG_RCGR_ADDR,m,v,HWIO_GCC_MCLK0_CFG_RCGR_IN)
#define HWIO_GCC_MCLK0_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_MCLK0_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MCLK0_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_MCLK0_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052008)
#define HWIO_GCC_MCLK0_M_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_M_POR                                                                    0x00000000
#define HWIO_GCC_MCLK0_M_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK0_M_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_M_ADDR, HWIO_GCC_MCLK0_M_RMSK)
#define HWIO_GCC_MCLK0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_M_ADDR, m)
#define HWIO_GCC_MCLK0_M_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_M_ADDR,v)
#define HWIO_GCC_MCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_M_ADDR,m,v,HWIO_GCC_MCLK0_M_IN)
#define HWIO_GCC_MCLK0_M_M_BMSK                                                                       0xff
#define HWIO_GCC_MCLK0_M_M_SHFT                                                                        0x0

#define HWIO_GCC_MCLK0_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005200c)
#define HWIO_GCC_MCLK0_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005200c)
#define HWIO_GCC_MCLK0_N_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_N_POR                                                                    0x00000000
#define HWIO_GCC_MCLK0_N_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK0_N_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_N_ADDR, HWIO_GCC_MCLK0_N_RMSK)
#define HWIO_GCC_MCLK0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_N_ADDR, m)
#define HWIO_GCC_MCLK0_N_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_N_ADDR,v)
#define HWIO_GCC_MCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_N_ADDR,m,v,HWIO_GCC_MCLK0_N_IN)
#define HWIO_GCC_MCLK0_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_MCLK0_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_MCLK0_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052010)
#define HWIO_GCC_MCLK0_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052010)
#define HWIO_GCC_MCLK0_D_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_D_POR                                                                    0x00000000
#define HWIO_GCC_MCLK0_D_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK0_D_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_D_ADDR, HWIO_GCC_MCLK0_D_RMSK)
#define HWIO_GCC_MCLK0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_D_ADDR, m)
#define HWIO_GCC_MCLK0_D_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_D_ADDR,v)
#define HWIO_GCC_MCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_D_ADDR,m,v,HWIO_GCC_MCLK0_D_IN)
#define HWIO_GCC_MCLK0_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_MCLK0_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_CAMSS_MCLK0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00052014)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052014)
#define HWIO_GCC_CAMSS_MCLK0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_MCLK0_BCR_POR                                                            0x00000000
#define HWIO_GCC_CAMSS_MCLK0_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_MCLK0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR, HWIO_GCC_CAMSS_MCLK0_BCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK0_BCR_IN)
#define HWIO_GCC_CAMSS_MCLK0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_MCLK0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00052018)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052018)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_CAMSS_MCLK0_CBCR_POR                                                           0x80000000
#define HWIO_GCC_CAMSS_MCLK0_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CAMSS_MCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR, HWIO_GCC_CAMSS_MCLK0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK0_CBCR_IN)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MCLK1_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_MCLK1_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053000)
#define HWIO_GCC_MCLK1_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_MCLK1_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_MCLK1_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_MCLK1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_CMD_RCGR_ADDR, HWIO_GCC_MCLK1_CMD_RCGR_RMSK)
#define HWIO_GCC_MCLK1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MCLK1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MCLK1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_CMD_RCGR_ADDR,m,v,HWIO_GCC_MCLK1_CMD_RCGR_IN)
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_MCLK1_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_MCLK1_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_MCLK1_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00053004)
#define HWIO_GCC_MCLK1_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053004)
#define HWIO_GCC_MCLK1_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_MCLK1_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_MCLK1_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_MCLK1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_CFG_RCGR_ADDR, HWIO_GCC_MCLK1_CFG_RCGR_RMSK)
#define HWIO_GCC_MCLK1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MCLK1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MCLK1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_CFG_RCGR_ADDR,m,v,HWIO_GCC_MCLK1_CFG_RCGR_IN)
#define HWIO_GCC_MCLK1_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_MCLK1_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MCLK1_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053008)
#define HWIO_GCC_MCLK1_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053008)
#define HWIO_GCC_MCLK1_M_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_M_POR                                                                    0x00000000
#define HWIO_GCC_MCLK1_M_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK1_M_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_M_ADDR, HWIO_GCC_MCLK1_M_RMSK)
#define HWIO_GCC_MCLK1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_M_ADDR, m)
#define HWIO_GCC_MCLK1_M_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_M_ADDR,v)
#define HWIO_GCC_MCLK1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_M_ADDR,m,v,HWIO_GCC_MCLK1_M_IN)
#define HWIO_GCC_MCLK1_M_M_BMSK                                                                       0xff
#define HWIO_GCC_MCLK1_M_M_SHFT                                                                        0x0

#define HWIO_GCC_MCLK1_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005300c)
#define HWIO_GCC_MCLK1_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005300c)
#define HWIO_GCC_MCLK1_N_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_N_POR                                                                    0x00000000
#define HWIO_GCC_MCLK1_N_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK1_N_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_N_ADDR, HWIO_GCC_MCLK1_N_RMSK)
#define HWIO_GCC_MCLK1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_N_ADDR, m)
#define HWIO_GCC_MCLK1_N_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_N_ADDR,v)
#define HWIO_GCC_MCLK1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_N_ADDR,m,v,HWIO_GCC_MCLK1_N_IN)
#define HWIO_GCC_MCLK1_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_MCLK1_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_MCLK1_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053010)
#define HWIO_GCC_MCLK1_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053010)
#define HWIO_GCC_MCLK1_D_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_D_POR                                                                    0x00000000
#define HWIO_GCC_MCLK1_D_POR_RMSK                                                               0xffffffff
#define HWIO_GCC_MCLK1_D_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_D_ADDR, HWIO_GCC_MCLK1_D_RMSK)
#define HWIO_GCC_MCLK1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_D_ADDR, m)
#define HWIO_GCC_MCLK1_D_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_D_ADDR,v)
#define HWIO_GCC_MCLK1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_D_ADDR,m,v,HWIO_GCC_MCLK1_D_IN)
#define HWIO_GCC_MCLK1_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_MCLK1_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_CAMSS_MCLK1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00053014)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053014)
#define HWIO_GCC_CAMSS_MCLK1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_MCLK1_BCR_POR                                                            0x00000000
#define HWIO_GCC_CAMSS_MCLK1_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_MCLK1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR, HWIO_GCC_CAMSS_MCLK1_BCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK1_BCR_IN)
#define HWIO_GCC_CAMSS_MCLK1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_MCLK1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00053018)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053018)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_CAMSS_MCLK1_CBCR_POR                                                           0x80000000
#define HWIO_GCC_CAMSS_MCLK1_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CAMSS_MCLK1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR, HWIO_GCC_CAMSS_MCLK1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK1_CBCR_IN)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MM_GP0_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054000)
#define HWIO_GCC_MM_GP0_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_MM_GP0_CMD_RCGR_POR                                                            0x80000000
#define HWIO_GCC_MM_GP0_CMD_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MM_GP0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR, HWIO_GCC_MM_GP0_CMD_RCGR_RMSK)
#define HWIO_GCC_MM_GP0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR,m,v,HWIO_GCC_MM_GP0_CMD_RCGR_IN)
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_N_BMSK                                                         0x40
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_N_SHFT                                                          0x6
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_M_BMSK                                                         0x20
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_M_SHFT                                                          0x5
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_MM_GP0_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_MM_GP0_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_MM_GP0_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054004)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054004)
#define HWIO_GCC_MM_GP0_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_MM_GP0_CFG_RCGR_POR                                                            0x00000000
#define HWIO_GCC_MM_GP0_CFG_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MM_GP0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR, HWIO_GCC_MM_GP0_CFG_RCGR_RMSK)
#define HWIO_GCC_MM_GP0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR,m,v,HWIO_GCC_MM_GP0_CFG_RCGR_IN)
#define HWIO_GCC_MM_GP0_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_MM_GP0_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_MM_GP0_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054008)
#define HWIO_GCC_MM_GP0_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054008)
#define HWIO_GCC_MM_GP0_M_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_M_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP0_M_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP0_M_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_M_ADDR, HWIO_GCC_MM_GP0_M_RMSK)
#define HWIO_GCC_MM_GP0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_M_ADDR, m)
#define HWIO_GCC_MM_GP0_M_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_M_ADDR,v)
#define HWIO_GCC_MM_GP0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_M_ADDR,m,v,HWIO_GCC_MM_GP0_M_IN)
#define HWIO_GCC_MM_GP0_M_M_BMSK                                                                      0xff
#define HWIO_GCC_MM_GP0_M_M_SHFT                                                                       0x0

#define HWIO_GCC_MM_GP0_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005400c)
#define HWIO_GCC_MM_GP0_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005400c)
#define HWIO_GCC_MM_GP0_N_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_N_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP0_N_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP0_N_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_N_ADDR, HWIO_GCC_MM_GP0_N_RMSK)
#define HWIO_GCC_MM_GP0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_N_ADDR, m)
#define HWIO_GCC_MM_GP0_N_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_N_ADDR,v)
#define HWIO_GCC_MM_GP0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_N_ADDR,m,v,HWIO_GCC_MM_GP0_N_IN)
#define HWIO_GCC_MM_GP0_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_MM_GP0_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_MM_GP0_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054010)
#define HWIO_GCC_MM_GP0_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054010)
#define HWIO_GCC_MM_GP0_D_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_D_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP0_D_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP0_D_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_D_ADDR, HWIO_GCC_MM_GP0_D_RMSK)
#define HWIO_GCC_MM_GP0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_D_ADDR, m)
#define HWIO_GCC_MM_GP0_D_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_D_ADDR,v)
#define HWIO_GCC_MM_GP0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_D_ADDR,m,v,HWIO_GCC_MM_GP0_D_IN)
#define HWIO_GCC_MM_GP0_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_MM_GP0_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_CAMSS_GP0_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00054014)
#define HWIO_GCC_CAMSS_GP0_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054014)
#define HWIO_GCC_CAMSS_GP0_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_GP0_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_GP0_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_GP0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_BCR_ADDR, HWIO_GCC_CAMSS_GP0_BCR_RMSK)
#define HWIO_GCC_CAMSS_GP0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_GP0_BCR_IN)
#define HWIO_GCC_CAMSS_GP0_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_GP0_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_GP0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00054018)
#define HWIO_GCC_CAMSS_GP0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054018)
#define HWIO_GCC_CAMSS_GP0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_GP0_CBCR_POR                                                             0x80000000
#define HWIO_GCC_CAMSS_GP0_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_GP0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_CBCR_ADDR, HWIO_GCC_CAMSS_GP0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_GP0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_GP0_CBCR_IN)
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MM_GP1_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055000)
#define HWIO_GCC_MM_GP1_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_MM_GP1_CMD_RCGR_POR                                                            0x80000000
#define HWIO_GCC_MM_GP1_CMD_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MM_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR, HWIO_GCC_MM_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_MM_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_MM_GP1_CMD_RCGR_IN)
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_N_BMSK                                                         0x40
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_N_SHFT                                                          0x6
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_M_BMSK                                                         0x20
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_M_SHFT                                                          0x5
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_MM_GP1_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_MM_GP1_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_MM_GP1_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00055004)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055004)
#define HWIO_GCC_MM_GP1_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_MM_GP1_CFG_RCGR_POR                                                            0x00000000
#define HWIO_GCC_MM_GP1_CFG_RCGR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_MM_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR, HWIO_GCC_MM_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_MM_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_MM_GP1_CFG_RCGR_IN)
#define HWIO_GCC_MM_GP1_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_MM_GP1_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_MM_GP1_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00055008)
#define HWIO_GCC_MM_GP1_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055008)
#define HWIO_GCC_MM_GP1_M_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_M_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP1_M_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_M_ADDR, HWIO_GCC_MM_GP1_M_RMSK)
#define HWIO_GCC_MM_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_M_ADDR, m)
#define HWIO_GCC_MM_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_M_ADDR,v)
#define HWIO_GCC_MM_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_M_ADDR,m,v,HWIO_GCC_MM_GP1_M_IN)
#define HWIO_GCC_MM_GP1_M_M_BMSK                                                                      0xff
#define HWIO_GCC_MM_GP1_M_M_SHFT                                                                       0x0

#define HWIO_GCC_MM_GP1_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005500c)
#define HWIO_GCC_MM_GP1_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005500c)
#define HWIO_GCC_MM_GP1_N_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_N_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP1_N_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_N_ADDR, HWIO_GCC_MM_GP1_N_RMSK)
#define HWIO_GCC_MM_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_N_ADDR, m)
#define HWIO_GCC_MM_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_N_ADDR,v)
#define HWIO_GCC_MM_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_N_ADDR,m,v,HWIO_GCC_MM_GP1_N_IN)
#define HWIO_GCC_MM_GP1_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_MM_GP1_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_MM_GP1_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00055010)
#define HWIO_GCC_MM_GP1_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055010)
#define HWIO_GCC_MM_GP1_D_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_D_POR                                                                   0x00000000
#define HWIO_GCC_MM_GP1_D_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_MM_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_D_ADDR, HWIO_GCC_MM_GP1_D_RMSK)
#define HWIO_GCC_MM_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_D_ADDR, m)
#define HWIO_GCC_MM_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_D_ADDR,v)
#define HWIO_GCC_MM_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_D_ADDR,m,v,HWIO_GCC_MM_GP1_D_IN)
#define HWIO_GCC_MM_GP1_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_MM_GP1_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_CAMSS_GP1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00055014)
#define HWIO_GCC_CAMSS_GP1_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055014)
#define HWIO_GCC_CAMSS_GP1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_GP1_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_GP1_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_GP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_BCR_ADDR, HWIO_GCC_CAMSS_GP1_BCR_RMSK)
#define HWIO_GCC_CAMSS_GP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_GP1_BCR_IN)
#define HWIO_GCC_CAMSS_GP1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_GP1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_GP1_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00055018)
#define HWIO_GCC_CAMSS_GP1_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055018)
#define HWIO_GCC_CAMSS_GP1_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_GP1_CBCR_POR                                                             0x80000000
#define HWIO_GCC_CAMSS_GP1_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_CBCR_ADDR, HWIO_GCC_CAMSS_GP1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_GP1_CBCR_IN)
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_TOP_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_CAMSS_TOP_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056000)
#define HWIO_GCC_CAMSS_TOP_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_TOP_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_TOP_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_TOP_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_BCR_ADDR, HWIO_GCC_CAMSS_TOP_BCR_RMSK)
#define HWIO_GCC_CAMSS_TOP_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_BCR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_BCR_IN)
#define HWIO_GCC_CAMSS_TOP_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_TOP_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a014)
#define HWIO_GCC_CAMSS_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a014)
#define HWIO_GCC_CAMSS_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_AHB_CBCR_POR                                                             0x80000000
#define HWIO_GCC_CAMSS_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_AHB_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a018)
#define HWIO_GCC_CAMSS_AHB_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a018)
#define HWIO_GCC_CAMSS_AHB_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_AHB_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_AHB_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_BCR_ADDR, HWIO_GCC_CAMSS_AHB_BCR_RMSK)
#define HWIO_GCC_CAMSS_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_BCR_ADDR,m,v,HWIO_GCC_CAMSS_AHB_BCR_IN)
#define HWIO_GCC_CAMSS_AHB_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_AHB_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00056004)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056004)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_POR                                                         0x80008000
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_TOP_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                0x70000000
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                      0x1c
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_MICRO_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00056008)
#define HWIO_GCC_CAMSS_MICRO_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056008)
#define HWIO_GCC_CAMSS_MICRO_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_MICRO_BCR_POR                                                            0x00000000
#define HWIO_GCC_CAMSS_MICRO_BCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_MICRO_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MICRO_BCR_ADDR, HWIO_GCC_CAMSS_MICRO_BCR_RMSK)
#define HWIO_GCC_CAMSS_MICRO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MICRO_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_MICRO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MICRO_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_MICRO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MICRO_BCR_ADDR,m,v,HWIO_GCC_CAMSS_MICRO_BCR_IN)
#define HWIO_GCC_CAMSS_MICRO_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_MICRO_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0005600c)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005600c)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_RMSK                                                      0x80007ff1
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_POR                                                       0x80004ff0
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MICRO_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_MICRO_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MICRO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MICRO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MICRO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_MICRO_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CAMSS_MICRO_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_JPEG0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00057000)
#define HWIO_GCC_JPEG0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057000)
#define HWIO_GCC_JPEG0_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_JPEG0_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_JPEG0_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_JPEG0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_JPEG0_CMD_RCGR_ADDR, HWIO_GCC_JPEG0_CMD_RCGR_RMSK)
#define HWIO_GCC_JPEG0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_JPEG0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_JPEG0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_JPEG0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_JPEG0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JPEG0_CMD_RCGR_ADDR,m,v,HWIO_GCC_JPEG0_CMD_RCGR_IN)
#define HWIO_GCC_JPEG0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_JPEG0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_JPEG0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_JPEG0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_JPEG0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_JPEG0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_JPEG0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_JPEG0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_JPEG0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00057004)
#define HWIO_GCC_JPEG0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057004)
#define HWIO_GCC_JPEG0_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_JPEG0_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_JPEG0_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_JPEG0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_JPEG0_CFG_RCGR_ADDR, HWIO_GCC_JPEG0_CFG_RCGR_RMSK)
#define HWIO_GCC_JPEG0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_JPEG0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_JPEG0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_JPEG0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_JPEG0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JPEG0_CFG_RCGR_ADDR,m,v,HWIO_GCC_JPEG0_CFG_RCGR_IN)
#define HWIO_GCC_JPEG0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_JPEG0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_JPEG0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_JPEG0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_JPEG_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00057018)
#define HWIO_GCC_CAMSS_JPEG_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057018)
#define HWIO_GCC_CAMSS_JPEG_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_JPEG_BCR_POR                                                             0x00000000
#define HWIO_GCC_CAMSS_JPEG_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_JPEG_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_BCR_ADDR, HWIO_GCC_CAMSS_JPEG_BCR_RMSK)
#define HWIO_GCC_CAMSS_JPEG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_JPEG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_JPEG_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_JPEG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_JPEG_BCR_ADDR,m,v,HWIO_GCC_CAMSS_JPEG_BCR_IN)
#define HWIO_GCC_CAMSS_JPEG_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_JPEG_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_JPEG_GDSCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005701c)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005701c)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_RMSK                                                          0xf8fff7ff
#define HWIO_GCC_CAMSS_JPEG_GDSCR_POR                                                           0x00222001
#define HWIO_GCC_CAMSS_JPEG_GDSCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CAMSS_JPEG_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_GDSCR_ADDR, HWIO_GCC_CAMSS_JPEG_GDSCR_RMSK)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_GDSCR_ADDR, m)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_JPEG_GDSCR_ADDR,v)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_JPEG_GDSCR_ADDR,m,v,HWIO_GCC_CAMSS_JPEG_GDSCR_IN)
#define HWIO_GCC_CAMSS_JPEG_GDSCR_PWR_ON_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_JPEG_GDSCR_PWR_ON_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_JPEG_GDSCR_GDSC_STATE_BMSK                                               0x78000000
#define HWIO_GCC_CAMSS_JPEG_GDSCR_GDSC_STATE_SHFT                                                     0x1b
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_REST_WAIT_BMSK                                               0xf00000
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_REST_WAIT_SHFT                                                   0x14
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_FEW_WAIT_BMSK                                                 0xf0000
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_FEW_WAIT_SHFT                                                    0x10
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLK_DIS_WAIT_BMSK                                                 0xf000
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLK_DIS_WAIT_SHFT                                                    0xc
#define HWIO_GCC_CAMSS_JPEG_GDSCR_RESTORE_BMSK                                                       0x400
#define HWIO_GCC_CAMSS_JPEG_GDSCR_RESTORE_SHFT                                                         0xa
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SAVE_BMSK                                                          0x200
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SAVE_SHFT                                                            0x9
#define HWIO_GCC_CAMSS_JPEG_GDSCR_RETAIN_BMSK                                                        0x100
#define HWIO_GCC_CAMSS_JPEG_GDSCR_RETAIN_SHFT                                                          0x8
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_REST_BMSK                                                        0x80
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_REST_SHFT                                                         0x7
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_FEW_BMSK                                                         0x40
#define HWIO_GCC_CAMSS_JPEG_GDSCR_EN_FEW_SHFT                                                          0x6
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLAMP_IO_BMSK                                                       0x20
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLAMP_IO_SHFT                                                        0x5
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLK_DISABLE_BMSK                                                    0x10
#define HWIO_GCC_CAMSS_JPEG_GDSCR_CLK_DISABLE_SHFT                                                     0x4
#define HWIO_GCC_CAMSS_JPEG_GDSCR_PD_ARES_BMSK                                                         0x8
#define HWIO_GCC_CAMSS_JPEG_GDSCR_PD_ARES_SHFT                                                         0x3
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SW_OVERRIDE_BMSK                                                     0x4
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SW_OVERRIDE_SHFT                                                     0x2
#define HWIO_GCC_CAMSS_JPEG_GDSCR_HW_CONTROL_BMSK                                                      0x2
#define HWIO_GCC_CAMSS_JPEG_GDSCR_HW_CONTROL_SHFT                                                      0x1
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SW_COLLAPSE_BMSK                                                     0x1
#define HWIO_GCC_CAMSS_JPEG_GDSCR_SW_COLLAPSE_SHFT                                                     0x0

#define HWIO_GCC_CAMSS_JPEG0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00057020)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057020)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_RMSK                                                          0x80007ff1
#define HWIO_GCC_CAMSS_JPEG0_CBCR_POR                                                           0x80004ff0
#define HWIO_GCC_CAMSS_JPEG0_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CAMSS_JPEG0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG0_CBCR_ADDR, HWIO_GCC_CAMSS_JPEG0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_JPEG0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_JPEG0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_JPEG0_CBCR_IN)
#define HWIO_GCC_CAMSS_JPEG0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CAMSS_JPEG0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_CAMSS_JPEG0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_CAMSS_JPEG0_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_CAMSS_JPEG0_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_CAMSS_JPEG0_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_CAMSS_JPEG0_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_CAMSS_JPEG0_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_JPEG0_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00057024)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057024)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_POR                                                        0x80000000
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_JPEG_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_JPEG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_JPEG_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_JPEG_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_JPEG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00057028)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00057028)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_POR                                                        0x80004ff0
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_AXI_CBCR_ADDR, HWIO_GCC_CAMSS_JPEG_AXI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_JPEG_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_JPEG_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_JPEG_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_JPEG_AXI_CBCR_IN)
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_JPEG_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_VFE0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058000)
#define HWIO_GCC_VFE0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058000)
#define HWIO_GCC_VFE0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_VFE0_CMD_RCGR_POR                                                              0x80000000
#define HWIO_GCC_VFE0_CMD_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_VFE0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VFE0_CMD_RCGR_ADDR, HWIO_GCC_VFE0_CMD_RCGR_RMSK)
#define HWIO_GCC_VFE0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VFE0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VFE0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VFE0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE0_CMD_RCGR_ADDR,m,v,HWIO_GCC_VFE0_CMD_RCGR_IN)
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_VFE0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_VFE0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_VFE0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_VFE0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_VFE0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058004)
#define HWIO_GCC_VFE0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058004)
#define HWIO_GCC_VFE0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_VFE0_CFG_RCGR_POR                                                              0x00000000
#define HWIO_GCC_VFE0_CFG_RCGR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_VFE0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VFE0_CFG_RCGR_ADDR, HWIO_GCC_VFE0_CFG_RCGR_RMSK)
#define HWIO_GCC_VFE0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VFE0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VFE0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VFE0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE0_CFG_RCGR_ADDR,m,v,HWIO_GCC_VFE0_CFG_RCGR_IN)
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CPP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00058018)
#define HWIO_GCC_CPP_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058018)
#define HWIO_GCC_CPP_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_CPP_CMD_RCGR_POR                                                               0x80000000
#define HWIO_GCC_CPP_CMD_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_CPP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CPP_CMD_RCGR_ADDR, HWIO_GCC_CPP_CMD_RCGR_RMSK)
#define HWIO_GCC_CPP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CPP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CPP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CPP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPP_CMD_RCGR_ADDR,m,v,HWIO_GCC_CPP_CMD_RCGR_IN)
#define HWIO_GCC_CPP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CPP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CPP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_CPP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_CPP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_CPP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_CPP_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_CPP_CMD_RCGR_UPDATE_SHFT                                                              0x0

#define HWIO_GCC_CPP_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005801c)
#define HWIO_GCC_CPP_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005801c)
#define HWIO_GCC_CPP_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_CPP_CFG_RCGR_POR                                                               0x00000000
#define HWIO_GCC_CPP_CFG_RCGR_POR_RMSK                                                          0xffffffff
#define HWIO_GCC_CPP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CPP_CFG_RCGR_ADDR, HWIO_GCC_CPP_CFG_RCGR_RMSK)
#define HWIO_GCC_CPP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPP_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CPP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CPP_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CPP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPP_CFG_RCGR_ADDR,m,v,HWIO_GCC_CPP_CFG_RCGR_IN)
#define HWIO_GCC_CPP_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_CPP_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_CPP_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_CPP_CFG_RCGR_SRC_DIV_SHFT                                                             0x0

#define HWIO_GCC_CAMSS_VFE_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058030)
#define HWIO_GCC_CAMSS_VFE_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058030)
#define HWIO_GCC_CAMSS_VFE_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_VFE_BCR_POR                                                              0x00000000
#define HWIO_GCC_CAMSS_VFE_BCR_POR_RMSK                                                         0xffffffff
#define HWIO_GCC_CAMSS_VFE_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_BCR_ADDR, HWIO_GCC_CAMSS_VFE_BCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_BCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_BCR_IN)
#define HWIO_GCC_CAMSS_VFE_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_VFE_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_VFE_GDSCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00058034)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058034)
#define HWIO_GCC_CAMSS_VFE_GDSCR_RMSK                                                           0xf8fff7ff
#define HWIO_GCC_CAMSS_VFE_GDSCR_POR                                                            0x00222001
#define HWIO_GCC_CAMSS_VFE_GDSCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_VFE_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR, HWIO_GCC_CAMSS_VFE_GDSCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_GDSCR_IN)
#define HWIO_GCC_CAMSS_VFE_GDSCR_PWR_ON_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_VFE_GDSCR_PWR_ON_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_VFE_GDSCR_GDSC_STATE_BMSK                                                0x78000000
#define HWIO_GCC_CAMSS_VFE_GDSCR_GDSC_STATE_SHFT                                                      0x1b
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_WAIT_BMSK                                                0xf00000
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_WAIT_SHFT                                                    0x14
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_WAIT_BMSK                                                  0xf0000
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_WAIT_SHFT                                                     0x10
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DIS_WAIT_BMSK                                                  0xf000
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DIS_WAIT_SHFT                                                     0xc
#define HWIO_GCC_CAMSS_VFE_GDSCR_RESTORE_BMSK                                                        0x400
#define HWIO_GCC_CAMSS_VFE_GDSCR_RESTORE_SHFT                                                          0xa
#define HWIO_GCC_CAMSS_VFE_GDSCR_SAVE_BMSK                                                           0x200
#define HWIO_GCC_CAMSS_VFE_GDSCR_SAVE_SHFT                                                             0x9
#define HWIO_GCC_CAMSS_VFE_GDSCR_RETAIN_BMSK                                                         0x100
#define HWIO_GCC_CAMSS_VFE_GDSCR_RETAIN_SHFT                                                           0x8
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_BMSK                                                         0x80
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_SHFT                                                          0x7
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_BMSK                                                          0x40
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_SHFT                                                           0x6
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLAMP_IO_BMSK                                                        0x20
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLAMP_IO_SHFT                                                         0x5
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DISABLE_BMSK                                                     0x10
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DISABLE_SHFT                                                      0x4
#define HWIO_GCC_CAMSS_VFE_GDSCR_PD_ARES_BMSK                                                          0x8
#define HWIO_GCC_CAMSS_VFE_GDSCR_PD_ARES_SHFT                                                          0x3
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_OVERRIDE_BMSK                                                      0x4
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_OVERRIDE_SHFT                                                      0x2
#define HWIO_GCC_CAMSS_VFE_GDSCR_HW_CONTROL_BMSK                                                       0x2
#define HWIO_GCC_CAMSS_VFE_GDSCR_HW_CONTROL_SHFT                                                       0x1
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_COLLAPSE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_COLLAPSE_SHFT                                                      0x0

#define HWIO_GCC_CAMSS_VFE0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00058038)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058038)
#define HWIO_GCC_CAMSS_VFE0_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_CAMSS_VFE0_CBCR_POR                                                            0x80004ff0
#define HWIO_GCC_CAMSS_VFE0_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_CAMSS_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR, HWIO_GCC_CAMSS_VFE0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE0_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_CAMSS_VFE0_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_CAMSS_VFE0_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_CAMSS_VFE0_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_CAMSS_VFE0_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CPP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005803c)
#define HWIO_GCC_CAMSS_CPP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005803c)
#define HWIO_GCC_CAMSS_CPP_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_CAMSS_CPP_CBCR_POR                                                             0x80004ff0
#define HWIO_GCC_CAMSS_CPP_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_CAMSS_CPP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CPP_CBCR_ADDR, HWIO_GCC_CAMSS_CPP_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CPP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CPP_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CPP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CPP_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CPP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CPP_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CPP_CBCR_IN)
#define HWIO_GCC_CAMSS_CPP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_CPP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_CAMSS_CPP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_CAMSS_CPP_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_CAMSS_CPP_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_CAMSS_CPP_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_CAMSS_CPP_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_CAMSS_CPP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_CPP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00058040)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058040)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CPP_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CPP_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CPP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CPP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CPP_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CPP_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CPP_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00058044)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058044)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_VFE_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00058048)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058048)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_RMSK                                                        0x80007ff1
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_POR                                                         0x80004ff0
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR, HWIO_GCC_CAMSS_VFE_AXI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_AXI_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005804c)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005804c)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_RMSK                                                               0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_POR                                                         0x00000000
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR, HWIO_GCC_CAMSS_CSI_VFE0_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI_VFE0_BCR_IN)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_BLK_ARES_SHFT                                                      0x0

#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00058050)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058050)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_POR                                                        0x80004ff0
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR, HWIO_GCC_CAMSS_CSI_VFE0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI_VFE0_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GFX3D_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059000)
#define HWIO_GCC_GFX3D_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059000)
#define HWIO_GCC_GFX3D_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_GFX3D_CMD_RCGR_POR                                                             0x80000000
#define HWIO_GCC_GFX3D_CMD_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GFX3D_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GFX3D_CMD_RCGR_ADDR, HWIO_GCC_GFX3D_CMD_RCGR_RMSK)
#define HWIO_GCC_GFX3D_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX3D_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GFX3D_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GFX3D_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GFX3D_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX3D_CMD_RCGR_ADDR,m,v,HWIO_GCC_GFX3D_CMD_RCGR_IN)
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GFX3D_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GFX3D_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GFX3D_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GFX3D_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_GFX3D_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059004)
#define HWIO_GCC_GFX3D_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059004)
#define HWIO_GCC_GFX3D_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_GFX3D_CFG_RCGR_POR                                                             0x00000000
#define HWIO_GCC_GFX3D_CFG_RCGR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GFX3D_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GFX3D_CFG_RCGR_ADDR, HWIO_GCC_GFX3D_CFG_RCGR_RMSK)
#define HWIO_GCC_GFX3D_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX3D_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GFX3D_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GFX3D_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GFX3D_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX3D_CFG_RCGR_ADDR,m,v,HWIO_GCC_GFX3D_CFG_RCGR_IN)
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_OXILI_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00059018)
#define HWIO_GCC_OXILI_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059018)
#define HWIO_GCC_OXILI_BCR_RMSK                                                                        0x1
#define HWIO_GCC_OXILI_BCR_POR                                                                  0x00000000
#define HWIO_GCC_OXILI_BCR_POR_RMSK                                                             0xffffffff
#define HWIO_GCC_OXILI_BCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_BCR_ADDR, HWIO_GCC_OXILI_BCR_RMSK)
#define HWIO_GCC_OXILI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_BCR_ADDR, m)
#define HWIO_GCC_OXILI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_BCR_ADDR,v)
#define HWIO_GCC_OXILI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_BCR_ADDR,m,v,HWIO_GCC_OXILI_BCR_IN)
#define HWIO_GCC_OXILI_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_OXILI_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_OXILI_GDSCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005901c)
#define HWIO_GCC_OXILI_GDSCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005901c)
#define HWIO_GCC_OXILI_GDSCR_RMSK                                                               0xf8fff7ff
#define HWIO_GCC_OXILI_GDSCR_POR                                                                0x00222001
#define HWIO_GCC_OXILI_GDSCR_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_OXILI_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_GDSCR_ADDR, HWIO_GCC_OXILI_GDSCR_RMSK)
#define HWIO_GCC_OXILI_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_GDSCR_ADDR, m)
#define HWIO_GCC_OXILI_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_GDSCR_ADDR,v)
#define HWIO_GCC_OXILI_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_GDSCR_ADDR,m,v,HWIO_GCC_OXILI_GDSCR_IN)
#define HWIO_GCC_OXILI_GDSCR_PWR_ON_BMSK                                                        0x80000000
#define HWIO_GCC_OXILI_GDSCR_PWR_ON_SHFT                                                              0x1f
#define HWIO_GCC_OXILI_GDSCR_GDSC_STATE_BMSK                                                    0x78000000
#define HWIO_GCC_OXILI_GDSCR_GDSC_STATE_SHFT                                                          0x1b
#define HWIO_GCC_OXILI_GDSCR_EN_REST_WAIT_BMSK                                                    0xf00000
#define HWIO_GCC_OXILI_GDSCR_EN_REST_WAIT_SHFT                                                        0x14
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_WAIT_BMSK                                                      0xf0000
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_WAIT_SHFT                                                         0x10
#define HWIO_GCC_OXILI_GDSCR_CLK_DIS_WAIT_BMSK                                                      0xf000
#define HWIO_GCC_OXILI_GDSCR_CLK_DIS_WAIT_SHFT                                                         0xc
#define HWIO_GCC_OXILI_GDSCR_RESTORE_BMSK                                                            0x400
#define HWIO_GCC_OXILI_GDSCR_RESTORE_SHFT                                                              0xa
#define HWIO_GCC_OXILI_GDSCR_SAVE_BMSK                                                               0x200
#define HWIO_GCC_OXILI_GDSCR_SAVE_SHFT                                                                 0x9
#define HWIO_GCC_OXILI_GDSCR_RETAIN_BMSK                                                             0x100
#define HWIO_GCC_OXILI_GDSCR_RETAIN_SHFT                                                               0x8
#define HWIO_GCC_OXILI_GDSCR_EN_REST_BMSK                                                             0x80
#define HWIO_GCC_OXILI_GDSCR_EN_REST_SHFT                                                              0x7
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_BMSK                                                              0x40
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_SHFT                                                               0x6
#define HWIO_GCC_OXILI_GDSCR_CLAMP_IO_BMSK                                                            0x20
#define HWIO_GCC_OXILI_GDSCR_CLAMP_IO_SHFT                                                             0x5
#define HWIO_GCC_OXILI_GDSCR_CLK_DISABLE_BMSK                                                         0x10
#define HWIO_GCC_OXILI_GDSCR_CLK_DISABLE_SHFT                                                          0x4
#define HWIO_GCC_OXILI_GDSCR_PD_ARES_BMSK                                                              0x8
#define HWIO_GCC_OXILI_GDSCR_PD_ARES_SHFT                                                              0x3
#define HWIO_GCC_OXILI_GDSCR_SW_OVERRIDE_BMSK                                                          0x4
#define HWIO_GCC_OXILI_GDSCR_SW_OVERRIDE_SHFT                                                          0x2
#define HWIO_GCC_OXILI_GDSCR_HW_CONTROL_BMSK                                                           0x2
#define HWIO_GCC_OXILI_GDSCR_HW_CONTROL_SHFT                                                           0x1
#define HWIO_GCC_OXILI_GDSCR_SW_COLLAPSE_BMSK                                                          0x1
#define HWIO_GCC_OXILI_GDSCR_SW_COLLAPSE_SHFT                                                          0x0

#define HWIO_GCC_OXILI_GFX3D_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00059020)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059020)
#define HWIO_GCC_OXILI_GFX3D_CBCR_RMSK                                                          0x80007ff1
#define HWIO_GCC_OXILI_GFX3D_CBCR_POR                                                           0x80004ff0
#define HWIO_GCC_OXILI_GFX3D_CBCR_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_OXILI_GFX3D_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR, HWIO_GCC_OXILI_GFX3D_CBCR_RMSK)
#define HWIO_GCC_OXILI_GFX3D_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR, m)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR,v)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR,m,v,HWIO_GCC_OXILI_GFX3D_CBCR_IN)
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_OXILI_GFX3D_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_OXILI_GFX3D_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_OXILI_GFX3D_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_OXILI_GFX3D_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_OXILI_GMEM_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00059024)
#define HWIO_GCC_OXILI_GMEM_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059024)
#define HWIO_GCC_OXILI_GMEM_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_OXILI_GMEM_CBCR_POR                                                            0x80004ff0
#define HWIO_GCC_OXILI_GMEM_CBCR_POR_RMSK                                                       0xffffffff
#define HWIO_GCC_OXILI_GMEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_GMEM_CBCR_ADDR, HWIO_GCC_OXILI_GMEM_CBCR_RMSK)
#define HWIO_GCC_OXILI_GMEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_GMEM_CBCR_ADDR, m)
#define HWIO_GCC_OXILI_GMEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_GMEM_CBCR_ADDR,v)
#define HWIO_GCC_OXILI_GMEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_GMEM_CBCR_ADDR,m,v,HWIO_GCC_OXILI_GMEM_CBCR_IN)
#define HWIO_GCC_OXILI_GMEM_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_OXILI_GMEM_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_OXILI_GMEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_OXILI_GMEM_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_OXILI_GMEM_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_OXILI_GMEM_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_OXILI_GMEM_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_OXILI_GMEM_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_OXILI_GMEM_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_OXILI_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059028)
#define HWIO_GCC_OXILI_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059028)
#define HWIO_GCC_OXILI_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_OXILI_AHB_CBCR_POR                                                             0x80008000
#define HWIO_GCC_OXILI_AHB_CBCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_OXILI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_AHB_CBCR_ADDR, HWIO_GCC_OXILI_AHB_CBCR_RMSK)
#define HWIO_GCC_OXILI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_OXILI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_OXILI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_AHB_CBCR_ADDR,m,v,HWIO_GCC_OXILI_AHB_CBCR_IN)
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                    0x70000000
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                          0x1c
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GMEM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005902c)
#define HWIO_GCC_GMEM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005902c)
#define HWIO_GCC_GMEM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_GMEM_BCR_POR                                                                   0x00000000
#define HWIO_GCC_GMEM_BCR_POR_RMSK                                                              0xffffffff
#define HWIO_GCC_GMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_GMEM_BCR_ADDR, HWIO_GCC_GMEM_BCR_RMSK)
#define HWIO_GCC_GMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GMEM_BCR_ADDR, m)
#define HWIO_GCC_GMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GMEM_BCR_ADDR,v)
#define HWIO_GCC_GMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GMEM_BCR_ADDR,m,v,HWIO_GCC_GMEM_BCR_IN)
#define HWIO_GCC_GMEM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_GMEM_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a000)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a000)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_RMSK                                                        0x800000f3
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_POR                                                         0x80000000
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_CAMSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_CAMSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_D_BMSK                                                      0x80
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_D_SHFT                                                       0x7
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_N_BMSK                                                      0x40
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_N_SHFT                                                       0x6
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_M_BMSK                                                      0x20
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_M_SHFT                                                       0x5
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_AHB_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a004)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a004)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_RMSK                                                            0x371f
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_POR                                                         0x00000000
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_POR_RMSK                                                    0xffffffff
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_CAMSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_CAMSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_MODE_BMSK                                                       0x3000
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_MODE_SHFT                                                          0xc
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_CAMSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_AHB_M_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a008)
#define HWIO_GCC_CAMSS_AHB_M_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a008)
#define HWIO_GCC_CAMSS_AHB_M_RMSK                                                                     0xff
#define HWIO_GCC_CAMSS_AHB_M_POR                                                                0x00000000
#define HWIO_GCC_CAMSS_AHB_M_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_CAMSS_AHB_M_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_M_ADDR, HWIO_GCC_CAMSS_AHB_M_RMSK)
#define HWIO_GCC_CAMSS_AHB_M_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_M_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_M_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_M_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_M_ADDR,m,v,HWIO_GCC_CAMSS_AHB_M_IN)
#define HWIO_GCC_CAMSS_AHB_M_M_BMSK                                                                   0xff
#define HWIO_GCC_CAMSS_AHB_M_M_SHFT                                                                    0x0

#define HWIO_GCC_CAMSS_AHB_N_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a00c)
#define HWIO_GCC_CAMSS_AHB_N_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a00c)
#define HWIO_GCC_CAMSS_AHB_N_RMSK                                                                     0xff
#define HWIO_GCC_CAMSS_AHB_N_POR                                                                0x00000000
#define HWIO_GCC_CAMSS_AHB_N_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_CAMSS_AHB_N_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_N_ADDR, HWIO_GCC_CAMSS_AHB_N_RMSK)
#define HWIO_GCC_CAMSS_AHB_N_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_N_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_N_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_N_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_N_ADDR,m,v,HWIO_GCC_CAMSS_AHB_N_IN)
#define HWIO_GCC_CAMSS_AHB_N_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_GCC_CAMSS_AHB_N_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_AHB_D_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a010)
#define HWIO_GCC_CAMSS_AHB_D_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a010)
#define HWIO_GCC_CAMSS_AHB_D_RMSK                                                                     0xff
#define HWIO_GCC_CAMSS_AHB_D_POR                                                                0x00000000
#define HWIO_GCC_CAMSS_AHB_D_POR_RMSK                                                           0xffffffff
#define HWIO_GCC_CAMSS_AHB_D_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_D_ADDR, HWIO_GCC_CAMSS_AHB_D_RMSK)
#define HWIO_GCC_CAMSS_AHB_D_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_D_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_D_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_D_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_D_ADDR,m,v,HWIO_GCC_CAMSS_AHB_D_IN)
#define HWIO_GCC_CAMSS_AHB_D_NOT_2D_BMSK                                                              0xff
#define HWIO_GCC_CAMSS_AHB_D_NOT_2D_SHFT                                                               0x0

#define HWIO_GCC_GX_DOMAIN_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b00c)
#define HWIO_GCC_GX_DOMAIN_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005b00c)
#define HWIO_GCC_GX_DOMAIN_MISC_RMSK                                                                0x1111
#define HWIO_GCC_GX_DOMAIN_MISC_POR                                                             0x00001101
#define HWIO_GCC_GX_DOMAIN_MISC_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_GX_DOMAIN_MISC_IN          \
        in_dword_masked(HWIO_GCC_GX_DOMAIN_MISC_ADDR, HWIO_GCC_GX_DOMAIN_MISC_RMSK)
#define HWIO_GCC_GX_DOMAIN_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_GX_DOMAIN_MISC_ADDR, m)
#define HWIO_GCC_GX_DOMAIN_MISC_OUT(v)      \
        out_dword(HWIO_GCC_GX_DOMAIN_MISC_ADDR,v)
#define HWIO_GCC_GX_DOMAIN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GX_DOMAIN_MISC_ADDR,m,v,HWIO_GCC_GX_DOMAIN_MISC_IN)
#define HWIO_GCC_GX_DOMAIN_MISC_GMEM_FIFO_HALT_BMSK                                                 0x1000
#define HWIO_GCC_GX_DOMAIN_MISC_GMEM_FIFO_HALT_SHFT                                                    0xc
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_FIFO_HALT_BMSK                                                 0x100
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_FIFO_HALT_SHFT                                                   0x8
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_GMEM_RESET_BMSK                                                 0x10
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_GMEM_RESET_SHFT                                                  0x4
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_GMEM_CLAMP_IO_BMSK                                               0x1
#define HWIO_GCC_GX_DOMAIN_MISC_OXILI_GMEM_CLAMP_IO_SHFT                                               0x0

#define HWIO_GCC_AUDIO_CORE_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_RMSK                                                            0x80000007
#define HWIO_GCC_AUDIO_CORE_BCR_POR                                                             0x00000000
#define HWIO_GCC_AUDIO_CORE_BCR_POR_RMSK                                                        0xffffffff
#define HWIO_GCC_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, HWIO_GCC_AUDIO_CORE_BCR_RMSK)
#define HWIO_GCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_GCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_GCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_GCC_AUDIO_CORE_BCR_IN)
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                                 0x80000000
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                       0x1f
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                       0x4
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                       0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_BMSK                                                            0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_SHFT                                                            0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_POR                                            0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_POR                                            0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_POR                                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_POR                                            0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_POR                                            0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_POR                                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK                                                      0x800000f3
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_POR                                                       0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_BMSK                                                    0x80
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_SHFT                                                     0x7
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_BMSK                                                    0x40
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_SHFT                                                     0x6
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_BMSK                                                    0x20
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_SHFT                                                     0x5
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK                                                          0x371f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_POR                                                       0x00000000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_BMSK                                                     0x3000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_SHFT                                                        0xc
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_POR                                                0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                             0x40
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                              0x6
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                             0x20
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                              0x5
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_POR                                                0x00000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_POR                                                       0x00000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_BMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_SHFT                                                           0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_POR                                                       0x00000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                              0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_POR                                                       0x00000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_BMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK                                      0x80007ff3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_POR                                       0x80004ff0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_POR_RMSK                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK                                          0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_POR                                           0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_POR_RMSK                                      0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK                                                   0x80000003
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_POR                                                    0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_POR_RMSK                                               0xffffffff
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK                                                      0x80000003
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_POR                                                       0x80000000
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_POR_RMSK                                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK                                      0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_POR                                       0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_POR_RMSK                                  0xffffffff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c09c)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c09c)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_POR                                                    0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a0)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a0)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_POR                                                    0x00000000
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_CODEC_DIGCODEC_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a4)
#define HWIO_GCC_CODEC_DIGCODEC_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a4)
#define HWIO_GCC_CODEC_DIGCODEC_M_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_M_POR                                                           0x00000000
#define HWIO_GCC_CODEC_DIGCODEC_M_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_M_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_M_ADDR, HWIO_GCC_CODEC_DIGCODEC_M_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_M_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_M_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_M_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_M_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_M_IN)
#define HWIO_GCC_CODEC_DIGCODEC_M_M_BMSK                                                              0xff
#define HWIO_GCC_CODEC_DIGCODEC_M_M_SHFT                                                               0x0

#define HWIO_GCC_CODEC_DIGCODEC_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a8)
#define HWIO_GCC_CODEC_DIGCODEC_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a8)
#define HWIO_GCC_CODEC_DIGCODEC_N_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_N_POR                                                           0x00000000
#define HWIO_GCC_CODEC_DIGCODEC_N_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_N_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_N_ADDR, HWIO_GCC_CODEC_DIGCODEC_N_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_N_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_N_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_N_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_N_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_N_IN)
#define HWIO_GCC_CODEC_DIGCODEC_N_NOT_N_MINUS_M_BMSK                                                  0xff
#define HWIO_GCC_CODEC_DIGCODEC_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_CODEC_DIGCODEC_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ac)
#define HWIO_GCC_CODEC_DIGCODEC_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ac)
#define HWIO_GCC_CODEC_DIGCODEC_D_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_D_POR                                                           0x00000000
#define HWIO_GCC_CODEC_DIGCODEC_D_POR_RMSK                                                      0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_D_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_D_ADDR, HWIO_GCC_CODEC_DIGCODEC_D_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_D_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_D_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_D_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_D_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_D_IN)
#define HWIO_GCC_CODEC_DIGCODEC_D_NOT_2D_BMSK                                                         0xff
#define HWIO_GCC_CODEC_DIGCODEC_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b0)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b0)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_RMSK                                                       0x80000003
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_POR                                                        0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_POR_RMSK                                                   0xffffffff
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CBCR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CBCR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_POR                                            0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_POR                                            0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_POR_RMSK                                       0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_POR                                                   0x00000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_POR_RMSK                                              0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_POR                                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_MUTEX
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_MUTEX_REG_BASE                  (CORE_TOP_CSR_BASE      + 0x00005000)
#define TCSR_TCSR_MUTEX_REG_BASE_OFFS             0x00005000

#define HWIO_TCSR_MUTEX_REG_n_ADDR(n)             (TCSR_TCSR_MUTEX_REG_BASE      + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_OFFS(n)             (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_RMSK                      0xff
#define HWIO_TCSR_MUTEX_REG_n_MAXn                        31
#define HWIO_TCSR_MUTEX_REG_n_POR                 0x00000000
#define HWIO_TCSR_MUTEX_REG_n_POR_RMSK            0xffffffff
#define HWIO_TCSR_MUTEX_REG_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), HWIO_TCSR_MUTEX_REG_n_RMSK)
#define HWIO_TCSR_MUTEX_REG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_REG_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_REG_n_ADDR(n),val)
#define HWIO_TCSR_MUTEX_REG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_n_ADDR(n),mask,val,HWIO_TCSR_MUTEX_REG_n_INI(n))
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_BMSK                0xff
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_PMU
 *--------------------------------------------------------------------------*/

#define WCSS_A_PMU_REG_BASE                                                                 (WCSS_WCSS_BASE      + 0x0021b000)
#define WCSS_A_PMU_REG_BASE_OFFS                                                            0x0021b000

#define HWIO_WCSS_A_PMU_TOP_BCR_ADDR                                                        (WCSS_A_PMU_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_PMU_TOP_BCR_OFFS                                                        (WCSS_A_PMU_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_PMU_TOP_BCR_RMSK                                                               0x1
#define HWIO_WCSS_A_PMU_TOP_BCR_POR                                                         0x00000000
#define HWIO_WCSS_A_PMU_TOP_BCR_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_TOP_BCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_BCR_ADDR, HWIO_WCSS_A_PMU_TOP_BCR_RMSK)
#define HWIO_WCSS_A_PMU_TOP_BCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_BCR_ADDR, m)
#define HWIO_WCSS_A_PMU_TOP_BCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_TOP_BCR_ADDR,v)
#define HWIO_WCSS_A_PMU_TOP_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_TOP_BCR_ADDR,m,v,HWIO_WCSS_A_PMU_TOP_BCR_IN)
#define HWIO_WCSS_A_PMU_TOP_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_WCSS_A_PMU_TOP_BCR_BLK_ARES_SHFT                                                      0x0

#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_RMSK                                                   0x800f7ff3
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_POR                                                    0x00000001
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_AHB_CBCR_ADDR, HWIO_WCSS_A_PMU_TOP_AHB_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_AHB_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_TOP_AHB_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_TOP_AHB_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_TOP_AHB_CBCR_IN)
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_DIV_BMSK                                              0xf0000
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_DIV_SHFT                                                 0x10
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                     0x4000
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                        0xe
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                   0x2000
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                      0xd
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                  0x1000
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                     0xc
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_WAKEUP_BMSK                                                 0xf00
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_WAKEUP_SHFT                                                   0x8
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_SLEEP_BMSK                                                   0xf0
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_SLEEP_SHFT                                                    0x4
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_WCSS_A_PMU_TOP_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x0000000c)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x0000000c)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_RMSK                                               0x80000003
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_POR                                                0x80000000
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_ADDR, HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_IN)
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_WCSS_A_PMU_BUS_TIMEOUT_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000010)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000010)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_RMSK                                                   0x800f7ff3
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_POR                                                    0x00000001
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_SLP_CBCR_ADDR, HWIO_WCSS_A_PMU_TOP_SLP_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_SLP_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_TOP_SLP_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_TOP_SLP_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_TOP_SLP_CBCR_IN)
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_DIV_BMSK                                              0xf0000
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_DIV_SHFT                                                 0x10
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_CORE_ON_BMSK                                     0x4000
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_CORE_ON_SHFT                                        0xe
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                   0x2000
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                      0xd
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                  0x1000
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                     0xc
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_WAKEUP_BMSK                                                 0xf00
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_WAKEUP_SHFT                                                   0x8
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_SLEEP_BMSK                                                   0xf0
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_SLEEP_SHFT                                                    0x4
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_WCSS_A_PMU_TOP_SLP_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x00000014)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x00000014)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_RMSK                                                    0x800f7ff3
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_POR                                                     0x00000001
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_XO_CBCR_ADDR, HWIO_WCSS_A_PMU_TOP_XO_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TOP_XO_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_TOP_XO_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_TOP_XO_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_TOP_XO_CBCR_IN)
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_DIV_BMSK                                               0xf0000
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_DIV_SHFT                                                  0x10
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_TOP_XO_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_AXI_M_CBCR_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x00000018)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x00000018)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_RMSK                                                     0x80000003
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_POR                                                      0x00000001
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_AXI_M_CBCR_ADDR, HWIO_WCSS_A_PMU_AXI_M_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_AXI_M_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_AXI_M_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_AXI_M_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_AXI_M_CBCR_IN)
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_WCSS_A_PMU_AXI_M_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00000020)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00000020)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_RMSK                                                  0x80000003
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SS_BCR_ADDR, HWIO_WCSS_A_PMU_COMMON_SS_BCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SS_BCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_SS_BCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_SS_BCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_SS_BCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_DFD_STATUS_BMSK                                       0x80000000
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_DFD_STATUS_SHFT                                             0x1f
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_DFD_EN_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_DFD_EN_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_SS_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_COMMON_GDSCR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000024)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000024)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_RMSK                                                   0xf8fff7ff
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_POR                                                    0x00222001
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_GDSCR_ADDR, HWIO_WCSS_A_PMU_COMMON_GDSCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_GDSCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_GDSCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_GDSCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_GDSCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_PD_OFF_BMSK                                            0x80000000
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_PD_OFF_SHFT                                                  0x1f
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_GDSC_STATE_BMSK                                        0x78000000
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_GDSC_STATE_SHFT                                              0x1b
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_REST_WAIT_BMSK                                        0xf00000
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_REST_WAIT_SHFT                                            0x14
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_FEW_WAIT_BMSK                                          0xf0000
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_FEW_WAIT_SHFT                                             0x10
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLK_DIS_WAIT_BMSK                                          0xf000
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLK_DIS_WAIT_SHFT                                             0xc
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_RESTORE_BMSK                                                0x400
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_RESTORE_SHFT                                                  0xa
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SAVE_BMSK                                                   0x200
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SAVE_SHFT                                                     0x9
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_RETAIN_BMSK                                                 0x100
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_RETAIN_SHFT                                                   0x8
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_REST_BMSK                                                 0x80
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_REST_SHFT                                                  0x7
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_FEW_BMSK                                                  0x40
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_EN_FEW_SHFT                                                   0x6
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLAMP_IO_BMSK                                                0x20
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLAMP_IO_SHFT                                                 0x5
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLK_DISABLE_BMSK                                             0x10
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_CLK_DISABLE_SHFT                                              0x4
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_PD_ARES_BMSK                                                  0x8
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_PD_ARES_SHFT                                                  0x3
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SW_OVERRIDE_BMSK                                              0x4
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SW_OVERRIDE_SHFT                                              0x2
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_HW_CONTROL_BMSK                                               0x2
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_HW_CONTROL_SHFT                                               0x1
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SW_COLLAPSE_BMSK                                              0x1
#define HWIO_WCSS_A_PMU_COMMON_GDSCR_SW_COLLAPSE_SHFT                                              0x0

#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_ADDR                                            (WCSS_A_PMU_REG_BASE      + 0x00000028)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_OFFS                                            (WCSS_A_PMU_REG_BASE_OFFS + 0x00000028)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_RMSK                                            0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_POR                                             0x80000000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_DIV_BMSK                                       0xf0000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_WCSS_A_PMU_COMMON_PHY_DBG_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x0000002c)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x0000002c)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_RMSK                                                0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_POR                                                 0x80000000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_DIV_BMSK                                           0xf0000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_WCSS_A_PMU_COMMON_TRC_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00000030)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00000030)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_RMSK                                                0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_POR                                                 0x80000ff0
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_DIV_BMSK                                           0xf0000
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_WCSS_A_PMU_COMMON_CPU_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00000034)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00000034)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_RMSK                                                0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_POR                                                 0x80000ff0
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_DIV_BMSK                                           0xf0000
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_WCSS_A_PMU_COMMON_AHB_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_ADDR                                             (WCSS_A_PMU_REG_BASE      + 0x00000038)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_OFFS                                             (WCSS_A_PMU_REG_BASE_OFFS + 0x00000038)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_RMSK                                             0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_POR                                              0x80000000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_POR_RMSK                                         0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_DIV_BMSK                                        0xf0000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_DIV_SHFT                                           0x10
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_WCSS_A_PMU_COMMON_BT_32M_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_ADDR                                          (WCSS_A_PMU_REG_BASE      + 0x0000003c)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_OFFS                                          (WCSS_A_PMU_REG_BASE_OFFS + 0x0000003c)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_RMSK                                          0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_POR                                           0x80000000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_POR_RMSK                                      0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_DIV_BMSK                                     0xf0000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_DIV_SHFT                                        0x10
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_CORE_ON_BMSK                            0x4000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_CORE_ON_SHFT                               0xe
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_PERIPH_ON_BMSK                          0x2000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_PERIPH_ON_SHFT                             0xd
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                         0x1000
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                            0xc
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_WAKEUP_BMSK                                        0xf00
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_WAKEUP_SHFT                                          0x8
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_SLEEP_BMSK                                          0xf0
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_SLEEP_SHFT                                           0x4
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_WCSS_A_PMU_COMMON_BT_FM_19M_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00000040)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00000040)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_RMSK                                                0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_POR                                                 0x80000000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_DIV_BMSK                                           0xf0000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_CORE_ON_BMSK                                  0x4000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_CORE_ON_SHFT                                     0xe
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                0x2000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                   0xd
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                               0x1000
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                  0xc
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_WAKEUP_BMSK                                              0xf00
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_WAKEUP_SHFT                                                0x8
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_SLEEP_BMSK                                                0xf0
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_SLEEP_SHFT                                                 0x4
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_WCSS_A_PMU_COMMON_SLP_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x00000044)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x00000044)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_RMSK                                                 0x800f7ff3
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_POR                                                  0x00000001
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_XO_CBCR_ADDR, HWIO_WCSS_A_PMU_COMMON_XO_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_XO_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_XO_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_XO_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_XO_CBCR_IN)
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_DIV_BMSK                                            0xf0000
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_WCSS_A_PMU_COMMON_XO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_WLAN_BCR_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x00000050)
#define HWIO_WCSS_A_PMU_WLAN_BCR_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00000050)
#define HWIO_WCSS_A_PMU_WLAN_BCR_RMSK                                                       0x80000003
#define HWIO_WCSS_A_PMU_WLAN_BCR_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_WLAN_BCR_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_BCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_BCR_ADDR, HWIO_WCSS_A_PMU_WLAN_BCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_BCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_BCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_BCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_BCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_BCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_BCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_BCR_DFD_STATUS_BMSK                                            0x80000000
#define HWIO_WCSS_A_PMU_WLAN_BCR_DFD_STATUS_SHFT                                                  0x1f
#define HWIO_WCSS_A_PMU_WLAN_BCR_DFD_EN_BMSK                                                       0x2
#define HWIO_WCSS_A_PMU_WLAN_BCR_DFD_EN_SHFT                                                       0x1
#define HWIO_WCSS_A_PMU_WLAN_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_WCSS_A_PMU_WLAN_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_WCSS_A_PMU_WLAN_GDSCR_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x00000054)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x00000054)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_RMSK                                                     0xf8fff7ff
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_POR                                                      0x00222001
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_GDSCR_ADDR, HWIO_WCSS_A_PMU_WLAN_GDSCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_GDSCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_GDSCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_GDSCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_GDSCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_PD_OFF_BMSK                                              0x80000000
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_PD_OFF_SHFT                                                    0x1f
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_GDSC_STATE_BMSK                                          0x78000000
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_GDSC_STATE_SHFT                                                0x1b
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_REST_WAIT_BMSK                                          0xf00000
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_REST_WAIT_SHFT                                              0x14
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_FEW_WAIT_BMSK                                            0xf0000
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_FEW_WAIT_SHFT                                               0x10
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLK_DIS_WAIT_BMSK                                            0xf000
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLK_DIS_WAIT_SHFT                                               0xc
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_RESTORE_BMSK                                                  0x400
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_RESTORE_SHFT                                                    0xa
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SAVE_BMSK                                                     0x200
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SAVE_SHFT                                                       0x9
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_RETAIN_BMSK                                                   0x100
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_RETAIN_SHFT                                                     0x8
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_REST_BMSK                                                   0x80
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_REST_SHFT                                                    0x7
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_FEW_BMSK                                                    0x40
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_EN_FEW_SHFT                                                     0x6
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLAMP_IO_BMSK                                                  0x20
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLAMP_IO_SHFT                                                   0x5
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLK_DISABLE_BMSK                                               0x10
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_CLK_DISABLE_SHFT                                                0x4
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_PD_ARES_BMSK                                                    0x8
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_PD_ARES_SHFT                                                    0x3
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SW_OVERRIDE_BMSK                                                0x4
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SW_OVERRIDE_SHFT                                                0x2
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_HW_CONTROL_BMSK                                                 0x2
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_HW_CONTROL_SHFT                                                 0x1
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_WLAN_GDSCR_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x00000058)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x00000058)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_RMSK                                              0x80037ff3
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_POR                                               0x80000000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_DIV_BMSK                                         0x30000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_DIV_SHFT                                            0x10
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WLAN_RFA_CAL_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_ADDR                                       (WCSS_A_PMU_REG_BASE      + 0x0000005c)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_OFFS                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x0000005c)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_RMSK                                       0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_POR                                        0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_POR_RMSK                                   0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_DIV_BMSK                                  0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_DIV_SHFT                                     0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_CORE_ON_BMSK                         0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_CORE_ON_SHFT                            0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_PERIPH_ON_BMSK                       0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_PERIPH_ON_SHFT                          0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                      0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                         0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_WAKEUP_BMSK                                     0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_WAKEUP_SHFT                                       0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_SLEEP_BMSK                                       0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_SLEEP_SHFT                                        0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_FAST_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_ADDR                                         (WCSS_A_PMU_REG_BASE      + 0x00000060)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_OFFS                                         (WCSS_A_PMU_REG_BASE_OFFS + 0x00000060)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_RMSK                                         0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_POR                                          0x80000ff0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_POR_RMSK                                     0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_DIV_BMSK                                    0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_DIV_SHFT                                       0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_HW_CTL_BMSK                                         0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_HW_CTL_SHFT                                         0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_TX_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_ADDR                                         (WCSS_A_PMU_REG_BASE      + 0x00000064)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_OFFS                                         (WCSS_A_PMU_REG_BASE_OFFS + 0x00000064)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_RMSK                                         0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_POR                                          0x80000ff0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_POR_RMSK                                     0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_DIV_BMSK                                    0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_DIV_SHFT                                       0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_HW_CTL_BMSK                                         0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_HW_CTL_SHFT                                         0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN1_RX_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_ADDR                                            (WCSS_A_PMU_REG_BASE      + 0x00000068)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_OFFS                                            (WCSS_A_PMU_REG_BASE_OFFS + 0x00000068)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_RMSK                                            0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_POR                                             0x80000ff0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_DIV_BMSK                                       0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_DIV_SHFT                                          0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_HW_CTL_BMSK                                            0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_HW_CTL_SHFT                                            0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_MAIN2_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x0000006c)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x0000006c)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_RMSK                                              0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_POR                                               0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_DIV_BMSK                                         0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_DIV_SHFT                                            0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_DBG_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x00000070)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x00000070)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_RMSK                                              0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_POR                                               0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_DIV_BMSK                                         0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_DIV_SHFT                                            0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_DAC_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00000074)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00000074)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_RMSK                                                  0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_POR                                                   0x80000ff0
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_DIV_BMSK                                             0xf0000
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_DIV_SHFT                                                0x10
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_WAKEUP_BMSK                                                0xf00
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_WAKEUP_SHFT                                                  0x8
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_SLEEP_BMSK                                                  0xf0
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_SLEEP_SHFT                                                   0x4
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_HW_CTL_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_HW_CTL_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_WCSS_A_PMU_WLAN_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x00000078)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x00000078)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_RMSK                                              0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_POR                                               0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_DIV_BMSK                                         0xf0000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_DIV_SHFT                                            0x10
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_HW_CTL_BMSK                                              0x2
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_HW_CTL_SHFT                                              0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WLAN_PHY_ADC_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x0000007c)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x0000007c)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_RMSK                                                 0x800f7ff3
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_POR                                                  0x80000000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_ADDR, HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_IN)
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_DIV_BMSK                                            0xf0000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_DIV_SHFT                                               0x10
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_WCSS_A_PMU_WLAN_RFIF_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00000080)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00000080)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_RMSK                                                  0x800f7ff3
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_POR                                                   0x80000000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADC_240M_CBCR_ADDR, HWIO_WCSS_A_PMU_ADC_240M_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADC_240M_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADC_240M_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADC_240M_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_ADC_240M_CBCR_IN)
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_DIV_BMSK                                             0xf0000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_DIV_SHFT                                                0x10
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_WAKEUP_BMSK                                                0xf00
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_WAKEUP_SHFT                                                  0x8
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_SLEEP_BMSK                                                  0xf0
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_SLEEP_SHFT                                                   0x4
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_HW_CTL_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_HW_CTL_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_WCSS_A_PMU_ADC_240M_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x00000084)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x00000084)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_RMSK                                                    0x80037ff3
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_POR                                                     0x80000000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_DAC_SM_CBCR_ADDR, HWIO_WCSS_A_PMU_DAC_SM_CBCR_RMSK)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_DAC_SM_CBCR_ADDR, m)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_DAC_SM_CBCR_ADDR,v)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_DAC_SM_CBCR_ADDR,m,v,HWIO_WCSS_A_PMU_DAC_SM_CBCR_IN)
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_DIV_BMSK                                               0x30000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_DIV_SHFT                                                  0x10
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_DAC_SM_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x000000a0)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x000000a0)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_POR                                               0x00000000
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_WCSS_A_PMU_PHY_FAST_CMD_RCGR_UPDATE_SHFT                                              0x0

#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_ADDR                                              (WCSS_A_PMU_REG_BASE      + 0x000000a4)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_OFFS                                              (WCSS_A_PMU_REG_BASE_OFFS + 0x000000a4)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_POR                                               0x00000000
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_WCSS_A_PMU_PHY_FAST_CFG_RCGR_SRC_DIV_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x000000c0)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x000000c0)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_POR                                                    0x80000000
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_PHY_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_WCSS_A_PMU_PHY_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x000000c4)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x000000c4)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_POR                                                    0x00000000
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_PHY_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_WCSS_A_PMU_PHY_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_PHY_M_ADDR                                                          (WCSS_A_PMU_REG_BASE      + 0x000000c8)
#define HWIO_WCSS_A_PMU_PHY_M_OFFS                                                          (WCSS_A_PMU_REG_BASE_OFFS + 0x000000c8)
#define HWIO_WCSS_A_PMU_PHY_M_RMSK                                                                0xff
#define HWIO_WCSS_A_PMU_PHY_M_POR                                                           0x00000000
#define HWIO_WCSS_A_PMU_PHY_M_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_PMU_PHY_M_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_M_ADDR, HWIO_WCSS_A_PMU_PHY_M_RMSK)
#define HWIO_WCSS_A_PMU_PHY_M_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_M_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_M_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_M_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_M_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_M_IN)
#define HWIO_WCSS_A_PMU_PHY_M_M_BMSK                                                              0xff
#define HWIO_WCSS_A_PMU_PHY_M_M_SHFT                                                               0x0

#define HWIO_WCSS_A_PMU_PHY_N_ADDR                                                          (WCSS_A_PMU_REG_BASE      + 0x000000cc)
#define HWIO_WCSS_A_PMU_PHY_N_OFFS                                                          (WCSS_A_PMU_REG_BASE_OFFS + 0x000000cc)
#define HWIO_WCSS_A_PMU_PHY_N_RMSK                                                                0xff
#define HWIO_WCSS_A_PMU_PHY_N_POR                                                           0x00000000
#define HWIO_WCSS_A_PMU_PHY_N_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_PMU_PHY_N_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_N_ADDR, HWIO_WCSS_A_PMU_PHY_N_RMSK)
#define HWIO_WCSS_A_PMU_PHY_N_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_N_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_N_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_N_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_N_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_N_IN)
#define HWIO_WCSS_A_PMU_PHY_N_NOT_N_MINUS_M_BMSK                                                  0xff
#define HWIO_WCSS_A_PMU_PHY_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_PHY_D_ADDR                                                          (WCSS_A_PMU_REG_BASE      + 0x000000d0)
#define HWIO_WCSS_A_PMU_PHY_D_OFFS                                                          (WCSS_A_PMU_REG_BASE_OFFS + 0x000000d0)
#define HWIO_WCSS_A_PMU_PHY_D_RMSK                                                                0xff
#define HWIO_WCSS_A_PMU_PHY_D_POR                                                           0x00000000
#define HWIO_WCSS_A_PMU_PHY_D_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_PMU_PHY_D_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_D_ADDR, HWIO_WCSS_A_PMU_PHY_D_RMSK)
#define HWIO_WCSS_A_PMU_PHY_D_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PHY_D_ADDR, m)
#define HWIO_WCSS_A_PMU_PHY_D_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PHY_D_ADDR,v)
#define HWIO_WCSS_A_PMU_PHY_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PHY_D_ADDR,m,v,HWIO_WCSS_A_PMU_PHY_D_IN)
#define HWIO_WCSS_A_PMU_PHY_D_NOT_2D_BMSK                                                         0xff
#define HWIO_WCSS_A_PMU_PHY_D_NOT_2D_SHFT                                                          0x0

#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x000000e0)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x000000e0)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_ADCDAC_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x000000e4)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x000000e4)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_WCSS_A_PMU_ADCDAC_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_ADCDAC_M_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x000000e8)
#define HWIO_WCSS_A_PMU_ADCDAC_M_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x000000e8)
#define HWIO_WCSS_A_PMU_ADCDAC_M_RMSK                                                             0xff
#define HWIO_WCSS_A_PMU_ADCDAC_M_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_ADCDAC_M_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_ADCDAC_M_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_M_ADDR, HWIO_WCSS_A_PMU_ADCDAC_M_RMSK)
#define HWIO_WCSS_A_PMU_ADCDAC_M_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_M_ADDR, m)
#define HWIO_WCSS_A_PMU_ADCDAC_M_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADCDAC_M_ADDR,v)
#define HWIO_WCSS_A_PMU_ADCDAC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADCDAC_M_ADDR,m,v,HWIO_WCSS_A_PMU_ADCDAC_M_IN)
#define HWIO_WCSS_A_PMU_ADCDAC_M_M_BMSK                                                           0xff
#define HWIO_WCSS_A_PMU_ADCDAC_M_M_SHFT                                                            0x0

#define HWIO_WCSS_A_PMU_ADCDAC_N_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x000000ec)
#define HWIO_WCSS_A_PMU_ADCDAC_N_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x000000ec)
#define HWIO_WCSS_A_PMU_ADCDAC_N_RMSK                                                             0xff
#define HWIO_WCSS_A_PMU_ADCDAC_N_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_ADCDAC_N_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_ADCDAC_N_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_N_ADDR, HWIO_WCSS_A_PMU_ADCDAC_N_RMSK)
#define HWIO_WCSS_A_PMU_ADCDAC_N_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_N_ADDR, m)
#define HWIO_WCSS_A_PMU_ADCDAC_N_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADCDAC_N_ADDR,v)
#define HWIO_WCSS_A_PMU_ADCDAC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADCDAC_N_ADDR,m,v,HWIO_WCSS_A_PMU_ADCDAC_N_IN)
#define HWIO_WCSS_A_PMU_ADCDAC_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_WCSS_A_PMU_ADCDAC_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_ADCDAC_D_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x000000f0)
#define HWIO_WCSS_A_PMU_ADCDAC_D_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x000000f0)
#define HWIO_WCSS_A_PMU_ADCDAC_D_RMSK                                                             0xff
#define HWIO_WCSS_A_PMU_ADCDAC_D_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_ADCDAC_D_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_ADCDAC_D_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_D_ADDR, HWIO_WCSS_A_PMU_ADCDAC_D_RMSK)
#define HWIO_WCSS_A_PMU_ADCDAC_D_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ADCDAC_D_ADDR, m)
#define HWIO_WCSS_A_PMU_ADCDAC_D_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ADCDAC_D_ADDR,v)
#define HWIO_WCSS_A_PMU_ADCDAC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ADCDAC_D_ADDR,m,v,HWIO_WCSS_A_PMU_ADCDAC_D_IN)
#define HWIO_WCSS_A_PMU_ADCDAC_D_NOT_2D_BMSK                                                      0xff
#define HWIO_WCSS_A_PMU_ADCDAC_D_NOT_2D_SHFT                                                       0x0

#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00000100)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00000100)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_WCSS_A_PMU_RFIF_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00000104)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00000104)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_WCSS_A_PMU_RFIF_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_WCSS_A_PMU_RFIF_M_ADDR                                                         (WCSS_A_PMU_REG_BASE      + 0x00000108)
#define HWIO_WCSS_A_PMU_RFIF_M_OFFS                                                         (WCSS_A_PMU_REG_BASE_OFFS + 0x00000108)
#define HWIO_WCSS_A_PMU_RFIF_M_RMSK                                                               0xff
#define HWIO_WCSS_A_PMU_RFIF_M_POR                                                          0x00000000
#define HWIO_WCSS_A_PMU_RFIF_M_POR_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_PMU_RFIF_M_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_M_ADDR, HWIO_WCSS_A_PMU_RFIF_M_RMSK)
#define HWIO_WCSS_A_PMU_RFIF_M_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_M_ADDR, m)
#define HWIO_WCSS_A_PMU_RFIF_M_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_RFIF_M_ADDR,v)
#define HWIO_WCSS_A_PMU_RFIF_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_RFIF_M_ADDR,m,v,HWIO_WCSS_A_PMU_RFIF_M_IN)
#define HWIO_WCSS_A_PMU_RFIF_M_M_BMSK                                                             0xff
#define HWIO_WCSS_A_PMU_RFIF_M_M_SHFT                                                              0x0

#define HWIO_WCSS_A_PMU_RFIF_N_ADDR                                                         (WCSS_A_PMU_REG_BASE      + 0x0000010c)
#define HWIO_WCSS_A_PMU_RFIF_N_OFFS                                                         (WCSS_A_PMU_REG_BASE_OFFS + 0x0000010c)
#define HWIO_WCSS_A_PMU_RFIF_N_RMSK                                                               0xff
#define HWIO_WCSS_A_PMU_RFIF_N_POR                                                          0x00000000
#define HWIO_WCSS_A_PMU_RFIF_N_POR_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_PMU_RFIF_N_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_N_ADDR, HWIO_WCSS_A_PMU_RFIF_N_RMSK)
#define HWIO_WCSS_A_PMU_RFIF_N_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_N_ADDR, m)
#define HWIO_WCSS_A_PMU_RFIF_N_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_RFIF_N_ADDR,v)
#define HWIO_WCSS_A_PMU_RFIF_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_RFIF_N_ADDR,m,v,HWIO_WCSS_A_PMU_RFIF_N_IN)
#define HWIO_WCSS_A_PMU_RFIF_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_WCSS_A_PMU_RFIF_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_RFIF_D_ADDR                                                         (WCSS_A_PMU_REG_BASE      + 0x00000110)
#define HWIO_WCSS_A_PMU_RFIF_D_OFFS                                                         (WCSS_A_PMU_REG_BASE_OFFS + 0x00000110)
#define HWIO_WCSS_A_PMU_RFIF_D_RMSK                                                               0xff
#define HWIO_WCSS_A_PMU_RFIF_D_POR                                                          0x00000000
#define HWIO_WCSS_A_PMU_RFIF_D_POR_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_PMU_RFIF_D_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_D_ADDR, HWIO_WCSS_A_PMU_RFIF_D_RMSK)
#define HWIO_WCSS_A_PMU_RFIF_D_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_RFIF_D_ADDR, m)
#define HWIO_WCSS_A_PMU_RFIF_D_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_RFIF_D_ADDR,v)
#define HWIO_WCSS_A_PMU_RFIF_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_RFIF_D_ADDR,m,v,HWIO_WCSS_A_PMU_RFIF_D_IN)
#define HWIO_WCSS_A_PMU_RFIF_D_NOT_2D_BMSK                                                        0xff
#define HWIO_WCSS_A_PMU_RFIF_D_NOT_2D_SHFT                                                         0x0

#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00000120)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00000120)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_RMSK                                               0x80000013
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_POR                                                0x00000002
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_WCSS_A_PMU_CPU_AHB_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00000124)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00000124)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_RMSK                                                    0x71f
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_WCSS_A_PMU_CPU_AHB_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000134)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000134)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_RMSK                                                          0xf
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_POR                                                    0x00000001
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_MISC_ADDR, HWIO_WCSS_A_PMU_CPU_AHB_MISC_RMSK)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CPU_AHB_MISC_ADDR, m)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CPU_AHB_MISC_ADDR,v)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CPU_AHB_MISC_ADDR,m,v,HWIO_WCSS_A_PMU_CPU_AHB_MISC_IN)
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_SRC_DIV_BMSK                                                  0xf
#define HWIO_WCSS_A_PMU_CPU_AHB_MISC_SRC_DIV_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00000140)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00000140)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_BT_32M_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00000144)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00000144)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_WCSS_A_PMU_BT_32M_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ADDR                                             (WCSS_A_PMU_REG_BASE      + 0x00000160)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_OFFS                                             (WCSS_A_PMU_REG_BASE_OFFS + 0x00000160)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_POR                                              0x00000000
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_POR_RMSK                                         0xffffffff
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_WCSS_A_PMU_BT_FM_19M_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_ADDR                                             (WCSS_A_PMU_REG_BASE      + 0x00000164)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_OFFS                                             (WCSS_A_PMU_REG_BASE_OFFS + 0x00000164)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_POR                                              0x00000000
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_POR_RMSK                                         0xffffffff
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_WCSS_A_PMU_BT_FM_19M_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000180)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000180)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_RMSK                                                   0x80000013
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_POR                                                    0x00000002
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_SLP_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_SLP_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_WCSS_A_PMU_SLP_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x00000184)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x00000184)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_RMSK                                                        0x71f
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_POR                                                    0x00000600
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_SLP_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SLP_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SLP_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_SLP_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_WCSS_A_PMU_SLP_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x000001a0)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x000001a0)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_POR                                                     0x00000002
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_XO_CMD_RCGR_ADDR, HWIO_WCSS_A_PMU_XO_CMD_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_XO_CMD_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_XO_CMD_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_XO_CMD_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_XO_CMD_RCGR_IN)
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_WCSS_A_PMU_XO_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x000001a4)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x000001a4)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_XO_CFG_RCGR_ADDR, HWIO_WCSS_A_PMU_XO_CFG_RCGR_RMSK)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_XO_CFG_RCGR_ADDR, m)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_XO_CFG_RCGR_ADDR,v)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_XO_CFG_RCGR_ADDR,m,v,HWIO_WCSS_A_PMU_XO_CFG_RCGR_IN)
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_WCSS_A_PMU_XO_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_PLL_MODE_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x000001c0)
#define HWIO_WCSS_A_PMU_PLL_MODE_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x000001c0)
#define HWIO_WCSS_A_PMU_PLL_MODE_RMSK                                                             0x3f
#define HWIO_WCSS_A_PMU_PLL_MODE_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_PLL_MODE_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_PLL_MODE_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_MODE_ADDR, HWIO_WCSS_A_PMU_PLL_MODE_RMSK)
#define HWIO_WCSS_A_PMU_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_MODE_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_MODE_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_MODE_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_MODE_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_MODE_IN)
#define HWIO_WCSS_A_PMU_PLL_MODE_REF_XO_SELECT_BMSK                                               0x30
#define HWIO_WCSS_A_PMU_PLL_MODE_REF_XO_SELECT_SHFT                                                0x4
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_PLLTEST_BMSK                                                  0x8
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_PLLTEST_SHFT                                                  0x3
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_RESET_N_BMSK                                                  0x4
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_RESET_N_SHFT                                                  0x2
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_BYPASSNL_BMSK                                                 0x2
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_BYPASSNL_SHFT                                                 0x1
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_OUTCTRL_BMSK                                                  0x1
#define HWIO_WCSS_A_PMU_PLL_MODE_PLL_OUTCTRL_SHFT                                                  0x0

#define HWIO_WCSS_A_PMU_PLL_L_VAL_ADDR                                                      (WCSS_A_PMU_REG_BASE      + 0x000001c4)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_OFFS                                                      (WCSS_A_PMU_REG_BASE_OFFS + 0x000001c4)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_RMSK                                                            0xff
#define HWIO_WCSS_A_PMU_PLL_L_VAL_POR                                                       0x00000032
#define HWIO_WCSS_A_PMU_PLL_L_VAL_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_L_VAL_ADDR, HWIO_WCSS_A_PMU_PLL_L_VAL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_L_VAL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_L_VAL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_L_VAL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_L_VAL_IN)
#define HWIO_WCSS_A_PMU_PLL_L_VAL_L_BMSK                                                          0xff
#define HWIO_WCSS_A_PMU_PLL_L_VAL_L_SHFT                                                           0x0

#define HWIO_WCSS_A_PMU_PLL_M_VAL_ADDR                                                      (WCSS_A_PMU_REG_BASE      + 0x000001c8)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_OFFS                                                      (WCSS_A_PMU_REG_BASE_OFFS + 0x000001c8)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_RMSK                                                         0x7ffff
#define HWIO_WCSS_A_PMU_PLL_M_VAL_POR                                                       0x00000000
#define HWIO_WCSS_A_PMU_PLL_M_VAL_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_PLL_M_VAL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_M_VAL_ADDR, HWIO_WCSS_A_PMU_PLL_M_VAL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_M_VAL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_M_VAL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_M_VAL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_M_VAL_IN)
#define HWIO_WCSS_A_PMU_PLL_M_VAL_M_BMSK                                                       0x7ffff
#define HWIO_WCSS_A_PMU_PLL_M_VAL_M_SHFT                                                           0x0

#define HWIO_WCSS_A_PMU_PLL_N_VAL_ADDR                                                      (WCSS_A_PMU_REG_BASE      + 0x000001cc)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_OFFS                                                      (WCSS_A_PMU_REG_BASE_OFFS + 0x000001cc)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_RMSK                                                         0x7ffff
#define HWIO_WCSS_A_PMU_PLL_N_VAL_POR                                                       0x00000000
#define HWIO_WCSS_A_PMU_PLL_N_VAL_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_PLL_N_VAL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_N_VAL_ADDR, HWIO_WCSS_A_PMU_PLL_N_VAL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_N_VAL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_N_VAL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_N_VAL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_N_VAL_IN)
#define HWIO_WCSS_A_PMU_PLL_N_VAL_N_BMSK                                                       0x7ffff
#define HWIO_WCSS_A_PMU_PLL_N_VAL_N_SHFT                                                           0x0

#define HWIO_WCSS_A_PMU_PLL_USER_CTL_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x000001d0)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x000001d0)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_POR                                                    0x00000000
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_USER_CTL_ADDR, HWIO_WCSS_A_PMU_PLL_USER_CTL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_USER_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_USER_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_USER_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_USER_CTL_IN)
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_PLL_USER_CTL_BMSK                                      0xffffffff
#define HWIO_WCSS_A_PMU_PLL_USER_CTL_PLL_USER_CTL_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x000001d4)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x000001d4)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_POR                                                  0x00141200
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_ADDR, HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_IN)
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_PLL_CONFIG_CTL_BMSK                                  0xffffffff
#define HWIO_WCSS_A_PMU_PLL_CONFIG_CTL_PLL_CONFIG_CTL_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_ADDR                                                   (WCSS_A_PMU_REG_BASE      + 0x000001d8)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_OFFS                                                   (WCSS_A_PMU_REG_BASE_OFFS + 0x000001d8)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_POR                                                    0x00000000
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_TEST_CTL_ADDR, HWIO_WCSS_A_PMU_PLL_TEST_CTL_RMSK)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_TEST_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PLL_TEST_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PLL_TEST_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_PLL_TEST_CTL_IN)
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_PLL_TEST_CTL_BMSK                                      0xffffffff
#define HWIO_WCSS_A_PMU_PLL_TEST_CTL_PLL_TEST_CTL_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_PLL_STATUS_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x000001dc)
#define HWIO_WCSS_A_PMU_PLL_STATUS_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x000001dc)
#define HWIO_WCSS_A_PMU_PLL_STATUS_RMSK                                                        0x1ffff
#define HWIO_WCSS_A_PMU_PLL_STATUS_POR                                                      0x00000000
#define HWIO_WCSS_A_PMU_PLL_STATUS_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_PLL_STATUS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_STATUS_ADDR, HWIO_WCSS_A_PMU_PLL_STATUS_RMSK)
#define HWIO_WCSS_A_PMU_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PLL_STATUS_ADDR, m)
#define HWIO_WCSS_A_PMU_PLL_STATUS_PLL_LOCK_DET_BMSK                                           0x10000
#define HWIO_WCSS_A_PMU_PLL_STATUS_PLL_LOCK_DET_SHFT                                              0x10
#define HWIO_WCSS_A_PMU_PLL_STATUS_PLL_STATUS_BMSK                                              0xffff
#define HWIO_WCSS_A_PMU_PLL_STATUS_PLL_STATUS_SHFT                                                 0x0

#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_ADDR                                             (WCSS_A_PMU_REG_BASE      + 0x000001e0)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_OFFS                                             (WCSS_A_PMU_REG_BASE_OFFS + 0x000001e0)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_RMSK                                                  0xfff
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_POR                                              0x00000000
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_POR_RMSK                                         0xffffffff
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_ADDR, HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_RMSK)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_IN)
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_MUX_SEL_BMSK                                          0xfff
#define HWIO_WCSS_A_PMU_WCSS_DEBUG_CLK_CTL_MUX_SEL_SHFT                                            0x0

#define HWIO_WCSS_A_PMU_HW_VERSION_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x00001000)
#define HWIO_WCSS_A_PMU_HW_VERSION_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x00001000)
#define HWIO_WCSS_A_PMU_HW_VERSION_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_PMU_HW_VERSION_POR                                                      0x20030000
#define HWIO_WCSS_A_PMU_HW_VERSION_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_HW_VERSION_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_HW_VERSION_ADDR, HWIO_WCSS_A_PMU_HW_VERSION_RMSK)
#define HWIO_WCSS_A_PMU_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_HW_VERSION_ADDR, m)
#define HWIO_WCSS_A_PMU_HW_VERSION_MAJOR_BMSK                                               0xf0000000
#define HWIO_WCSS_A_PMU_HW_VERSION_MAJOR_SHFT                                                     0x1c
#define HWIO_WCSS_A_PMU_HW_VERSION_MINOR_BMSK                                                0xfff0000
#define HWIO_WCSS_A_PMU_HW_VERSION_MINOR_SHFT                                                     0x10
#define HWIO_WCSS_A_PMU_HW_VERSION_STEP_BMSK                                                    0xffff
#define HWIO_WCSS_A_PMU_HW_VERSION_STEP_SHFT                                                       0x0

#define HWIO_WCSS_A_PMU_CFG_ADDR                                                            (WCSS_A_PMU_REG_BASE      + 0x00001004)
#define HWIO_WCSS_A_PMU_CFG_OFFS                                                            (WCSS_A_PMU_REG_BASE_OFFS + 0x00001004)
#define HWIO_WCSS_A_PMU_CFG_RMSK                                                              0x7f07ff
#define HWIO_WCSS_A_PMU_CFG_POR                                                             0x00400000
#define HWIO_WCSS_A_PMU_CFG_POR_RMSK                                                        0xffffffff
#define HWIO_WCSS_A_PMU_CFG_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CFG_ADDR, HWIO_WCSS_A_PMU_CFG_RMSK)
#define HWIO_WCSS_A_PMU_CFG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CFG_ADDR, m)
#define HWIO_WCSS_A_PMU_CFG_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CFG_ADDR,v)
#define HWIO_WCSS_A_PMU_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CFG_ADDR,m,v,HWIO_WCSS_A_PMU_CFG_IN)
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_VALID_BYPASS_BMSK                                       0x400000
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_VALID_BYPASS_SHFT                                           0x16
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_RX_VALID_BMSK                                           0x200000
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_RX_VALID_SHFT                                               0x15
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_TX_VALID_BMSK                                           0x100000
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_TX_VALID_SHFT                                               0x14
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_RX_BMSK                                                  0xc0000
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_RX_SHFT                                                     0x12
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_TX_BMSK                                                  0x30000
#define HWIO_WCSS_A_PMU_CFG_BW_CONFIG_TX_SHFT                                                     0x10
#define HWIO_WCSS_A_PMU_CFG_IRIS_REG_READ_STS_BMSK                                               0x400
#define HWIO_WCSS_A_PMU_CFG_IRIS_REG_READ_STS_SHFT                                                 0xa
#define HWIO_WCSS_A_PMU_CFG_IRIS_REG_READ_BMSK                                                   0x200
#define HWIO_WCSS_A_PMU_CFG_IRIS_REG_READ_SHFT                                                     0x9
#define HWIO_WCSS_A_PMU_CFG_IRIS_RESET_STS_BMSK                                                  0x100
#define HWIO_WCSS_A_PMU_CFG_IRIS_RESET_STS_SHFT                                                    0x8
#define HWIO_WCSS_A_PMU_CFG_IRIS_RESET_BMSK                                                       0x80
#define HWIO_WCSS_A_PMU_CFG_IRIS_RESET_SHFT                                                        0x7
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_CFG_STS_BMSK                                                  0x40
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_CFG_STS_SHFT                                                   0x6
#define HWIO_WCSS_A_PMU_CFG_GC_BUS_MUX_SEL_BMSK                                                   0x20
#define HWIO_WCSS_A_PMU_CFG_GC_BUS_MUX_SEL_SHFT                                                    0x5
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_EN_BMSK                                                       0x10
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_EN_SHFT                                                        0x4
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_CFG_BMSK                                                       0x8
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_CFG_SHFT                                                       0x3
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_MODE_BMSK                                                      0x6
#define HWIO_WCSS_A_PMU_CFG_IRIS_XO_MODE_SHFT                                                      0x1
#define HWIO_WCSS_A_PMU_CFG_WARM_BOOT_BMSK                                                         0x1
#define HWIO_WCSS_A_PMU_CFG_WARM_BOOT_SHFT                                                         0x0

#define HWIO_WCSS_A_PMU_OVRD_EN_ADDR                                                        (WCSS_A_PMU_REG_BASE      + 0x00001008)
#define HWIO_WCSS_A_PMU_OVRD_EN_OFFS                                                        (WCSS_A_PMU_REG_BASE_OFFS + 0x00001008)
#define HWIO_WCSS_A_PMU_OVRD_EN_RMSK                                                               0x3
#define HWIO_WCSS_A_PMU_OVRD_EN_POR                                                         0x00000002
#define HWIO_WCSS_A_PMU_OVRD_EN_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_OVRD_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_OVRD_EN_ADDR, HWIO_WCSS_A_PMU_OVRD_EN_RMSK)
#define HWIO_WCSS_A_PMU_OVRD_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_OVRD_EN_ADDR, m)
#define HWIO_WCSS_A_PMU_OVRD_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_OVRD_EN_ADDR,v)
#define HWIO_WCSS_A_PMU_OVRD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_OVRD_EN_ADDR,m,v,HWIO_WCSS_A_PMU_OVRD_EN_IN)
#define HWIO_WCSS_A_PMU_OVRD_EN_CCU_PMU_DISABLE_CLK_GATING_OVRD_EN_BMSK                            0x2
#define HWIO_WCSS_A_PMU_OVRD_EN_CCU_PMU_DISABLE_CLK_GATING_OVRD_EN_SHFT                            0x1

#define HWIO_WCSS_A_PMU_OVRD_VAL_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x0000100c)
#define HWIO_WCSS_A_PMU_OVRD_VAL_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x0000100c)
#define HWIO_WCSS_A_PMU_OVRD_VAL_RMSK                                                              0x3
#define HWIO_WCSS_A_PMU_OVRD_VAL_POR                                                        0x00000002
#define HWIO_WCSS_A_PMU_OVRD_VAL_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_OVRD_VAL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_OVRD_VAL_ADDR, HWIO_WCSS_A_PMU_OVRD_VAL_RMSK)
#define HWIO_WCSS_A_PMU_OVRD_VAL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_OVRD_VAL_ADDR, m)
#define HWIO_WCSS_A_PMU_OVRD_VAL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_OVRD_VAL_ADDR,v)
#define HWIO_WCSS_A_PMU_OVRD_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_OVRD_VAL_ADDR,m,v,HWIO_WCSS_A_PMU_OVRD_VAL_IN)
#define HWIO_WCSS_A_PMU_OVRD_VAL_CCU_PMU_DISABLE_CLK_GATING_OVRD_VAL_BMSK                          0x2
#define HWIO_WCSS_A_PMU_OVRD_VAL_CCU_PMU_DISABLE_CLK_GATING_OVRD_VAL_SHFT                          0x1

#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x00001010)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x00001010)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_RMSK                                                         0x1ff
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_CTL_ADDR, HWIO_WCSS_A_PMU_SLP_TMR_CTL_RMSK)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SLP_TMR_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SLP_TMR_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_SLP_TMR_CTL_IN)
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_ENABLE_SLP_TMR_CLK_BMSK                                      0x100
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_ENABLE_SLP_TMR_CLK_SHFT                                        0x8
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_CLK_INT_CLR_BMSK                                              0x80
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_CLK_INT_CLR_SHFT                                               0x7
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_INT_CLR_BMSK                                           0x40
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_INT_CLR_SHFT                                            0x6
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_CLK_INT_EN_BMSK                                               0x20
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_CLK_INT_EN_SHFT                                                0x5
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_INT_EN_BMSK                                            0x10
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_INT_EN_SHFT                                             0x4
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_ADD_BMSK                                                   0x8
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_ADD_SHFT                                                   0x3
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_LD_BMSK                                                    0x4
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_LD_SHFT                                                    0x2
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_DEC_BMSK                                                   0x2
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_DEC_SHFT                                                   0x1
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_BMSK                                                    0x1
#define HWIO_WCSS_A_PMU_SLP_TMR_CTL_TMR_EN_SHFT                                                    0x0

#define HWIO_WCSS_A_PMU_SLP_TMR_STS_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x00001014)
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x00001014)
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_RMSK                                                           0x7
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_STS_ADDR, HWIO_WCSS_A_PMU_SLP_TMR_STS_RMSK)
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_CLK_INT_BMSK                                                   0x4
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_CLK_INT_SHFT                                                   0x2
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_TMR_EN_INT_BMSK                                                0x2
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_TMR_EN_INT_SHFT                                                0x1
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_TOGGLE_BMSK                                                    0x1
#define HWIO_WCSS_A_PMU_SLP_TMR_STS_TOGGLE_SHFT                                                    0x0

#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x00001018)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x00001018)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_POR                                                  0x00000000
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_ADDR, HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_RMSK)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_ADDR,v)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_ADDR,m,v,HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_IN)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_SLP_TMR_WR_BMSK                                      0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_WR_SLP_TMR_WR_SHFT                                             0x0

#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x0000101c)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x0000101c)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_VAL_ADDR, HWIO_WCSS_A_PMU_SLP_TMR_VAL_RMSK)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SLP_TMR_VAL_ADDR, m)
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_SLP_TMR_BMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_SLP_TMR_VAL_SLP_TMR_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00001020)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00001020)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_RMSK                                                      0x7
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_ADDR, HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_IN)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_INT_CLR_BMSK                                 0x4
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_INT_CLR_SHFT                                 0x2
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_INT_EN_BMSK                                  0x2
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_INT_EN_SHFT                                  0x1
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_EN_BMSK                                      0x1
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_CTL_WLAN_SLP_TMR_EN_SHFT                                      0x0

#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00001024)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00001024)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_RMSK                                                      0x3
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_ADDR, HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_WLAN_SLP_TMR_INT_BMSK                                     0x2
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_WLAN_SLP_TMR_INT_SHFT                                     0x1
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_WLAN_SLP_TMR_INT_RAW_BMSK                                 0x1
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_STS_WLAN_SLP_TMR_INT_RAW_SHFT                                 0x0

#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00001028)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00001028)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_ADDR, HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_IN)
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_WLAN_SLP_TMR_EXP_BMSK                              0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_SLP_TMR_EXP_WLAN_SLP_TMR_EXP_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x0000102c)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x0000102c)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_RMSK                                                        0x7
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_POR                                                  0x00000000
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_ADDR, HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_RMSK)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_IN)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_INT_CLR_BMSK                                     0x4
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_INT_CLR_SHFT                                     0x2
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_INT_EN_BMSK                                      0x2
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_INT_EN_SHFT                                      0x1
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_EN_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_CTL_BT_SLP_TMR_EN_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x00001030)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x00001030)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_RMSK                                                        0x3
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_POR                                                  0x00000000
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_ADDR, HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_RMSK)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_BT_SLP_TMR_INT_BMSK                                         0x2
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_BT_SLP_TMR_INT_SHFT                                         0x1
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_BT_SLP_TMR_INT_RAW_BMSK                                     0x1
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_STS_BT_SLP_TMR_INT_RAW_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x00001034)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x00001034)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_POR                                                  0x00000000
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_ADDR, HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_RMSK)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_ADDR,m,v,HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_IN)
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_BT_SLP_TMR_EXP_BMSK                                  0xffffffff
#define HWIO_WCSS_A_PMU_BT_SLP_TMR_EXP_BT_SLP_TMR_EXP_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00001038)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00001038)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_RMSK                                                       0x3
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_ADDR, HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_RMSK)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_ADDR, m)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_ADDR,v)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_ADDR,m,v,HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_IN)
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_IDDQ_N_ADC_BMSK                                            0x2
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_IDDQ_N_ADC_SHFT                                            0x1
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_SHUTDOWN_N_ADC_BMSK                                        0x1
#define HWIO_WCSS_A_PMU_PWR_CNTL_ADCDAC_SHUTDOWN_N_ADC_SHFT                                        0x0

#define HWIO_WCSS_A_PMU_WMAC_CSR_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x0000103c)
#define HWIO_WCSS_A_PMU_WMAC_CSR_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x0000103c)
#define HWIO_WCSS_A_PMU_WMAC_CSR_RMSK                                                       0xffff079f
#define HWIO_WCSS_A_PMU_WMAC_CSR_POR                                                        0x00000600
#define HWIO_WCSS_A_PMU_WMAC_CSR_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_WMAC_CSR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WMAC_CSR_ADDR, HWIO_WCSS_A_PMU_WMAC_CSR_RMSK)
#define HWIO_WCSS_A_PMU_WMAC_CSR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WMAC_CSR_ADDR, m)
#define HWIO_WCSS_A_PMU_WMAC_CSR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WMAC_CSR_ADDR,v)
#define HWIO_WCSS_A_PMU_WMAC_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WMAC_CSR_ADDR,m,v,HWIO_WCSS_A_PMU_WMAC_CSR_IN)
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_RSSI_ANT1_BMSK                                         0xff000000
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_RSSI_ANT1_SHFT                                               0x18
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_RSSI_ANT0_BMSK                                           0xff0000
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_RSSI_ANT0_SHFT                                               0x10
#define HWIO_WCSS_A_PMU_WMAC_CSR_MTU_TSF_TIMER_EN_SYNC_BMSK                                      0x400
#define HWIO_WCSS_A_PMU_WMAC_CSR_MTU_TSF_TIMER_EN_SYNC_SHFT                                        0xa
#define HWIO_WCSS_A_PMU_WMAC_CSR_MTU_TSF_TIMER_EN_BMSK                                           0x200
#define HWIO_WCSS_A_PMU_WMAC_CSR_MTU_TSF_TIMER_EN_SHFT                                             0x9
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_WAKEUP_REASON_BMSK                                          0x180
#define HWIO_WCSS_A_PMU_WMAC_CSR_RXP_WAKEUP_REASON_SHFT                                            0x7
#define HWIO_WCSS_A_PMU_WMAC_CSR_TPE_CONSIDER_PWRON_BT_BMSK                                       0x10
#define HWIO_WCSS_A_PMU_WMAC_CSR_TPE_CONSIDER_PWRON_BT_SHFT                                        0x4
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_QTA_VALID_BMSK                                                0x8
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_QTA_VALID_SHFT                                                0x3
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_QTA_SEL_BMSK                                                  0x4
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_QTA_SEL_SHFT                                                  0x2
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_GAS_CLKGATE_DISABLE_BMSK                                      0x2
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_GAS_CLKGATE_DISABLE_SHFT                                      0x1
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_CLKGATE_DISABLE_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WMAC_CSR_MCU_CLKGATE_DISABLE_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_COMMON_CSR_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x00001040)
#define HWIO_WCSS_A_PMU_COMMON_CSR_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x00001040)
#define HWIO_WCSS_A_PMU_COMMON_CSR_RMSK                                                            0xf
#define HWIO_WCSS_A_PMU_COMMON_CSR_POR                                                      0x00000000
#define HWIO_WCSS_A_PMU_COMMON_CSR_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_CSR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_CSR_ADDR, HWIO_WCSS_A_PMU_COMMON_CSR_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_CSR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_CSR_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_CSR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_CSR_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_CSR_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_CSR_IN)
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QGIC2_INVERT_LTE_ACTIVE_BMSK                                0x8
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QGIC2_INVERT_LTE_ACTIVE_SHFT                                0x3
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QTMR_NS_SELECT_BMSK                                         0x4
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QTMR_NS_SELECT_SHFT                                         0x2
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QGIC2_NS_SELECT_BMSK                                        0x2
#define HWIO_WCSS_A_PMU_COMMON_CSR_PMU_QGIC2_NS_SELECT_SHFT                                        0x1
#define HWIO_WCSS_A_PMU_COMMON_CSR_A2XB_CFG_EN_BMSK                                                0x1
#define HWIO_WCSS_A_PMU_COMMON_CSR_A2XB_CFG_EN_SHFT                                                0x0

#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00001044)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00001044)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_RMSK                                                     0x7f7
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_POR                                                 0x000007f7
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ADDR, HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_RMSK)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ADDR, m)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ADDR,v)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ADDR,m,v,HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_IN)
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_PMU_SLP_ROOT_CLK_ENABLE_BMSK                             0x400
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_PMU_SLP_ROOT_CLK_ENABLE_SHFT                               0xa
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_PMU_XO_ROOT_CLK_ENABLE_BMSK                              0x200
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_PMU_XO_ROOT_CLK_ENABLE_SHFT                                0x9
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QGIC2_ROOT_CLK_ENABLE_BMSK                               0x100
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QGIC2_ROOT_CLK_ENABLE_SHFT                                 0x8
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QTIMER_AHB_ROOT_CLK_ENABLE_BMSK                           0x80
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QTIMER_AHB_ROOT_CLK_ENABLE_SHFT                            0x7
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QTIMER_XO_ROOT_CLK_ENABLE_BMSK                            0x40
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_QTIMER_XO_ROOT_CLK_ENABLE_SHFT                             0x6
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_AOA2AB_ROOT_CLK_ENABLE_BMSK                               0x20
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_AOA2AB_ROOT_CLK_ENABLE_SHFT                                0x5
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_AOAHB_ROOT_CLK_ENABLE_BMSK                                0x10
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_AOAHB_ROOT_CLK_ENABLE_SHFT                                 0x4
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ECAHB_ROOT_CLK_ENABLE_BMSK                                 0x4
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_ECAHB_ROOT_CLK_ENABLE_SHFT                                 0x2
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_APU_ROOT_CLK_ENABLE_BMSK                                   0x2
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_APU_ROOT_CLK_ENABLE_SHFT                                   0x1
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_CRCM_CCU_ROOT_CLK_ENABLE_BMSK                              0x1
#define HWIO_WCSS_A_PMU_ROOT_CLK_ENABLE_CRCM_CCU_ROOT_CLK_ENABLE_SHFT                              0x0

#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00001048)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00001048)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_RMSK                                                    0x7ff7
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_POR                                                 0x000000b6
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ADDR, HWIO_WCSS_A_PMU_CLKGATE_DISABLE_RMSK)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ADDR, m)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ADDR,v)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ADDR,m,v,HWIO_WCSS_A_PMU_CLKGATE_DISABLE_IN)
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_SLP_TMR_CLKGATE_DISABLE_BMSK                        0x4000
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_SLP_TMR_CLKGATE_DISABLE_SHFT                           0xe
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_IRIS_CFG_CLKGATE_DISABLE_BMSK                       0x2000
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_IRIS_CFG_CLKGATE_DISABLE_SHFT                          0xd
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_WDOG_CLKGATE_DISABLE_BMSK                           0x1000
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_WDOG_CLKGATE_DISABLE_SHFT                              0xc
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QGIC2_CLKGATE_DISABLE_BMSK                               0x800
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QGIC2_CLKGATE_DISABLE_SHFT                                 0xb
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QTIMER_AHB_CLKGATE_DISABLE_BMSK                          0x400
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QTIMER_AHB_CLKGATE_DISABLE_SHFT                            0xa
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_WLAN_GLOBAL_CLK_GATE_DISABLE_BMSK                        0x200
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_WLAN_GLOBAL_CLK_GATE_DISABLE_SHFT                          0x9
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_COMMON_GLOBAL_CLK_GATE_DISABLE_BMSK                      0x100
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_COMMON_GLOBAL_CLK_GATE_DISABLE_SHFT                        0x8
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_XO_CLKGATE_DISABLE_BMSK                               0x80
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_PMU_XO_CLKGATE_DISABLE_SHFT                                0x7
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QTIMER_XO_CLKGATE_DISABLE_BMSK                            0x40
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_QTIMER_XO_CLKGATE_DISABLE_SHFT                             0x6
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_AOA2AB_CLKGATE_DISABLE_BMSK                               0x20
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_AOA2AB_CLKGATE_DISABLE_SHFT                                0x5
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_AOAHB_CLKGATE_DISABLE_BMSK                                0x10
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_AOAHB_CLKGATE_DISABLE_SHFT                                 0x4
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ECAHB_CLKGATE_DISABLE_BMSK                                 0x4
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_ECAHB_CLKGATE_DISABLE_SHFT                                 0x2
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_APU_CLKGATE_DISABLE_BMSK                                   0x2
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_APU_CLKGATE_DISABLE_SHFT                                   0x1
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_CCU_CLKGATE_DISABLE_BMSK                                   0x1
#define HWIO_WCSS_A_PMU_CLKGATE_DISABLE_CCU_CLKGATE_DISABLE_SHFT                                   0x0

#define HWIO_WCSS_A_PMU_SOFT_RESET_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x0000104c)
#define HWIO_WCSS_A_PMU_SOFT_RESET_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x0000104c)
#define HWIO_WCSS_A_PMU_SOFT_RESET_RMSK                                                          0x7f7
#define HWIO_WCSS_A_PMU_SOFT_RESET_POR                                                      0x00000400
#define HWIO_WCSS_A_PMU_SOFT_RESET_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_SOFT_RESET_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SOFT_RESET_ADDR, HWIO_WCSS_A_PMU_SOFT_RESET_RMSK)
#define HWIO_WCSS_A_PMU_SOFT_RESET_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SOFT_RESET_ADDR, m)
#define HWIO_WCSS_A_PMU_SOFT_RESET_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SOFT_RESET_ADDR,v)
#define HWIO_WCSS_A_PMU_SOFT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SOFT_RESET_ADDR,m,v,HWIO_WCSS_A_PMU_SOFT_RESET_IN)
#define HWIO_WCSS_A_PMU_SOFT_RESET_CRCM_CCPU_SOFT_RESET_BMSK                                     0x400
#define HWIO_WCSS_A_PMU_SOFT_RESET_CRCM_CCPU_SOFT_RESET_SHFT                                       0xa
#define HWIO_WCSS_A_PMU_SOFT_RESET_PMU_SLP_SOFT_RESET_BMSK                                       0x200
#define HWIO_WCSS_A_PMU_SOFT_RESET_PMU_SLP_SOFT_RESET_SHFT                                         0x9
#define HWIO_WCSS_A_PMU_SOFT_RESET_PMU_TCXO_SOFT_RESET_BMSK                                      0x100
#define HWIO_WCSS_A_PMU_SOFT_RESET_PMU_TCXO_SOFT_RESET_SHFT                                        0x8
#define HWIO_WCSS_A_PMU_SOFT_RESET_QGIC2_SOFT_RESET_BMSK                                          0x80
#define HWIO_WCSS_A_PMU_SOFT_RESET_QGIC2_SOFT_RESET_SHFT                                           0x7
#define HWIO_WCSS_A_PMU_SOFT_RESET_QTIMER_SOFT_RESET_BMSK                                         0x40
#define HWIO_WCSS_A_PMU_SOFT_RESET_QTIMER_SOFT_RESET_SHFT                                          0x6
#define HWIO_WCSS_A_PMU_SOFT_RESET_AOA2AB_SOFT_RESET_BMSK                                         0x20
#define HWIO_WCSS_A_PMU_SOFT_RESET_AOA2AB_SOFT_RESET_SHFT                                          0x5
#define HWIO_WCSS_A_PMU_SOFT_RESET_AOAHB_SOFT_RESET_BMSK                                          0x10
#define HWIO_WCSS_A_PMU_SOFT_RESET_AOAHB_SOFT_RESET_SHFT                                           0x4
#define HWIO_WCSS_A_PMU_SOFT_RESET_ECAHB_SOFT_RESET_BMSK                                           0x4
#define HWIO_WCSS_A_PMU_SOFT_RESET_ECAHB_SOFT_RESET_SHFT                                           0x2
#define HWIO_WCSS_A_PMU_SOFT_RESET_MCU_SOFT_RESET_BMSK                                             0x2
#define HWIO_WCSS_A_PMU_SOFT_RESET_MCU_SOFT_RESET_SHFT                                             0x1
#define HWIO_WCSS_A_PMU_SOFT_RESET_CRCM_CCU_SOFT_RESET_BMSK                                        0x1
#define HWIO_WCSS_A_PMU_SOFT_RESET_CRCM_CCU_SOFT_RESET_SHFT                                        0x0

#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00001050)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00001050)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_RMSK                                                      0xff
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_POR                                                 0x0000000f
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_ADDR, HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_RMSK)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_IN)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_AHB_TESTBUS_SEL_BMSK                                      0xf0
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_AHB_TESTBUS_SEL_SHFT                                       0x4
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_TCXO_TESTBUS_SEL_BMSK                                      0xf
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_CTL_TCXO_TESTBUS_SEL_SHFT                                      0x0

#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00001054)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00001054)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_ADDR, HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_RMSK)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_TESTBUS_STS_BMSK                                    0xffffffff
#define HWIO_WCSS_A_PMU_PMU_TESTBUS_STS_TESTBUS_STS_SHFT                                           0x0

#define HWIO_WCSS_A_PMU_TESTBUS_CTL_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x00001058)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x00001058)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_RMSK                                                    0xcff7ffff
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TESTBUS_CTL_ADDR, HWIO_WCSS_A_PMU_TESTBUS_CTL_RMSK)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TESTBUS_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_TESTBUS_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_TESTBUS_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_TESTBUS_CTL_IN)
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOAHB_TESTBUS_ENABLE_BMSK                               0x80000000
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOAHB_TESTBUS_ENABLE_SHFT                                     0x1f
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOAHB_VITALS_TESTBUS_ENABLE_BMSK                        0x40000000
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOAHB_VITALS_TESTBUS_ENABLE_SHFT                              0x1e
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOA2AB_TESTBUS_SEL_BMSK                                  0xf000000
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_AOA2AB_TESTBUS_SEL_SHFT                                       0x18
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_CCPU_TEST_SEL_BMSK                                        0xf00000
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_CCPU_TEST_SEL_SHFT                                            0x14
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_TESTBUS_CTL_BMSK                                           0x7ffff
#define HWIO_WCSS_A_PMU_TESTBUS_CTL_TESTBUS_CTL_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_TESTBUS_STS_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x0000105c)
#define HWIO_WCSS_A_PMU_TESTBUS_STS_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x0000105c)
#define HWIO_WCSS_A_PMU_TESTBUS_STS_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_TESTBUS_STS_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_TESTBUS_STS_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_TESTBUS_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_TESTBUS_STS_ADDR, HWIO_WCSS_A_PMU_TESTBUS_STS_RMSK)
#define HWIO_WCSS_A_PMU_TESTBUS_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_TESTBUS_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_TESTBUS_STS_TESTBUS_STS_BMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_TESTBUS_STS_TESTBUS_STS_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_ADDR                                             (WCSS_A_PMU_REG_BASE      + 0x00001060)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_OFFS                                             (WCSS_A_PMU_REG_BASE_OFFS + 0x00001060)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_RMSK                                                 0x1f1f
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_POR                                              0x00000000
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_POR_RMSK                                         0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_ADDR, HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_IN)
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_WLAN_POWER_MEASURE_MATCH_BMSK                        0x1f00
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_WLAN_POWER_MEASURE_MATCH_SHFT                           0x8
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_WLAN_POWER_MEASURE_MASK_BMSK                           0x1f
#define HWIO_WCSS_A_PMU_WLAN_POWER_MEASURE_WLAN_POWER_MEASURE_MASK_SHFT                            0x0

#define HWIO_WCSS_A_PMU_WCSS_IPC_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x00001064)
#define HWIO_WCSS_A_PMU_WCSS_IPC_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00001064)
#define HWIO_WCSS_A_PMU_WCSS_IPC_RMSK                                                         0xf0fff7
#define HWIO_WCSS_A_PMU_WCSS_IPC_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_WCSS_IPC_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_WCSS_IPC_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WCSS_IPC_ADDR,v)
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_3_BMSK                                    0x800000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_3_SHFT                                        0x17
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_2_BMSK                                    0x400000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_2_SHFT                                        0x16
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_1_BMSK                                    0x200000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_1_SHFT                                        0x15
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_0_BMSK                                    0x100000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_SPARE_SW_INTR_0_SHFT                                        0x14
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_3_BMSK                                        0x8000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_3_SHFT                                           0xf
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_2_BMSK                                        0x4000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_2_SHFT                                           0xe
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_1_BMSK                                        0x2000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_1_SHFT                                           0xd
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_0_BMSK                                        0x1000
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_MSS_SW_INTR_0_SHFT                                           0xc
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_HI_BMSK                                          0x800
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_HI_SHFT                                            0xb
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_MED_BMSK                                         0x400
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_MED_SHFT                                           0xa
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_LO_BMSK                                          0x200
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_SMD_LO_SHFT                                            0x9
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_MBOX_INTR_BMSK                                       0x100
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_LPASS_MBOX_INTR_SHFT                                         0x8
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_HI_BMSK                                            0x80
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_HI_SHFT                                             0x7
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_MED_BMSK                                           0x40
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_MED_SHFT                                            0x6
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_LO_BMSK                                            0x20
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMD_LO_SHFT                                             0x5
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMSM_IRQ_BMSK                                          0x10
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_APSS_SMSM_IRQ_SHFT                                           0x4
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_LOW_IRQ_BMSK                                          0x4
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_LOW_IRQ_SHFT                                          0x2
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_MED_IRQ_BMSK                                          0x2
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_MED_IRQ_SHFT                                          0x1
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_HI_IRQ_BMSK                                           0x1
#define HWIO_WCSS_A_PMU_WCSS_IPC_WCSS_RPM_GP_HI_IRQ_SHFT                                           0x0

#define HWIO_WCSS_A_PMU_WDOG_CTL_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x00001068)
#define HWIO_WCSS_A_PMU_WDOG_CTL_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00001068)
#define HWIO_WCSS_A_PMU_WDOG_CTL_RMSK                                                             0x1f
#define HWIO_WCSS_A_PMU_WDOG_CTL_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_WDOG_CTL_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_CTL_ADDR, HWIO_WCSS_A_PMU_WDOG_CTL_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WDOG_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_WDOG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WDOG_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_WDOG_CTL_IN)
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_TEST_LOAD_BMSK                                              0x10
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_TEST_LOAD_SHFT                                               0x4
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_UNMASKED_INT_ENABLE_BMSK                                     0x8
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_UNMASKED_INT_ENABLE_SHFT                                     0x3
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_ENABLE_BMSK                                                  0x4
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_ENABLE_SHFT                                                  0x2
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_FREEZE_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_FREEZE_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_PMU_WDOG_CTL_WDOG_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_WDOG_STS_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x0000106c)
#define HWIO_WCSS_A_PMU_WDOG_STS_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x0000106c)
#define HWIO_WCSS_A_PMU_WDOG_STS_RMSK                                                              0xf
#define HWIO_WCSS_A_PMU_WDOG_STS_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_WDOG_STS_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_STS_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_STS_ADDR, HWIO_WCSS_A_PMU_WDOG_STS_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_STS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_STS_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_TEST_LOAD_SYNC_STATUS_BMSK                                   0x8
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_TEST_LOAD_SYNC_STATUS_SHFT                                   0x3
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_CNT_RESET_STATUS_BMSK                                        0x4
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_CNT_RESET_STATUS_SHFT                                        0x2
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_FROZEN_BMSK                                                  0x2
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_FROZEN_SHFT                                                  0x1
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_EXPIRED_STATUS_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_WDOG_STS_WDOG_EXPIRED_STATUS_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_WDOG_COUNT_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x00001070)
#define HWIO_WCSS_A_PMU_WDOG_COUNT_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x00001070)
#define HWIO_WCSS_A_PMU_WDOG_COUNT_RMSK                                                       0x1fffff
#define HWIO_WCSS_A_PMU_WDOG_COUNT_POR                                                      0x00000000
#define HWIO_WCSS_A_PMU_WDOG_COUNT_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_COUNT_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_COUNT_ADDR, HWIO_WCSS_A_PMU_WDOG_COUNT_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_COUNT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_COUNT_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_COUNT_WDOG_COUNT_BMSK                                            0x1fffff
#define HWIO_WCSS_A_PMU_WDOG_COUNT_WDOG_COUNT_SHFT                                                 0x0

#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00001074)
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00001074)
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_ADDR,v)
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_WDOG_BITE_SECURE_BMSK                              0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_SECURE_WDOG_BITE_SECURE_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x00001078)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x00001078)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_RMSK                                                 0x801fffff
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_POR                                                  0x0003ffff
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_BARK_TIME_ADDR, HWIO_WCSS_A_PMU_WDOG_BARK_TIME_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_BARK_TIME_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WDOG_BARK_TIME_ADDR,v)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WDOG_BARK_TIME_ADDR,m,v,HWIO_WCSS_A_PMU_WDOG_BARK_TIME_IN)
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_SYNC_STATUS_BMSK                                     0x80000000
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_SYNC_STATUS_SHFT                                           0x1f
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_WDOG_BARK_TIME_BMSK                                    0x1fffff
#define HWIO_WCSS_A_PMU_WDOG_BARK_TIME_WDOG_BARK_TIME_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_ADDR                                                 (WCSS_A_PMU_REG_BASE      + 0x0000107c)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_OFFS                                                 (WCSS_A_PMU_REG_BASE_OFFS + 0x0000107c)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_RMSK                                                 0x801fffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_POR                                                  0x0007ffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_BITE_TIME_ADDR, HWIO_WCSS_A_PMU_WDOG_BITE_TIME_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_BITE_TIME_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WDOG_BITE_TIME_ADDR,v)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WDOG_BITE_TIME_ADDR,m,v,HWIO_WCSS_A_PMU_WDOG_BITE_TIME_IN)
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_SYNC_STATUS_BMSK                                     0x80000000
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_SYNC_STATUS_SHFT                                           0x1f
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_WDOG_BITE_TIME_BMSK                                    0x1fffff
#define HWIO_WCSS_A_PMU_WDOG_BITE_TIME_WDOG_BITE_TIME_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_WDOG_TEST_ADDR                                                      (WCSS_A_PMU_REG_BASE      + 0x00001080)
#define HWIO_WCSS_A_PMU_WDOG_TEST_OFFS                                                      (WCSS_A_PMU_REG_BASE_OFFS + 0x00001080)
#define HWIO_WCSS_A_PMU_WDOG_TEST_RMSK                                                      0x801fffff
#define HWIO_WCSS_A_PMU_WDOG_TEST_POR                                                       0x00000000
#define HWIO_WCSS_A_PMU_WDOG_TEST_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_WDOG_TEST_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_TEST_ADDR, HWIO_WCSS_A_PMU_WDOG_TEST_RMSK)
#define HWIO_WCSS_A_PMU_WDOG_TEST_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WDOG_TEST_ADDR, m)
#define HWIO_WCSS_A_PMU_WDOG_TEST_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WDOG_TEST_ADDR,v)
#define HWIO_WCSS_A_PMU_WDOG_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WDOG_TEST_ADDR,m,v,HWIO_WCSS_A_PMU_WDOG_TEST_IN)
#define HWIO_WCSS_A_PMU_WDOG_TEST_SYNC_STATUS_BMSK                                          0x80000000
#define HWIO_WCSS_A_PMU_WDOG_TEST_SYNC_STATUS_SHFT                                                0x1f
#define HWIO_WCSS_A_PMU_WDOG_TEST_WDOG_TEST_BMSK                                              0x1fffff
#define HWIO_WCSS_A_PMU_WDOG_TEST_WDOG_TEST_SHFT                                                   0x0

#define HWIO_WCSS_A_PMU_SPARE_IN_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x00001084)
#define HWIO_WCSS_A_PMU_SPARE_IN_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00001084)
#define HWIO_WCSS_A_PMU_SPARE_IN_RMSK                                                       0xffffffff
#define HWIO_WCSS_A_PMU_SPARE_IN_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_SPARE_IN_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_SPARE_IN_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SPARE_IN_ADDR, HWIO_WCSS_A_PMU_SPARE_IN_RMSK)
#define HWIO_WCSS_A_PMU_SPARE_IN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SPARE_IN_ADDR, m)
#define HWIO_WCSS_A_PMU_SPARE_IN_SPARE_IN_BMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_SPARE_IN_SPARE_IN_SHFT                                                     0x0

#define HWIO_WCSS_A_PMU_SPARE_OUT_ADDR                                                      (WCSS_A_PMU_REG_BASE      + 0x00001088)
#define HWIO_WCSS_A_PMU_SPARE_OUT_OFFS                                                      (WCSS_A_PMU_REG_BASE_OFFS + 0x00001088)
#define HWIO_WCSS_A_PMU_SPARE_OUT_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_PMU_SPARE_OUT_POR                                                       0x00000000
#define HWIO_WCSS_A_PMU_SPARE_OUT_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_SPARE_OUT_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SPARE_OUT_ADDR, HWIO_WCSS_A_PMU_SPARE_OUT_RMSK)
#define HWIO_WCSS_A_PMU_SPARE_OUT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SPARE_OUT_ADDR, m)
#define HWIO_WCSS_A_PMU_SPARE_OUT_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SPARE_OUT_ADDR,v)
#define HWIO_WCSS_A_PMU_SPARE_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SPARE_OUT_ADDR,m,v,HWIO_WCSS_A_PMU_SPARE_OUT_IN)
#define HWIO_WCSS_A_PMU_SPARE_OUT_SPARE_OUT_BMSK                                            0xfffffffe
#define HWIO_WCSS_A_PMU_SPARE_OUT_SPARE_OUT_SHFT                                                   0x1
#define HWIO_WCSS_A_PMU_SPARE_OUT_SW_DEBUG_EN_BMSK                                                 0x1
#define HWIO_WCSS_A_PMU_SPARE_OUT_SW_DEBUG_EN_SHFT                                                 0x0

#define HWIO_WCSS_A_PMU_AOA2AB_CTL_ADDR                                                     (WCSS_A_PMU_REG_BASE      + 0x0000108c)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_OFFS                                                     (WCSS_A_PMU_REG_BASE_OFFS + 0x0000108c)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_RMSK                                                       0x1fffff
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_POR                                                      0x00000000
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_CTL_ADDR, HWIO_WCSS_A_PMU_AOA2AB_CTL_RMSK)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_AOA2AB_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_AOA2AB_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_AOA2AB_CTL_IN)
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_AHB_ERR_CLEAR_BMSK                                  0x100000
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_AHB_ERR_CLEAR_SHFT                                      0x14
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_CFG_BUSY_LIMIT_BMSK                                  0xf0000
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_CFG_BUSY_LIMIT_SHFT                                     0x10
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_TIMEOUT_VALUE_BMSK                                    0xffff
#define HWIO_WCSS_A_PMU_AOA2AB_CTL_AOA2AB_TIMEOUT_VALUE_SHFT                                       0x0

#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_ADDR                                               (WCSS_A_PMU_REG_BASE      + 0x00001090)
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_OFFS                                               (WCSS_A_PMU_REG_BASE_OFFS + 0x00001090)
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_POR                                                0x00000000
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_ADDR, HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_RMSK)
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_ADDR, m)
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_AOA2AB_WRAP_ADDR_BMSK                              0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_WRAP_ADDR_AOA2AB_WRAP_ADDR_SHFT                                     0x0

#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_ADDR                                            (WCSS_A_PMU_REG_BASE      + 0x00001094)
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_OFFS                                            (WCSS_A_PMU_REG_BASE_OFFS + 0x00001094)
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_POR                                             0x00000000
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_ADDR, HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_RMSK)
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_ADDR, m)
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_AOA2AB_AHB_ERR_ADDR_BMSK                        0xffffffff
#define HWIO_WCSS_A_PMU_AOA2AB_AHB_ERR_ADDR_AOA2AB_AHB_ERR_ADDR_SHFT                               0x0

#define HWIO_WCSS_A_PMU_SPM_DBG_ADDR                                                        (WCSS_A_PMU_REG_BASE      + 0x00001098)
#define HWIO_WCSS_A_PMU_SPM_DBG_OFFS                                                        (WCSS_A_PMU_REG_BASE_OFFS + 0x00001098)
#define HWIO_WCSS_A_PMU_SPM_DBG_RMSK                                                        0x1ff30003
#define HWIO_WCSS_A_PMU_SPM_DBG_POR                                                         0x00000000
#define HWIO_WCSS_A_PMU_SPM_DBG_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_SPM_DBG_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_SPM_DBG_ADDR, HWIO_WCSS_A_PMU_SPM_DBG_RMSK)
#define HWIO_WCSS_A_PMU_SPM_DBG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_SPM_DBG_ADDR, m)
#define HWIO_WCSS_A_PMU_SPM_DBG_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_SPM_DBG_ADDR,v)
#define HWIO_WCSS_A_PMU_SPM_DBG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_SPM_DBG_ADDR,m,v,HWIO_WCSS_A_PMU_SPM_DBG_IN)
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_SYS_START_ADDR_BMSK                                     0x1ff00000
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_SYS_START_ADDR_SHFT                                           0x14
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_SYS_SLEEP_STATE_BMSK                                       0x20000
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_SYS_SLEEP_STATE_SHFT                                          0x11
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_CPU_DBG_STAY_AWAKE_BMSK                                    0x10000
#define HWIO_WCSS_A_PMU_SPM_DBG_SPM_CPU_DBG_STAY_AWAKE_SHFT                                       0x10
#define HWIO_WCSS_A_PMU_SPM_DBG_AHB_SAW_HPROTNS_BMSK                                               0x2
#define HWIO_WCSS_A_PMU_SPM_DBG_AHB_SAW_HPROTNS_SHFT                                               0x1
#define HWIO_WCSS_A_PMU_SPM_DBG_SYS_SPM_DBG_NOPWRDWN_BMSK                                          0x1
#define HWIO_WCSS_A_PMU_SPM_DBG_SYS_SPM_DBG_NOPWRDWN_SHFT                                          0x0

#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x0000109c)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x0000109c)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_RMSK                                                           0x1
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_DAC_CAL_CTL_ADDR, HWIO_WCSS_A_PMU_DAC_CAL_CTL_RMSK)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_DAC_CAL_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_DAC_CAL_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_DAC_CAL_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_DAC_CAL_CTL_IN)
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_DAC_SM_SOFT_RESET_BMSK                                         0x1
#define HWIO_WCSS_A_PMU_DAC_CAL_CTL_DAC_SM_SOFT_RESET_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_BT_SW_EVENT_ADDR                                                    (WCSS_A_PMU_REG_BASE      + 0x000010a0)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_OFFS                                                    (WCSS_A_PMU_REG_BASE_OFFS + 0x000010a0)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_POR                                                     0x00000000
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SW_EVENT_ADDR, HWIO_WCSS_A_PMU_BT_SW_EVENT_RMSK)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_BT_SW_EVENT_ADDR, m)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_BT_SW_EVENT_ADDR,v)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_BT_SW_EVENT_ADDR,m,v,HWIO_WCSS_A_PMU_BT_SW_EVENT_IN)
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_BT_SW_EVENT_BMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_BT_SW_EVENT_BT_SW_EVENT_SHFT                                               0x0

#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_ADDR                                            (WCSS_A_PMU_REG_BASE      + 0x00001124)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_OFFS                                            (WCSS_A_PMU_REG_BASE_OFFS + 0x00001124)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_POR                                             0x00000000
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_ADDR, HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_RMSK)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_ADDR, m)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_ADDR,v)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_ADDR,m,v,HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_IN)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_IRIS_XO_SETTLE_TIME_BMSK                        0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIME_IRIS_XO_SETTLE_TIME_SHFT                               0x0

#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_ADDR                                       (WCSS_A_PMU_REG_BASE      + 0x00001128)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_OFFS                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00001128)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_RMSK                                              0x3
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_POR                                        0x00000000
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_POR_RMSK                                   0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_ADDR, HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_RMSK)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_ADDR, m)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_ADDR,v)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_ADDR,m,v,HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IN)
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IRIS_XO_SETTLE_TIMER_EXP_CLR_BMSK                 0x2
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IRIS_XO_SETTLE_TIMER_EXP_CLR_SHFT                 0x1
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IRIS_XO_SETTLE_TIMER_EXP_BMSK                     0x1
#define HWIO_WCSS_A_PMU_IRIS_XO_SETTLE_TIMER_CSR_IRIS_XO_SETTLE_TIMER_EXP_SHFT                     0x0

#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x0000112c)
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x0000112c)
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_TIMER_ADDR, HWIO_WCSS_A_PMU_IRIS_XO_TIMER_RMSK)
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_XO_TIMER_ADDR, m)
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_IRIS_XO_TIMER_BMSK                                    0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_XO_TIMER_IRIS_XO_TIMER_SHFT                                           0x0

#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_ADDR                                          (WCSS_A_PMU_REG_BASE      + 0x00001130)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_OFFS                                          (WCSS_A_PMU_REG_BASE_OFFS + 0x00001130)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_RMSK                                                0xff
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_POR                                           0x00000000
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_POR_RMSK                                      0xffffffff
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_ADDR, HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_RMSK)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_IN)
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_PATCH_RAM_FORCE_MEM_PERIPH_ON_BMSK                  0x80
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_PATCH_RAM_FORCE_MEM_PERIPH_ON_SHFT                   0x7
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_PATCH_RAM_FORCE_MEM_CORE_ON_BMSK                    0x40
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_PATCH_RAM_FORCE_MEM_CORE_ON_SHFT                     0x6
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CCPU_FORCE_MEM_PERIPH_ON_BMSK                       0x20
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CCPU_FORCE_MEM_PERIPH_ON_SHFT                        0x5
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CCPU_FORCE_MEM_CORE_ON_BMSK                         0x10
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CCPU_FORCE_MEM_CORE_ON_SHFT                          0x4
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_DXE_FORCE_MEM_PERIPH_ON_BMSK                         0x8
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_DXE_FORCE_MEM_PERIPH_ON_SHFT                         0x3
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_DXE_FORCE_MEM_CORE_ON_BMSK                           0x4
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_DXE_FORCE_MEM_CORE_ON_SHFT                           0x2
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CMEM_FORCE_MEM_PERIPH_ON_BMSK                        0x2
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CMEM_FORCE_MEM_PERIPH_ON_SHFT                        0x1
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CMEM_FORCE_MEM_CORE_ON_BMSK                          0x1
#define HWIO_WCSS_A_PMU_COMMON_SS_MEM_SLP_CTL_CMEM_FORCE_MEM_CORE_ON_SHFT                          0x0

#define HWIO_WCSS_A_PMU_IRIS_REG_READ_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00001134)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00001134)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_RMSK                                                  0xffff07ff
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_REG_READ_ADDR, HWIO_WCSS_A_PMU_IRIS_REG_READ_RMSK)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_IRIS_REG_READ_ADDR, m)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_IRIS_REG_READ_ADDR,v)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_IRIS_REG_READ_ADDR,m,v,HWIO_WCSS_A_PMU_IRIS_REG_READ_IN)
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_IRIS_REG_RDATA_BMSK                                   0xffff0000
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_IRIS_REG_RDATA_SHFT                                         0x10
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_IRIS_REG_ADDR_BMSK                                         0x7ff
#define HWIO_WCSS_A_PMU_IRIS_REG_READ_IRIS_REG_ADDR_SHFT                                           0x0

#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_ADDR                                                  (WCSS_A_PMU_REG_BASE      + 0x00001138)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_OFFS                                                  (WCSS_A_PMU_REG_BASE_OFFS + 0x00001138)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_RMSK                                                         0x7
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_POR                                                   0x00000000
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_COEX_CTL_ADDR, HWIO_WCSS_A_PMU_WLAN_COEX_CTL_RMSK)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_WLAN_COEX_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_WLAN_COEX_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_WLAN_COEX_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_WLAN_COEX_CTL_IN)
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_2G_TX_ON_EN_BMSK                                     0x4
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_2G_TX_ON_EN_SHFT                                     0x2
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_5G_TX_ON_EN_BMSK                                     0x2
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_5G_TX_ON_EN_SHFT                                     0x1
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_5G_MODE_BMSK                                         0x1
#define HWIO_WCSS_A_PMU_WLAN_COEX_CTL_WLAN_IN_5G_MODE_SHFT                                         0x0

#define HWIO_WCSS_A_PMU_CCPU_CTL_ADDR                                                       (WCSS_A_PMU_REG_BASE      + 0x00002000)
#define HWIO_WCSS_A_PMU_CCPU_CTL_OFFS                                                       (WCSS_A_PMU_REG_BASE_OFFS + 0x00002000)
#define HWIO_WCSS_A_PMU_CCPU_CTL_RMSK                                                             0x17
#define HWIO_WCSS_A_PMU_CCPU_CTL_POR                                                        0x00000000
#define HWIO_WCSS_A_PMU_CCPU_CTL_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_PMU_CCPU_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CCPU_CTL_ADDR, HWIO_WCSS_A_PMU_CCPU_CTL_RMSK)
#define HWIO_WCSS_A_PMU_CCPU_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CCPU_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_CCPU_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CCPU_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_CCPU_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CCPU_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_CCPU_CTL_IN)
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_STANDBYWFI_BMSK                                             0x10
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_STANDBYWFI_SHFT                                              0x4
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_REMAP_EN_BMSK                                                0x4
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_REMAP_EN_SHFT                                                0x2
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_INSERT_WAIT_FOR_INTERRUPT_CMD_EN_BMSK                        0x2
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_INSERT_WAIT_FOR_INTERRUPT_CMD_EN_SHFT                        0x1
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_HIGH_INTERRUPT_VECTOR_EN_BMSK                                0x1
#define HWIO_WCSS_A_PMU_CCPU_CTL_CCPU_HIGH_INTERRUPT_VECTOR_EN_SHFT                                0x0

#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_ADDR                                           (WCSS_A_PMU_REG_BASE      + 0x00002004)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_OFFS                                           (WCSS_A_PMU_REG_BASE_OFFS + 0x00002004)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_RMSK                                               0xffff
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_POR                                            0x00000000
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_ADDR, HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_RMSK)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_ADDR, m)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_ADDR,v)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_ADDR,m,v,HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_IN)
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_CCPU_BOOT_REMAP_ADDR_BMSK                          0xffff
#define HWIO_WCSS_A_PMU_CCPU_BOOT_REMAP_ADDR_CCPU_BOOT_REMAP_ADDR_SHFT                             0x0

#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ADDR                                                (WCSS_A_PMU_REG_BASE      + 0x00002008)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_OFFS                                                (WCSS_A_PMU_REG_BASE_OFFS + 0x00002008)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_RMSK                                                       0x1
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_POR                                                 0x00000000
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ADDR, HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_RMSK)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ADDR, m)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ADDR,v)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ADDR,m,v,HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_IN)
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ENABLE_FULL_CMEM_ACCESS_BMSK                               0x1
#define HWIO_WCSS_A_PMU_CMEM_ACCESS_CTL_ENABLE_FULL_CMEM_ACCESS_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_RXCLKCTRL
 *--------------------------------------------------------------------------*/

#define WCSS_A_RXCLKCTRL_REG_BASE                                                    (WCSS_WCSS_BASE      + 0x00016400)
#define WCSS_A_RXCLKCTRL_REG_BASE_OFFS                                               0x00016400

#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_ADDR                                       (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_OFFS                                       (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_RMSK                                            0x3ff
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_POR                                        0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_POR_RMSK                                   0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_ADDR, HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_IN)
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK3BY4_S_BMSK                                  0x200
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK3BY4_S_SHFT                                    0x9
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK1BY4_S_BMSK                                  0x100
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK1BY4_S_SHFT                                    0x8
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK160_D_BMSK                                    0x80
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK160_D_SHFT                                     0x7
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_S_BMSK                                     0x40
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_S_SHFT                                      0x6
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK40_BMSK                                       0x20
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK40_SHFT                                        0x5
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_40D_BMSK                                   0x10
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_40D_SHFT                                    0x4
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_40S_BMSK                                    0x8
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_40S_SHFT                                    0x3
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK160_BMSK                                       0x4
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK160_SHFT                                       0x2
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK_MIF_PHYDBG_INTF_BMSK                          0x2
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK_MIF_PHYDBG_INTF_SHFT                          0x1
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_BMSK                                        0x1
#define HWIO_WCSS_A_RXCLKCTRL_ROOT_CLK_EN_CLK80_SHFT                                        0x0

#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_ADDR                                  (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000004)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_OFFS                                  (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000004)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RMSK                                      0x7fff
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_POR                                   0x00001531
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_POR_RMSK                              0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_ADDR, HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_IN)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_RTT_BMSK                              0x4000
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_RTT_SHFT                                 0xe
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXFIR_DWNS_BMSK                           0x2000
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXFIR_DWNS_SHFT                              0xd
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_APB_BMSK                              0x1000
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_APB_SHFT                                 0xc
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_BMSK                                   0x800
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_AGC_SHFT                                     0xb
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_XBAR_BMSK                                  0x400
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_XBAR_SHFT                                    0xa
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RFIF_BMSK                                  0x200
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RFIF_SHFT                                    0x9
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYDBG_APB_BMSK                            0x100
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYDBG_APB_SHFT                              0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYDBG_BMSK                                 0x80
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYDBG_SHFT                                  0x7
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_CAL_EST_BMSK                                0x40
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_CAL_EST_SHFT                                 0x6
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_CAL_BMSK                                    0x20
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_CAL_SHFT                                     0x5
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXFIR_BMSK                                  0x10
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXFIR_SHFT                                   0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PMI_BMSK                                     0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PMI_SHFT                                     0x3
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYINT_BMSK                                  0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_PHYINT_SHFT                                  0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_TMUX_BMSK                                    0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_TMUX_SHFT                                    0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXB_BMSK                                     0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_CLK_EN_RXB_SHFT                                     0x0

#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR                        (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OFFS                        (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK                             0x17f
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR                         0x00000010
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR_RMSK                    0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMIRDET_BMSK                     0x100
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMIRDET_SHFT                       0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMICCA_BMSK                       0x40
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMICCA_SHFT                        0x6
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_XBAR_BMSK                         0x20
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_XBAR_SHFT                          0x5
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CAL_APB_BMSK                      0x10
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CAL_APB_SHFT                       0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CAL_BMSK                           0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CAL_SHFT                           0x3
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXFIR_BMSK                         0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXFIR_SHFT                         0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMI_BMSK                           0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PMI_SHFT                           0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXB_BMSK                           0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXB_SHFT                           0x0

#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_ADDR                    (WCSS_A_RXCLKCTRL_REG_BASE      + 0x0000000c)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_OFFS                    (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x0000000c)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_RMSK                         0x1ff
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_POR                     0x00000008
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_POR_RMSK                0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_ADDR, HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_IN)
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_CCADET_BMSK                  0x100
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_CCADET_SHFT                    0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11AC80_BMSK                0x80
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11AC80_SHFT                 0x7
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11N40_BMSK                 0x40
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11N40_SHFT                  0x6
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11A_BMSK                   0x20
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11A_SHFT                    0x5
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11B_BMSK                   0x10
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_DET11B_SHFT                    0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_APB_BMSK                       0x8
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_APB_SHFT                       0x3
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_RDET_BMSK                      0x4
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_RDET_SHFT                      0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_PWR_BMSK                       0x2
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_PWR_SHFT                       0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_MAIN_BMSK                      0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_MAIN_SHFT                      0x0

#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_ADDR                                    (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000010)
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_OFFS                                    (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000010)
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_RMSK                                           0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_POR                                     0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_POR_RMSK                                0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_VALUE_BMSK                                     0x1
#define HWIO_WCSS_A_RXCLKCTRL_APB_SYNC_RESET_VALUE_SHFT                                     0x0

#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_ADDR                     (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000014)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_OFFS                     (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000014)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_RMSK                            0x1
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_POR                      0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_POR_RMSK                 0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_ADDR, HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_IN)
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_BYP_BMSK                        0x1
#define HWIO_WCSS_A_RXCLKCTRL_CLK_PHY_MAIN2_3BY4_DIV_BYPASS_BYP_SHFT                        0x0

#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_ADDR                                         (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000018)
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_OFFS                                         (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000018)
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_RMSK                                                0xf
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_POR                                          0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_POR_RMSK                                     0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_ADDR, HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_TX_VAL_BMSK                                         0xc
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_TX_VAL_SHFT                                         0x2
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_RX_VAL_BMSK                                         0x3
#define HWIO_WCSS_A_RXCLKCTRL_BW_CONFIG_RX_VAL_SHFT                                         0x0

#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_ADDR                                       (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000020)
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_OFFS                                       (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000020)
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_RMSK                                           0xffff
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_POR                                        0x0000aa80
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_POR_RMSK                                   0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_ADDR, HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_REG_ID_BMSK                                    0xffc0
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_REG_ID_SHFT                                       0x6
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_REVISION_BMSK                                    0x38
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_REVISION_SHFT                                     0x3
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_VARIANT_BMSK                                      0x7
#define HWIO_WCSS_A_RXCLKCTRL_PHY_VERSION_VARIANT_SHFT                                      0x0

#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_ADDR                               (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000024)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_OFFS                               (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000024)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_RMSK                                      0x1
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_POR                                0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_POR_RMSK                           0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_ADDR, HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_IN)
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_PAGE_SEL_BMSK                             0x1
#define HWIO_WCSS_A_RXCLKCTRL_FAST_CH_SW_PAGE_SEL_PAGE_SEL_SHFT                             0x0

#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_ADDR                                 (WCSS_A_RXCLKCTRL_REG_BASE      + 0x00000028)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_OFFS                                 (WCSS_A_RXCLKCTRL_REG_BASE_OFFS + 0x00000028)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_RMSK                                        0x1
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_POR                                  0x00000000
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_POR_RMSK                             0x0000ffff
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_IN          \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_ADDR, HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_RMSK)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_ADDR, m)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_ADDR,v)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_ADDR,m,v,HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_IN)
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_RST_BMSK                                    0x1
#define HWIO_WCSS_A_RXCLKCTRL_ADC_FIFO_SYNC_RST_RST_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_RXACLKCTRL
 *--------------------------------------------------------------------------*/

#define WCSS_A_RXACLKCTRL_REG_BASE                                                     (WCSS_WCSS_BASE      + 0x00016000)
#define WCSS_A_RXACLKCTRL_REG_BASE_OFFS                                                0x00016000

#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_ADDR                                        (WCSS_A_RXACLKCTRL_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_OFFS                                        (WCSS_A_RXACLKCTRL_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_RMSK                                               0x7
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_POR                                         0x00000000
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_POR_RMSK                                    0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_ADDR, HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_RMSK)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_ADDR,m,v,HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_IN)
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK80_40D_BMSK                                     0x4
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK80_40D_SHFT                                     0x2
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK160_BMSK                                        0x2
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK160_SHFT                                        0x1
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK80_BMSK                                         0x1
#define HWIO_WCSS_A_RXACLKCTRL_ROOT_CLK_EN_CLK80_SHFT                                         0x0

#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_ADDR                                   (WCSS_A_RXACLKCTRL_REG_BASE      + 0x00000004)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_OFFS                                   (WCSS_A_RXACLKCTRL_REG_BASE_OFFS + 0x00000004)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RMSK                                       0xffff
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_POR                                    0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_POR_RMSK                               0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_ADDR, HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RMSK)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_ADDR,m,v,HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_IN)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_PHYCSXI_BMSK                               0x8000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_PHYCSXI_SHFT                                  0xf
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_FSCALE_BMSK                                0x4000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_FSCALE_SHFT                                   0xe
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RXA_BMSK                                   0x2000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RXA_SHFT                                      0xd
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RAHDR_BMSK                                 0x1000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RAHDR_SHFT                                    0xc
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RADSCR_BMSK                                 0x800
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RADSCR_SHFT                                   0xb
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_VIT_BMSK                                    0x400
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_VIT_SHFT                                      0xa
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_DINT_BMSK                                   0x200
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_DINT_SHFT                                     0x9
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_LMAP_BMSK                                   0x100
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_LMAP_SHFT                                     0x8
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_PTC_BMSK                                     0x80
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_PTC_SHFT                                      0x7
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RACTL_APB_BMSK                               0x40
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RACTL_APB_SHFT                                0x6
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_CHE_BMSK                                     0x20
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_CHE_SHFT                                      0x5
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_INF_BMSK                                     0x10
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_INF_SHFT                                      0x4
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_FFT_BMSK                                      0x8
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_FFT_SHFT                                      0x3
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_TDC_BMSK                                      0x4
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_TDC_SHFT                                      0x2
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_BTCF_BMSK                                     0x2
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_BTCF_SHFT                                     0x1
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RACTL_BMSK                                    0x1
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_CLK_EN_RACTL_SHFT                                    0x0

#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR                         (WCSS_A_RXACLKCTRL_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OFFS                         (WCSS_A_RXACLKCTRL_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK                             0xffff
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR                          0x00000040
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR_RMSK                     0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, m)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,v)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,m,v,HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN)
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PHYCSXI_BMSK                     0x8000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PHYCSXI_SHFT                        0xf
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_FSCALE_BMSK                      0x4000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_FSCALE_SHFT                         0xe
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXA_BMSK                         0x2000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RXA_SHFT                            0xd
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RAHDR_BMSK                       0x1000
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RAHDR_SHFT                          0xc
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RADSCR_BMSK                       0x800
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RADSCR_SHFT                         0xb
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_VIT_BMSK                          0x400
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_VIT_SHFT                            0xa
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_DINT_BMSK                         0x200
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_DINT_SHFT                           0x9
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_LMAP_BMSK                         0x100
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_LMAP_SHFT                           0x8
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PTC_BMSK                           0x80
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_PTC_SHFT                            0x7
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RACTL_APB_BMSK                     0x40
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RACTL_APB_SHFT                      0x6
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CHE_BMSK                           0x20
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_CHE_SHFT                            0x5
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_INF_BMSK                           0x10
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_INF_SHFT                            0x4
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_FFT_BMSK                            0x8
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_FFT_SHFT                            0x3
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TDC_BMSK                            0x4
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TDC_SHFT                            0x2
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_BTCF_BMSK                           0x2
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_BTCF_SHFT                           0x1
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RACTL_BMSK                          0x1
#define HWIO_WCSS_A_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RACTL_SHFT                          0x0

#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ADDR                         (WCSS_A_RXACLKCTRL_REG_BASE      + 0x0000000c)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_OFFS                         (WCSS_A_RXACLKCTRL_REG_BASE_OFFS + 0x0000000c)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_RMSK                                0x1
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_POR                          0x00000000
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_POR_RMSK                     0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ADDR, HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_RMSK)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ADDR, m)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ADDR,v)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ADDR,m,v,HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_IN)
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ANTSW_CTRL_BMSK                     0x1
#define HWIO_WCSS_A_RXACLKCTRL_DYN_ANTSW_CLK_CTRL_DISABLE_ANTSW_CTRL_SHFT                     0x0

#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_ADDR                                (WCSS_A_RXACLKCTRL_REG_BASE      + 0x00000010)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_OFFS                                (WCSS_A_RXACLKCTRL_REG_BASE_OFFS + 0x00000010)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_RMSK                                    0x1fff
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_POR                                 0x00000152
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_POR_RMSK                            0x0000ffff
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_ADDR, HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_RMSK)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_ADDR, m)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_ADDR,v)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_ADDR,m,v,HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_IN)
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_DBG_FORCE_FAST_ALWAYS_BMSK              0x1000
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_DBG_FORCE_FAST_ALWAYS_SHFT                 0xc
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_COMPLIANT_BEHAV_BMSK                     0x800
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_COMPLIANT_BEHAV_SHFT                       0xb
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_CLKCHGDLY_BMSK                           0x7e0
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_CLKCHGDLY_SHFT                             0x5
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_EXTNCLKDIVMODE40_BMSK                     0x18
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_EXTNCLKDIVMODE40_SHFT                      0x3
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_EXTNCLKDIVMODE20_BMSK                      0x6
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_EXTNCLKDIVMODE20_SHFT                      0x1
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_FORCE_CLK_DISABLE_BMSK                     0x1
#define HWIO_WCSS_A_RXACLKCTRL_MAIN1_FAST_CLK_CTRL_FORCE_CLK_DISABLE_SHFT                     0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_TXCLKCTRL
 *--------------------------------------------------------------------------*/

#define WCSS_A_TXCLKCTRL_REG_BASE                                                (WCSS_WCSS_BASE      + 0x00013000)
#define WCSS_A_TXCLKCTRL_REG_BASE_OFFS                                           0x00013000

#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_ADDR                                   (WCSS_A_TXCLKCTRL_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_OFFS                                   (WCSS_A_TXCLKCTRL_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_RMSK                                          0xf
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_POR                                    0x00000000
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_POR_RMSK                               0x0000ffff
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_ADDR, HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_RMSK)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_ADDR,m,v,HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_IN)
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK60_BMSK                                    0x8
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK60_SHFT                                    0x3
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK80_3BY4_BMSK                               0x4
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK80_3BY4_SHFT                               0x2
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK160_BMSK                                   0x2
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK160_SHFT                                   0x1
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK80_BMSK                                    0x1
#define HWIO_WCSS_A_TXCLKCTRL_ROOT_CLK_EN_CLK80_SHFT                                    0x0

#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_ADDR                              (WCSS_A_TXCLKCTRL_REG_BASE      + 0x00000004)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_OFFS                              (WCSS_A_TXCLKCTRL_REG_BASE_OFFS + 0x00000004)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_RMSK                                   0x1ff
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_POR                               0x000000ff
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_POR_RMSK                          0x0000ffff
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_IN          \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_ADDR, HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_RMSK)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_ADDR, m)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_OUT(v)      \
        out_dword(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_ADDR,v)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_ADDR,m,v,HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_IN)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TATMUX_BMSK                            0x100
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TATMUX_SHFT                              0x8
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TPC_BMSK                                0x80
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TPC_SHFT                                 0x7
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXFIR_APB_BMSK                          0x40
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXFIR_APB_SHFT                           0x6
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXFIR_BMSK                              0x20
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXFIR_SHFT                               0x5
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXB_BMSK                                0x10
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXB_SHFT                                 0x4
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXA_APB_BMSK                             0x8
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXA_APB_SHFT                             0x3
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXA_BMSK                                 0x4
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXA_SHFT                                 0x2
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXCTL_BMSK                               0x2
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_TXCTL_SHFT                               0x1
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_MPI_BMSK                                 0x1
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_CLK_EN_MPI_SHFT                                 0x0

#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR                    (WCSS_A_TXCLKCTRL_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OFFS                    (WCSS_A_TXCLKCTRL_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK                          0xff
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR                     0x00000048
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_POR_RMSK                0x0000ffff
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_RMSK)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR, m)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,v)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_ADDR,m,v,HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_IN)
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TPC_BMSK                      0x80
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TPC_SHFT                       0x7
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXFIR_APB_BMSK                0x40
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXFIR_APB_SHFT                 0x6
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXFIR_BMSK                    0x20
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXFIR_SHFT                     0x5
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXB_BMSK                      0x10
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXB_SHFT                       0x4
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXA_APB_BMSK                   0x8
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXA_APB_SHFT                   0x3
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXA_BMSK                       0x4
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXA_SHFT                       0x2
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXCTL_BMSK                     0x2
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_TXCTL_SHFT                     0x1
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_MPI_BMSK                       0x1
#define HWIO_WCSS_A_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_MPI_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_CCU
 *--------------------------------------------------------------------------*/

#define WCSS_A_CCU_REG_BASE                                                                      (WCSS_WCSS_BASE      + 0x00204000)
#define WCSS_A_CCU_REG_BASE_OFFS                                                                 0x00204000

#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ADDR                                                      (WCSS_A_CCU_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_OFFS                                                      (WCSS_A_CCU_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_RMSK                                                         0x1ffff
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_POR                                                       0x00017fff
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ADDR, HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_IN)
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_AOWBR_ROOT_CLK_ENABLE_BMSK                                   0x10000
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_AOWBR_ROOT_CLK_ENABLE_SHFT                                      0x10
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_TESTMUX_ROOT_CLK_ENABLE_BMSK                                  0x8000
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_TESTMUX_ROOT_CLK_ENABLE_SHFT                                     0xf
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_PMU_TCXO_ENABLE_CLK_BMSK                                      0x4000
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_PMU_TCXO_ENABLE_CLK_SHFT                                         0xe
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_LTE_ENABLE_CLK_BMSK                                           0x2000
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_LTE_ENABLE_CLK_SHFT                                              0xd
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_FM_ENABLE_CLK_BMSK                                            0x1000
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_FM_ENABLE_CLK_SHFT                                               0xc
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_BT_ENABLE_CLK_BMSK                                             0x800
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_BT_ENABLE_CLK_SHFT                                               0xb
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_TIC_ENABLE_CLK_BMSK                                            0x400
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_TIC_ENABLE_CLK_SHFT                                              0xa
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ROM_ENABLE_CLK_BMSK                                            0x200
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_ROM_ENABLE_CLK_SHFT                                              0x9
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_SPDM_ENABLE_CLK_BMSK                                           0x100
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_SPDM_ENABLE_CLK_SHFT                                             0x8
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CDAHB_ENABLE_CLK_BMSK                                           0x80
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CDAHB_ENABLE_CLK_SHFT                                            0x7
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CCAHB_ENABLE_CLK_BMSK                                           0x40
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CCAHB_ENABLE_CLK_SHFT                                            0x6
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_A2XB_ENABLE_CLK_BMSK                                            0x20
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_A2XB_ENABLE_CLK_SHFT                                             0x5
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_A2AB_ENABLE_CLK_BMSK                                            0x10
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_A2AB_ENABLE_CLK_SHFT                                             0x4
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_RRI_ENABLE_CLK_BMSK                                              0x8
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_RRI_ENABLE_CLK_SHFT                                              0x3
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_DXE_ENABLE_CLK_BMSK                                              0x4
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_DXE_ENABLE_CLK_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CMEM_ENABLE_CLK_BMSK                                             0x2
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CMEM_ENABLE_CLK_SHFT                                             0x1
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CCPU_ENABLE_CLK_BMSK                                             0x1
#define HWIO_WCSS_A_CCU_CCU_ENABLE_CLK_CCPU_ENABLE_CLK_SHFT                                             0x0

#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x00000004)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x00000004)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_RMSK                                                 0x3ffff
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_POR                                               0x0002c5f0
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_ADDR, HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_RMSK)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_IN)
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_AOWBR_CLKGATE_DISABLE_BMSK                           0x20000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_AOWBR_CLKGATE_DISABLE_SHFT                              0x11
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_TESTMUX_CLKGATE_DISABLE_BMSK                         0x10000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_TESTMUX_CLKGATE_DISABLE_SHFT                            0x10
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_PMU_TCXO_DISABLE_CLK_GATING_BMSK                      0x8000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_PMU_TCXO_DISABLE_CLK_GATING_SHFT                         0xf
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_PMU_DISABLE_CLK_GATING_BMSK                           0x4000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_PMU_DISABLE_CLK_GATING_SHFT                              0xe
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_LTE_DISABLE_CLK_GATING_BMSK                           0x2000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_LTE_DISABLE_CLK_GATING_SHFT                              0xd
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_FM_DISABLE_CLK_GATING_BMSK                            0x1000
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_FM_DISABLE_CLK_GATING_SHFT                               0xc
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_BT_DISABLE_CLK_GATING_BMSK                             0x800
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_BT_DISABLE_CLK_GATING_SHFT                               0xb
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_TIC_DISABLE_CLK_GATING_BMSK                            0x400
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_TIC_DISABLE_CLK_GATING_SHFT                              0xa
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_AXI_FABRIC_DISABLE_CLK_GATING_BMSK                     0x200
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_AXI_FABRIC_DISABLE_CLK_GATING_SHFT                       0x9
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_SPDM_DISABLE_CLK_GATING_BMSK                           0x100
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_SPDM_DISABLE_CLK_GATING_SHFT                             0x8
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CDAHB_DISABLE_CLK_GATING_BMSK                           0x80
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CDAHB_DISABLE_CLK_GATING_SHFT                            0x7
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CCAHB_DISABLE_CLK_GATING_BMSK                           0x40
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CCAHB_DISABLE_CLK_GATING_SHFT                            0x6
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_A2XB_DISABLE_CLK_GATING_BMSK                            0x20
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_A2XB_DISABLE_CLK_GATING_SHFT                             0x5
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_A2AB_DISABLE_CLK_GATING_BMSK                            0x10
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_A2AB_DISABLE_CLK_GATING_SHFT                             0x4
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_RRI_DISABLE_CLK_GATING_BMSK                              0x8
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_RRI_DISABLE_CLK_GATING_SHFT                              0x3
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_DXE_DISABLE_CLK_GATING_BMSK                              0x4
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_DXE_DISABLE_CLK_GATING_SHFT                              0x2
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CMEM_DISABLE_CLK_GATING_BMSK                             0x2
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CMEM_DISABLE_CLK_GATING_SHFT                             0x1
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CCPU_DISABLE_CLK_GATING_BMSK                             0x1
#define HWIO_WCSS_A_CCU_CCU_DISABLE_CLK_GATING_CCPU_DISABLE_CLK_GATING_SHFT                             0x0

#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ADDR                                          (WCSS_A_CCU_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_OFFS                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_RMSK                                              0x7fff
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_POR                                           0x000040f0
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_POR_RMSK                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ADDR, HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_RMSK)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_IN)
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_AOWBR_GCU_DISABLE_CLK_GATING_BMSK                 0x4000
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_AOWBR_GCU_DISABLE_CLK_GATING_SHFT                    0xe
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_LTE_GCU_DISABLE_CLK_GATING_BMSK                   0x2000
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_LTE_GCU_DISABLE_CLK_GATING_SHFT                      0xd
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_FM_GCU_DISABLE_CLK_GATING_BMSK                    0x1000
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_FM_GCU_DISABLE_CLK_GATING_SHFT                       0xc
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_BT_GCU_DISABLE_CLK_GATING_BMSK                     0x800
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_BT_GCU_DISABLE_CLK_GATING_SHFT                       0xb
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_TIC_GCU_DISABLE_CLK_GATING_BMSK                    0x400
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_TIC_GCU_DISABLE_CLK_GATING_SHFT                      0xa
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ROM_GCU_DISABLE_CLK_GATING_BMSK                    0x200
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_ROM_GCU_DISABLE_CLK_GATING_SHFT                      0x9
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_SPDM_GCU_DISABLE_CLK_GATING_BMSK                   0x100
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_SPDM_GCU_DISABLE_CLK_GATING_SHFT                     0x8
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CDAHB_GCU_DISABLE_CLK_GATING_BMSK                   0x80
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CDAHB_GCU_DISABLE_CLK_GATING_SHFT                    0x7
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CCAHB_GCU_DISABLE_CLK_GATING_BMSK                   0x40
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CCAHB_GCU_DISABLE_CLK_GATING_SHFT                    0x6
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_A2XB_GCU_DISABLE_CLK_GATING_BMSK                    0x20
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_A2XB_GCU_DISABLE_CLK_GATING_SHFT                     0x5
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_A2AB_GCU_DISABLE_CLK_GATING_BMSK                    0x10
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_A2AB_GCU_DISABLE_CLK_GATING_SHFT                     0x4
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_RRI_GCU_DISABLE_CLK_GATING_BMSK                      0x8
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_RRI_GCU_DISABLE_CLK_GATING_SHFT                      0x3
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_DXE_GCU_DISABLE_CLK_GATING_BMSK                      0x4
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_DXE_GCU_DISABLE_CLK_GATING_SHFT                      0x2
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CMEM_GCU_DISABLE_CLK_GATING_BMSK                     0x2
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CMEM_GCU_DISABLE_CLK_GATING_SHFT                     0x1
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CCPU_GCU_DISABLE_CLK_GATING_BMSK                     0x1
#define HWIO_WCSS_A_CCU_CCU_GCU_DISABLE_CLK_GATING_CCPU_GCU_DISABLE_CLK_GATING_SHFT                     0x0

#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_ADDR                                                    (WCSS_A_CCU_REG_BASE      + 0x0000000c)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_OFFS                                                    (WCSS_A_CCU_REG_BASE_OFFS + 0x0000000c)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_RMSK                                                           0x7
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_POR                                                     0x00000000
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_WMAC_SYNC_RST_CLK_EN_OVERRIDE_BMSK                             0x4
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_WMAC_SYNC_RST_CLK_EN_OVERRIDE_SHFT                             0x2
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_CMEM_MEM_CLK_ENABLED_BMSK                                      0x2
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_CMEM_MEM_CLK_ENABLED_SHFT                                      0x1
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_CMEM_TEST_CLK_GATE_DISABLE_BMSK                                0x1
#define HWIO_WCSS_A_CCU_CCU_CRCM_CONTROL_CMEM_TEST_CLK_GATE_DISABLE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ADDR                                                      (WCSS_A_CCU_REG_BASE      + 0x00000010)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_OFFS                                                      (WCSS_A_CCU_REG_BASE_OFFS + 0x00000010)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_RMSK                                                         0x7ffff
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_POR                                                       0x00000000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ADDR, HWIO_WCSS_A_CCU_CCU_SOFT_RESET_RMSK)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_SOFT_RESET_IN)
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_AOWBR_SOFT_RESET_BMSK                                        0x40000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_AOWBR_SOFT_RESET_SHFT                                           0x12
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_TESTMUX_SOFT_RESET_BMSK                                      0x20000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_TESTMUX_SOFT_RESET_SHFT                                         0x11
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPARE_16_BMSK                                                0x10000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPARE_16_SHFT                                                   0x10
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPARE_15_BMSK                                                 0x8000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPARE_15_SHFT                                                    0xf
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_PMU_AHB_SOFT_RESET_BMSK                                       0x4000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_PMU_AHB_SOFT_RESET_SHFT                                          0xe
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_LTE_SOFT_RESET_BMSK                                           0x2000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_LTE_SOFT_RESET_SHFT                                              0xd
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_FM_SOFT_RESET_BMSK                                            0x1000
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_FM_SOFT_RESET_SHFT                                               0xc
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_BT_SOFT_RESET_BMSK                                             0x800
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_BT_SOFT_RESET_SHFT                                               0xb
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_TIC_SOFT_RESET_BMSK                                            0x400
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_TIC_SOFT_RESET_SHFT                                              0xa
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ROM_SOFT_RESET_BMSK                                            0x200
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_ROM_SOFT_RESET_SHFT                                              0x9
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPDM_SOFT_RESET_BMSK                                           0x100
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_SPDM_SOFT_RESET_SHFT                                             0x8
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CDAHB_SOFT_RESET_BMSK                                           0x80
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CDAHB_SOFT_RESET_SHFT                                            0x7
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CCAHB_SOFT_RESET_BMSK                                           0x40
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CCAHB_SOFT_RESET_SHFT                                            0x6
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_A2XB_SOFT_RESET_BMSK                                            0x20
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_A2XB_SOFT_RESET_SHFT                                             0x5
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_A2AB_SOFT_RESET_BMSK                                            0x10
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_A2AB_SOFT_RESET_SHFT                                             0x4
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_RRI_SOFT_RESET_BMSK                                              0x8
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_RRI_SOFT_RESET_SHFT                                              0x3
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_DXE_SOFT_RESET_BMSK                                              0x4
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_DXE_SOFT_RESET_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CMEM_SOFT_RESET_BMSK                                             0x2
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CMEM_SOFT_RESET_SHFT                                             0x1
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CCPU_SOFT_RESET_BMSK                                             0x1
#define HWIO_WCSS_A_CCU_CCU_SOFT_RESET_CCPU_SOFT_RESET_SHFT                                             0x0

#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x000010f4)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x000010f4)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ADDR, HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_IN)
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_SPARE_BMSK                                            0xfffff000
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_SPARE_SHFT                                                   0xc
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_EN_BMSK                             0x800
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_EN_SHFT                               0xb
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_SEL_BMSK                            0x400
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_SEL_SHFT                              0xa
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_VALUE_BMSK                          0x200
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCU_TESTMUX_SW_TRIGGER_VALUE_SHFT                            0x9
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ECAHB_VITALS_TESTBUS_ENABLE_BMSK                           0x100
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ECAHB_VITALS_TESTBUS_ENABLE_SHFT                             0x8
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ECAHB_TESTBUS_ENABLE_BMSK                                   0x80
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_ECAHB_TESTBUS_ENABLE_SHFT                                    0x7
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_A2AB_TESTBUS_SEL_BMSK                                       0x70
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_A2AB_TESTBUS_SEL_SHFT                                        0x4
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CDAHB_VITALS_TESTBUS_ENABLE_BMSK                             0x8
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CDAHB_VITALS_TESTBUS_ENABLE_SHFT                             0x3
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CDAHB_TESTBUS_ENABLE_BMSK                                    0x4
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CDAHB_TESTBUS_ENABLE_SHFT                                    0x2
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCAHB_VITALS_TESTBUS_ENABLE_BMSK                             0x2
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCAHB_VITALS_TESTBUS_ENABLE_SHFT                             0x1
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCAHB_TESTBUS_ENABLE_BMSK                                    0x1
#define HWIO_WCSS_A_CCU_CCU_SPARE_TEST_CTL_CCAHB_TESTBUS_ENABLE_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x000010f8)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x000010f8)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_RMSK                                                   0xffffff77
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_ADDR, HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_IN)
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_SPARE_BMSK                                             0xffffff00
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_SPARE_SHFT                                                    0x8
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_TRC_MAIN_CTRL_STE_BMSK                                       0x70
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_TRC_MAIN_CTRL_STE_SHFT                                        0x4
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_TRC_CMEM_WRCTL_STE_BMSK                                       0x7
#define HWIO_WCSS_A_CCU_CCU_SPARE_INT_CTL_TRC_CMEM_WRCTL_STE_SHFT                                       0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x00001000)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x00001000)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_RMSK                                                   0xfffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA3_BMSK                                               0xfe00000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA3_SHFT                                                    0x15
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA2_BMSK                                                0x1fc000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA2_SHFT                                                     0xe
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA1_BMSK                                                  0x3f80
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA1_SHFT                                                     0x7
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA0_BMSK                                                    0x7f
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR1_BA0_SHFT                                                     0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x00001004)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x00001004)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_RMSK                                                   0xfffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA7_BMSK                                               0xfe00000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA7_SHFT                                                    0x15
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA6_BMSK                                                0x1fc000
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA6_SHFT                                                     0xe
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA5_BMSK                                                  0x3f80
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA5_SHFT                                                     0x7
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA4_BMSK                                                    0x7f
#define HWIO_WCSS_A_CCU_CCU_ROM_BASE_ADDR2_BA4_SHFT                                                     0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001008)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001008)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_SA1_BMSK                                             0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_SA1_SHFT                                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_SA0_BMSK                                                 0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR1_SA0_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x0000100c)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x0000100c)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_SA3_BMSK                                             0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_SA3_SHFT                                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_SA2_BMSK                                                 0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR2_SA2_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001010)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001010)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_SA5_BMSK                                             0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_SA5_SHFT                                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_SA4_BMSK                                                 0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR3_SA4_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001014)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001014)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_SA7_BMSK                                             0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_SA7_SHFT                                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_SA6_BMSK                                                 0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_START_ADDR4_SA6_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001018)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001018)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_EA1_BMSK                                               0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_EA1_SHFT                                                     0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_EA0_BMSK                                                   0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR1_EA0_SHFT                                                      0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x0000101c)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x0000101c)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_EA3_BMSK                                               0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_EA3_SHFT                                                     0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_EA2_BMSK                                                   0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR2_EA2_SHFT                                                      0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001020)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001020)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_EA5_BMSK                                               0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_EA5_SHFT                                                     0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_EA4_BMSK                                                   0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR3_EA4_SHFT                                                      0x0

#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001024)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001024)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_ADDR, HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_IN)
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_EA7_BMSK                                               0xffff0000
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_EA7_SHFT                                                     0x10
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_EA6_BMSK                                                   0xffff
#define HWIO_WCSS_A_CCU_CCU_ROM_END_ADDR4_EA6_SHFT                                                      0x0

#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x0000102c)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x0000102c)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_RMSK                                                      0xfff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_CCU_AOWBR_CFG_WBR_TESTBUS_SEL_BMSK                        0xf00
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_CCU_AOWBR_CFG_WBR_TESTBUS_SEL_SHFT                          0x8
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_CCU_TESTBUS_SEL_BMSK                                       0xf0
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_CCU_TESTBUS_SEL_SHFT                                        0x4
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_MODULE_SEL_BMSK                                             0xf
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_CONTROL_MODULE_SEL_SHFT                                             0x0

#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001030)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001030)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_ADDR, HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_TESTBUS_LOWER_BMSK                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_LOWER_TESTBUS_LOWER_SHFT                                            0x0

#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001034)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001034)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_RMSK                                                       0x1fff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_ADDR, HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_TESTBUS_UPPER_BMSK                                         0x1fff
#define HWIO_WCSS_A_CCU_CCU_TESTBUS_UPPER_TESTBUS_UPPER_SHFT                                            0x0

#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR                                               (WCSS_A_CCU_REG_BASE      + 0x00001038)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_OFFS                                               (WCSS_A_CCU_REG_BASE_OFFS + 0x00001038)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_RMSK                                                      0x1
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_POR                                                0x00000000
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_RRI_SW_REG_REINIT_P_BMSK                                  0x1
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_RRI_SW_REG_REINIT_P_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_ADDR                                          (WCSS_A_CCU_REG_BASE      + 0x0000103c)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_OFFS                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x0000103c)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_RMSK                                          0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_POR                                           0x00000000
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_POR_RMSK                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_IN)
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_RRI_SW_REG_REINIT_ADDR_BMSK                   0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_RRI_SW_REG_REINIT_ADDR_RRI_SW_REG_REINIT_ADDR_SHFT                          0x2

#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x00001040)
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x00001040)
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_RMSK                                           0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_RRI_POLL_CMD_ERR_ADDR_BMSK                     0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_RRI_POLL_CMD_ERR_ADDR_RRI_POLL_CMD_ERR_ADDR_SHFT                            0x2

#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_ADDR                                                    (WCSS_A_CCU_REG_BASE      + 0x00001044)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_OFFS                                                    (WCSS_A_CCU_REG_BASE_OFFS + 0x00001044)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_RMSK                                                     0xfffffff
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_POR                                                     0x00000000
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_ADDR, HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_RMSK)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_IN)
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_SW_REG_REINIT_CMD_EXT_BASE_ADDR_BMSK             0xff00000
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_SW_REG_REINIT_CMD_EXT_BASE_ADDR_SHFT                  0x14
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_RRI_CCU_ENCODED_FSM_BMSK                                   0xf8000
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_RRI_CCU_ENCODED_FSM_SHFT                                       0xf
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_TESTBUS_SEL_BMSK                                    0x7800
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_TESTBUS_SEL_SHFT                                       0xb
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_GOTO_IDLE_BMSK                                       0x400
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_GOTO_IDLE_SHFT                                         0xa
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ERR_STATE_CFG_BMSK                                   0x200
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ERR_STATE_CFG_SHFT                                     0x9
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ERR_EXIT_BMSK                                        0x100
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ERR_EXIT_SHFT                                          0x8
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ONE_USEC_LIMIT_BMSK                                   0xff
#define HWIO_WCSS_A_CCU_CCU_RRI_MISC_CFG_CCU_RRI_ONE_USEC_LIMIT_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_ADDR                                                        (WCSS_A_CCU_REG_BASE      + 0x0000104c)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_OFFS                                                        (WCSS_A_CCU_REG_BASE_OFFS + 0x0000104c)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_RMSK                                                           0x1ffff
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_POR                                                         0x00012000
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MISC_CTL_ADDR, HWIO_WCSS_A_CCU_CCU_MISC_CTL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MISC_CTL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MISC_CTL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MISC_CTL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MISC_CTL_IN)
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_A9SS_JTAG_SYNC_EN_BMSK                                0x10000
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_A9SS_JTAG_SYNC_EN_SHFT                                   0x10
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_SPM_ACK_EXTEND_COUNT_VAL_BMSK                          0xff00
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_SPM_ACK_EXTEND_COUNT_VAL_SHFT                             0x8
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_DISABLE_SPM_ACK_LOGIC_BMSK                               0x80
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_DISABLE_SPM_ACK_LOGIC_SHFT                                0x7
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_WRAP8_DISABLE_BMSK                                       0x40
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCU_CCPU_WRAP8_DISABLE_SHFT                                        0x6
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_CMEM_TIMEOUT_CHK_EN_BMSK                                     0x20
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_CMEM_TIMEOUT_CHK_EN_SHFT                                      0x5
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_STATUS_COUNT_RESET_BMSK                                      0x10
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_STATUS_COUNT_RESET_SHFT                                       0x4
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_STATUS_COUNT_EN_BMSK                                          0x8
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_CCPU_STATUS_COUNT_EN_SHFT                                          0x3
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_ITCM_ENABLE_BMSK                                                   0x4
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_ITCM_ENABLE_SHFT                                                   0x2
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_GAS2CRIF_WR_CLK_GATE_DISABLE_BMSK                                  0x2
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_GAS2CRIF_WR_CLK_GATE_DISABLE_SHFT                                  0x1
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_GAS2CRIF_NS_SELECT_BMSK                                            0x1
#define HWIO_WCSS_A_CCU_CCU_MISC_CTL_GAS2CRIF_NS_SELECT_SHFT                                            0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_ADDR                                                (WCSS_A_CCU_REG_BASE      + 0x00001050)
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_OFFS                                                (WCSS_A_CCU_REG_BASE_OFFS + 0x00001050)
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_POR                                                 0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_CCPU_STALL_COUNT_BMSK                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_STALL_COUNT_CCPU_STALL_COUNT_SHFT                                      0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_ADDR                                               (WCSS_A_CCU_REG_BASE      + 0x00001054)
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_OFFS                                               (WCSS_A_CCU_REG_BASE_OFFS + 0x00001054)
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_POR                                                0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_CCPU_ACTIVE_COUNT_BMSK                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_ACTIVE_COUNT_CCPU_ACTIVE_COUNT_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_ADDR                                               (WCSS_A_CCU_REG_BASE      + 0x00001058)
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_OFFS                                               (WCSS_A_CCU_REG_BASE_OFFS + 0x00001058)
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_POR                                                0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_POR_RMSK                                           0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_CCPU_INVALID_ADDR_BMSK                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_INVALID_ADDR_CCPU_INVALID_ADDR_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x0000105c)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x0000105c)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_CCPU_LAST_ADDR0_BMSK                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR0_CCPU_LAST_ADDR0_SHFT                                        0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001060)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001060)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_CCPU_LAST_ADDR1_BMSK                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR1_CCPU_LAST_ADDR1_SHFT                                        0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001064)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001064)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_CCPU_LAST_ADDR2_BMSK                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_LAST_ADDR2_CCPU_LAST_ADDR2_SHFT                                        0x0

#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001068)
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001068)
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_A2AB_CCU_AHB_ERR_ADDR_BMSK                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_A2AB_ERR_ADDR_A2AB_CCU_AHB_ERR_ADDR_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_ADDR                                                        (WCSS_A_CCU_REG_BASE      + 0x0000106c)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_OFFS                                                        (WCSS_A_CCU_REG_BASE_OFFS + 0x0000106c)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_RMSK                                                               0x1
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_POR                                                         0x00000000
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_CTL_ADDR, HWIO_WCSS_A_CCU_CCU_A2AB_CTL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_CTL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_A2AB_CTL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_A2AB_CTL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_A2AB_CTL_IN)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_A2AB_AHB_ERR_CLEAR_BMSK                                            0x1
#define HWIO_WCSS_A_CCU_CCU_A2AB_CTL_A2AB_AHB_ERR_CLEAR_SHFT                                            0x0

#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_ADDR                                                        (WCSS_A_CCU_REG_BASE      + 0x00001070)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_OFFS                                                        (WCSS_A_CCU_REG_BASE_OFFS + 0x00001070)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_RMSK                                                               0xf
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_POR                                                         0x00000000
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_POR_RMSK                                                    0xffffffff
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_CFG_ADDR, HWIO_WCSS_A_CCU_CCU_A2AB_CFG_RMSK)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_A2AB_CFG_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_A2AB_CFG_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_A2AB_CFG_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_A2AB_CFG_IN)
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_CCU_A2AB_CFG_HREADY_LIMIT_BMSK                                     0xf
#define HWIO_WCSS_A_CCU_CCU_A2AB_CFG_CCU_A2AB_CFG_HREADY_LIMIT_SHFT                                     0x0

#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_ADDR                                                       (WCSS_A_CCU_REG_BASE      + 0x00001074)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_OFFS                                                       (WCSS_A_CCU_REG_BASE_OFFS + 0x00001074)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_RMSK                                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_POR                                                        0x00000000
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_POR_RMSK                                                   0xffffffff
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_IN)
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_A2AB_WRAP_ADDR_BMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_WRAP_ADDR_A2AB_WRAP_ADDR_SHFT                                               0x0

#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x00001078)
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x00001078)
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_AOWBR_CCU_AHB_ERR_ADDR_BMSK                           0xffffffff
#define HWIO_WCSS_A_CCU_CCU_AOWBR_ERR_ADDR_AOWBR_CCU_AHB_ERR_ADDR_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_ADDR                                         (WCSS_A_CCU_REG_BASE      + 0x00002000)
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_OFFS                                         (WCSS_A_CCU_REG_BASE_OFFS + 0x00002000)
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_RMSK                                                0xf
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_POR                                          0x00000000
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_POR_RMSK                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_MBX_INT_STATUS_BMSK                                 0xf
#define HWIO_WCSS_A_CCU_CCU_CCPU_TO_MSM_MB_INT_STAT_MBX_INT_STATUS_SHFT                                 0x0

#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_ADDR                                         (WCSS_A_CCU_REG_BASE      + 0x00002004)
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_OFFS                                         (WCSS_A_CCU_REG_BASE_OFFS + 0x00002004)
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_RMSK                                                0xf
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_POR                                          0x00000000
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_POR_RMSK                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_ADDR, HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_MBX_INT_STATUS_BMSK                                 0xf
#define HWIO_WCSS_A_CCU_CCU_MSM_TO_CCPU_MB_INT_STAT_MBX_INT_STATUS_SHFT                                 0x0

#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002008)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002008)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_POR                                                      0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000200c)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000200c)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB0_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002010)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002010)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_POR                                                      0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00002014)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00002014)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB1_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002018)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002018)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_POR                                                      0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000201c)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000201c)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB2_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002020)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002020)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_POR                                                      0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00002024)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00002024)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB3_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002028)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002028)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_POR                                                      0x00000002
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000202c)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000202c)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB4_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002030)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002030)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_POR                                                      0x00000002
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00002034)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00002034)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB5_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002038)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002038)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_POR                                                      0x00000002
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000203c)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000203c)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB6_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00002040)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00002040)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_RMSK                                                     0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_POR                                                      0x00000002
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_ADDR, HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_IN)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_MAILBOX_VALUE_BMSK                                       0xfffffffc
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_MAILBOX_VALUE_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_INT_DIRECTION_BMSK                                              0x2
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_INT_DIRECTION_SHFT                                              0x1
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_MB_RESET_BMSK                                                   0x1
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_MB_RESET_SHFT                                                   0x0

#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00002044)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00002044)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_RMSK                                               0x70007
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_ADDR, HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_WRITE_CNT_BMSK                                     0x70000
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_WRITE_CNT_SHFT                                        0x10
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_READ_CNT_BMSK                                          0x7
#define HWIO_WCSS_A_CCU_CCU_MB7_CONTROL_COUNTERS_READ_CNT_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX0_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020b0)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020b0)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX0_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX0_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX0_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX0_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX0_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX0_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX0_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX1_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020b4)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020b4)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX1_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX1_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX1_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX1_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX1_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX2_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020b8)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020b8)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX2_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX2_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX2_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX2_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX2_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX3_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020bc)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020bc)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX3_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX3_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX3_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX3_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX3_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX3_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX3_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX4_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020c0)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020c0)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX4_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX4_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX4_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX4_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX4_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX4_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX4_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX5_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020c4)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020c4)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX5_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX5_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX5_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX5_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX5_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX5_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX5_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX6_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020c8)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020c8)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX6_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX6_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX6_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX6_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX6_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX6_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX6_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_MUTEX7_ADDR                                                          (WCSS_A_CCU_REG_BASE      + 0x000020cc)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_OFFS                                                          (WCSS_A_CCU_REG_BASE_OFFS + 0x000020cc)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_RMSK                                                          0x8000ffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_POR                                                           0x00000101
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_POR_RMSK                                                      0xffffffff
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX7_ADDR, HWIO_WCSS_A_CCU_CCU_MUTEX7_RMSK)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_MUTEX7_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_MUTEX7_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_MUTEX7_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_MUTEX7_IN)
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_RESET_BMSK                                                    0x80000000
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_RESET_SHFT                                                          0x1f
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_MAXCOUNT_BMSK                                                     0xff00
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_MAXCOUNT_SHFT                                                        0x8
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_CURRENTCOUNT_BMSK                                                   0xff
#define HWIO_WCSS_A_CCU_CCU_MUTEX7_CURRENTCOUNT_SHFT                                                    0x0

#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x0000107c)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x0000107c)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_RMSK                                                         0x3
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_ADDR, HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_IN)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_CCU_TRC_BUF_CFG_BMSK                                         0x2
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_CCU_TRC_BUF_CFG_SHFT                                         0x1
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_CCU_TRC_ENABLE_BMSK                                          0x1
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL1_CCU_TRC_ENABLE_SHFT                                          0x0

#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x00001080)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x00001080)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_RMSK                                                  0x7fff7fff
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_POR                                                   0x7fff0000
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_ADDR, HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_IN)
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_CCU_TRC_END_ADDR_BMSK                                 0x7fff0000
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_CCU_TRC_END_ADDR_SHFT                                       0x10
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_CCU_TRC_START_ADDR_BMSK                                   0x7fff
#define HWIO_WCSS_A_CCU_CCU_TRACE_CONTROL2_CCU_TRC_START_ADDR_SHFT                                      0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00001084)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00001084)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_CCU_WFT_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_CCU_WFT_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_CCU_WFT_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_CAPTURE_CTRL_CCU_WFT_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x00001088)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x00001088)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_WFT_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000108c)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000108c)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_CCU_TS1_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_CCU_TS1_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_CCU_TS1_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_CAPTURE_CTRL_CCU_TS1_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x00001090)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x00001090)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x00001094)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x00001094)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_RMSK                                            0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_CCU_TRIGGER_MASK_BMSK                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_MASK_CCU_TRIGGER_MASK_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x00001098)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x00001098)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_RMSK                                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_CCU_TRIGGER_VALUE_BMSK                         0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS1_TRIGGER_VALUE_CCU_TRIGGER_VALUE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x0000109c)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x0000109c)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_CCU_TS2_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_CCU_TS2_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_CCU_TS2_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_CAPTURE_CTRL_CCU_TS2_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x000010a0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x000010a0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010a4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010a4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_RMSK                                            0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_CCU_TRIGGER_MASK_BMSK                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_MASK_CCU_TRIGGER_MASK_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x000010a8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x000010a8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_RMSK                                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_CCU_TRIGGER_VALUE_BMSK                         0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS2_TRIGGER_VALUE_CCU_TRIGGER_VALUE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010ac)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010ac)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_CCU_TS3_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_CCU_TS3_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_CCU_TS3_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_CAPTURE_CTRL_CCU_TS3_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x000010b0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x000010b0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010b4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010b4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_RMSK                                            0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_CCU_TRIGGER_MASK_BMSK                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_MASK_CCU_TRIGGER_MASK_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x000010b8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x000010b8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_RMSK                                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_CCU_TRIGGER_VALUE_BMSK                         0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS3_TRIGGER_VALUE_CCU_TRIGGER_VALUE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010bc)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010bc)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_CCU_TS4_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_CCU_TS4_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_CCU_TS4_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_CAPTURE_CTRL_CCU_TS4_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x000010c0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x000010c0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010c4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010c4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_RMSK                                            0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_CCU_TRIGGER_MASK_BMSK                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_MASK_CCU_TRIGGER_MASK_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x000010c8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x000010c8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_RMSK                                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_CCU_TRIGGER_VALUE_BMSK                         0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS4_TRIGGER_VALUE_CCU_TRIGGER_VALUE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010cc)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010cc)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_CCU_TS5_CAPTURE_MODE_BMSK                       0xc0000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_CCU_TS5_CAPTURE_MODE_SHFT                             0x1e
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_CCU_TS5_CAPTURE_MASK_BMSK                       0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_CAPTURE_CTRL_CCU_TS5_CAPTURE_MASK_SHFT                              0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x000010d0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x000010d0)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_BMSK                        0xffff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_MAX_CAPTURE_COUNT_SHFT                              0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_SPARE2_BMSK                                       0xffe0
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_SPARE2_SHFT                                          0x5
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_BMSK                           0x1f
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_STATE_CTRL_CCU_TS_TRANSITION_ENABLE_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_ADDR                                            (WCSS_A_CCU_REG_BASE      + 0x000010d4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_OFFS                                            (WCSS_A_CCU_REG_BASE_OFFS + 0x000010d4)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_RMSK                                            0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_POR                                             0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_POR_RMSK                                        0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_CCU_TRIGGER_MASK_BMSK                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_MASK_CCU_TRIGGER_MASK_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x000010d8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x000010d8)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_RMSK                                           0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_IN)
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_CCU_TRIGGER_VALUE_BMSK                         0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TS5_TRIGGER_VALUE_CCU_TRIGGER_VALUE_SHFT                                0x0

#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x000010dc)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x000010dc)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_RMSK                                                    0xff00ff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_ADDR, HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_RMSK)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_IN)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_RX_DATA_AVAIL_DXE_CHANNEL_SELECT_BMSK                   0xff0000
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_RX_DATA_AVAIL_DXE_CHANNEL_SELECT_SHFT                       0x10
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_XFER_DONE_DXE_CHANNEL_SELECT_BMSK                           0xff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_XFER_DONE_DXE_CHANNEL_SELECT_SHFT                            0x0

#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_ADDR                                           (WCSS_A_CCU_REG_BASE      + 0x000010e0)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_OFFS                                           (WCSS_A_CCU_REG_BASE_OFFS + 0x000010e0)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_RMSK                                             0xff00ff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_POR                                            0x00000000
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_POR_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_ADDR, HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_RX_DATA_AVAIL_DXE_CHANNEL_STATUS_BMSK            0xff0000
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_RX_DATA_AVAIL_DXE_CHANNEL_STATUS_SHFT                0x10
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_XFER_DONE_DXE_CHANNEL_STATUS_BMSK                    0xff
#define HWIO_WCSS_A_CCU_CCU_DXE_INT_SELECT_STATUS_XFER_DONE_DXE_CHANNEL_STATUS_SHFT                     0x0

#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x000010e4)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x000010e4)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_RMSK                                                   0xffffff
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADDR, HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADDR,v)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADDR,m,v,HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_IN)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL7_ENABLE_BMSK                               0x800000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL7_ENABLE_SHFT                                   0x17
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL6_ENABLE_BMSK                               0x400000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL6_ENABLE_SHFT                                   0x16
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL5_ENABLE_BMSK                               0x200000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL5_ENABLE_SHFT                                   0x15
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL4_ENABLE_BMSK                               0x100000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL4_ENABLE_SHFT                                   0x14
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL3_ENABLE_BMSK                                0x80000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL3_ENABLE_SHFT                                   0x13
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL2_ENABLE_BMSK                                0x40000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL2_ENABLE_SHFT                                   0x12
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL1_ENABLE_BMSK                                0x20000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL1_ENABLE_SHFT                                   0x11
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL0_ENABLE_BMSK                                0x10000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DXE_CHANNEL0_ENABLE_SHFT                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_AOWBR_TIMEOUT_INTR_EN_BMSK                               0x8000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_AOWBR_TIMEOUT_INTR_EN_SHFT                                  0xf
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_AOWBR_AHB_ERR_INTR_EN_BMSK                               0x4000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_AOWBR_AHB_ERR_INTR_EN_SHFT                                  0xe
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_CCU_SPARE_BMSK                                           0x3000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_CCU_SPARE_SHFT                                              0xc
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MAC_HOST_INTR_EN_BMSK                                     0x800
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MAC_HOST_INTR_EN_SHFT                                       0xb
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADU_ERR_WQ10_WQ13_DAVAIL_INTR_EN_BMSK                     0x400
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_ADU_ERR_WQ10_WQ13_DAVAIL_INTR_EN_SHFT                       0xa
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DPU_ERR_WQ8_WQ9_DAVAIL_INTR_EN_BMSK                       0x200
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DPU_ERR_WQ8_WQ9_DAVAIL_INTR_EN_SHFT                         0x9
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MTU_TIMER_3_INTR_EN_BMSK                                  0x100
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MTU_TIMER_3_INTR_EN_SHFT                                    0x8
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MTU_TIMER_2_INTR_EN_BMSK                                   0x80
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_MTU_TIMER_2_INTR_EN_SHFT                                    0x7
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_SYS_MB_INTR_EN_BMSK                                        0x78
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_SYS_MB_INTR_EN_SHFT                                         0x3
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DPU_MIC_ERR_INTR_EN_BMSK                                    0x4
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_DPU_MIC_ERR_INTR_EN_SHFT                                    0x2
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_WATCHDOG_INTR_2_EN_BMSK                                     0x2
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_WATCHDOG_INTR_2_EN_SHFT                                     0x1
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_CCU_SPARE2_BMSK                                             0x1
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_ENABLE_CCU_SPARE2_SHFT                                             0x0

#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x000010e8)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x000010e8)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_RMSK                                                   0xffcffe
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_ADDR, HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL7_STATUS_BMSK                               0x800000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL7_STATUS_SHFT                                   0x17
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL6_STATUS_BMSK                               0x400000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL6_STATUS_SHFT                                   0x16
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL5_STATUS_BMSK                               0x200000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL5_STATUS_SHFT                                   0x15
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL4_STATUS_BMSK                               0x100000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL4_STATUS_SHFT                                   0x14
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL3_STATUS_BMSK                                0x80000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL3_STATUS_SHFT                                   0x13
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL2_STATUS_BMSK                                0x40000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL2_STATUS_SHFT                                   0x12
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL1_STATUS_BMSK                                0x20000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL1_STATUS_SHFT                                   0x11
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL0_STATUS_BMSK                                0x10000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DXE_CHANNEL0_STATUS_SHFT                                   0x10
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_AOWBR_TIMEOUT_INTR_BMSK                                  0x8000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_AOWBR_TIMEOUT_INTR_SHFT                                     0xf
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_AOWBR_AHB_ERR_INTR_BMSK                                  0x4000
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_AOWBR_AHB_ERR_INTR_SHFT                                     0xe
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MAC_HOST_INTR_BMSK                                        0x800
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MAC_HOST_INTR_SHFT                                          0xb
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_ADU_ERR_WQ10_WQ13_DAVAIL_INTR_BMSK                        0x400
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_ADU_ERR_WQ10_WQ13_DAVAIL_INTR_SHFT                          0xa
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DPU_ERR_WQ8_WQ9_DAVAIL_INTR_BMSK                          0x200
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DPU_ERR_WQ8_WQ9_DAVAIL_INTR_SHFT                            0x9
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MTU_TIMER_3_INTR_BMSK                                     0x100
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MTU_TIMER_3_INTR_SHFT                                       0x8
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MTU_TIMER_2_INTR_BMSK                                      0x80
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_MTU_TIMER_2_INTR_SHFT                                       0x7
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_SYS_MB_INTR_BMSK                                           0x78
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_SYS_MB_INTR_SHFT                                            0x3
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DPU_MIC_ERR_INTR_BMSK                                       0x4
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_DPU_MIC_ERR_INTR_SHFT                                       0x2
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_WATCHDOG_2_EVENT_INTR_BMSK                                  0x2
#define HWIO_WCSS_A_CCU_CCU_ASIC_INT_STATUS_WATCHDOG_2_EVENT_INTR_SHFT                                  0x1

#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_ADDR                                                    (WCSS_A_CCU_REG_BASE      + 0x000010ec)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_OFFS                                                    (WCSS_A_CCU_REG_BASE_OFFS + 0x000010ec)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_RMSK                                                      0x1f1f01
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_POR                                                     0x00000000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_ADDR, HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_RMSK)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_ADDR, m)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_ADDR,v)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_ADDR,m,v,HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_IN)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_PRONTO_TRACE_TESTBUS_SEL_BMSK                             0x1f0000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_PRONTO_TRACE_TESTBUS_SEL_SHFT                                 0x10
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_PRONTO_TESTBUS_SEL_BMSK                                     0x1f00
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_PRONTO_TESTBUS_SEL_SHFT                                        0x8
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_TESTMUX_TRC_ENABLE_BMSK                                        0x1
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL1_TESTMUX_TRC_ENABLE_SHFT                                        0x0

#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_ADDR                                                    (WCSS_A_CCU_REG_BASE      + 0x000010f0)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_OFFS                                                    (WCSS_A_CCU_REG_BASE_OFFS + 0x000010f0)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_RMSK                                                    0xf333333f
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_POR                                                     0x00000000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_POR_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_ADDR, HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_RMSK)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_ADDR, m)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_ADDR,v)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_ADDR,m,v,HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_IN)
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_BT_DEBUG_IN_SHIFT_BMSK                                  0xc0000000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_BT_DEBUG_IN_SHIFT_SHFT                                        0x1e
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A32MCLK_TESTBUS_BUSRED_SEL_BMSK                         0x30000000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A32MCLK_TESTBUS_BUSRED_SEL_SHFT                               0x1c
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_MAC160CLK_TESTBUS_BUSRED_SEL_BMSK                        0x3000000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_MAC160CLK_TESTBUS_BUSRED_SEL_SHFT                             0x18
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A19P2CLK_TESTBUS_BUSRED_SEL_BMSK                          0x300000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A19P2CLK_TESTBUS_BUSRED_SEL_SHFT                              0x14
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A19P2CLK_TESTBUS_SEL_BMSK                                  0x30000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_A19P2CLK_TESTBUS_SEL_SHFT                                     0x10
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_PHYDBGCLK_TESTBUS_BUSRED_SEL_BMSK                           0x3000
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_PHYDBGCLK_TESTBUS_BUSRED_SEL_SHFT                              0xc
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_PHYDBGCLK_TESTBUS_SEL_BMSK                                   0x300
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_PHYDBGCLK_TESTBUS_SEL_SHFT                                     0x8
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_AHBCLK_TESTBUS_BUSRED_SEL_BMSK                                0x30
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_AHBCLK_TESTBUS_BUSRED_SEL_SHFT                                 0x4
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_AHBCLK_TESTBUS_SEL_BMSK                                        0xf
#define HWIO_WCSS_A_CCU_TESTMUX_CONTROL2_AHBCLK_TESTBUS_SEL_SHFT                                        0x0

#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x000010fc)
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x000010fc)
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_RMSK                                                       0xff
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_POR                                                  0x00000003
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_ADDR, HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_FIQ_COUNT_BMSK                                             0xe0
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_FIQ_COUNT_SHFT                                              0x5
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_IRQ_COUNT_BMSK                                             0x1c
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_IRQ_COUNT_SHFT                                              0x2
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_FIQ_N_BMSK                                                  0x2
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_FIQ_N_SHFT                                                  0x1
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_IRQ_N_BMSK                                                  0x1
#define HWIO_WCSS_A_CCU_CCU_CCPU_DBG_STATUS_IRQ_N_SHFT                                                  0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_ADDR                                                      (WCSS_A_CCU_REG_BASE      + 0x00001100)
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_OFFS                                                      (WCSS_A_CCU_REG_BASE_OFFS + 0x00001100)
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_RMSK                                                            0x7f
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_POR                                                       0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_POR_RMSK                                                  0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_STATUS_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_STATUS_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_STATUS_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_TRIG_EVENT_BMSK                                         0x7c
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_TRIG_EVENT_SHFT                                          0x2
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_BUF_FULL_BMSK                                            0x2
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_BUF_FULL_SHFT                                            0x1
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_BUF_INIT_DONE_BMSK                                       0x1
#define HWIO_WCSS_A_CCU_CCU_TRC_STATUS_TRC_CCU_BUF_INIT_DONE_SHFT                                       0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_ADDR                                                 (WCSS_A_CCU_REG_BASE      + 0x00001104)
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_OFFS                                                 (WCSS_A_CCU_REG_BASE_OFFS + 0x00001104)
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_RMSK                                                 0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_POR                                                  0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_POR_RMSK                                             0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_TRC_CCU_TRIG_SAMPLE_BMSK                             0x3fffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_TRIG_SAMPLE_TRC_CCU_TRIG_SAMPLE_SHFT                                    0x0

#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_ADDR                                                     (WCSS_A_CCU_REG_BASE      + 0x00001108)
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_OFFS                                                     (WCSS_A_CCU_REG_BASE_OFFS + 0x00001108)
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_RMSK                                                     0x7fff7fff
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_POR                                                      0x00000000
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_POR_RMSK                                                 0xffffffff
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_ADDR, HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_RMSK)
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_ADDR, m)
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_TRC_CCU_BUF_RD_END_ADDR_BMSK                             0x7fff0000
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_TRC_CCU_BUF_RD_END_ADDR_SHFT                                   0x10
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_TRC_CCU_BUF_RD_START_ADDR_BMSK                               0x7fff
#define HWIO_WCSS_A_CCU_CCU_TRC_RD_ADDR_TRC_CCU_BUF_RD_START_ADDR_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_ADDR                                                (WCSS_A_CCU_REG_BASE      + 0x0000110c)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_OFFS                                                (WCSS_A_CCU_REG_BASE_OFFS + 0x0000110c)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_RMSK                                                0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_POR                                                 0x00000020
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_POR_RMSK                                            0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_ADDR, HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_RMSK)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_ADDR,v)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_ADDR,m,v,HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_IN)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_SLP_CYCLES_PER_CALIB_REG_BMSK                       0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CYCLES_REG_SLP_CYCLES_PER_CALIB_REG_SHFT                              0x0

#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_ADDR                                                   (WCSS_A_CCU_REG_BASE      + 0x00001110)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_OFFS                                                   (WCSS_A_CCU_REG_BASE_OFFS + 0x00001110)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_RMSK                                                          0x3
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_POR                                                    0x00000000
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_POR_RMSK                                               0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_ADDR, HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_RMSK)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_OUT(v)      \
        out_dword(HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_ADDR,v)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_ADDR,m,v,HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_IN)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_SLP_CALIB_DONE_CLR_BMSK                                       0x2
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_SLP_CALIB_DONE_CLR_SHFT                                       0x1
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_SLP_CALIB_EN_BMSK                                             0x1
#define HWIO_WCSS_A_CCU_SLP_CALIB_CTL_REG_SLP_CALIB_EN_SHFT                                             0x0

#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_ADDR                                                  (WCSS_A_CCU_REG_BASE      + 0x00001114)
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_OFFS                                                  (WCSS_A_CCU_REG_BASE_OFFS + 0x00001114)
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_RMSK                                                         0x1
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_POR                                                   0x00000000
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_POR_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_ADDR, HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_RMSK)
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_SLP_CALIB_DONE_AHB_BMSK                                      0x1
#define HWIO_WCSS_A_CCU_SLP_CALIB_DONE_REG_SLP_CALIB_DONE_AHB_SHFT                                      0x0

#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_ADDR                                       (WCSS_A_CCU_REG_BASE      + 0x00001118)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_OFFS                                       (WCSS_A_CCU_REG_BASE_OFFS + 0x00001118)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_RMSK                                       0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_POR                                        0x00000000
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_POR_RMSK                                   0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_ADDR, HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_RMSK)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_CNT_AHB_CYCLES_PER_SLP_CALIB_BMSK          0xffffffff
#define HWIO_WCSS_A_CCU_SLP_CALIB_CNT_AHB_PER_SLP_REG_CNT_AHB_CYCLES_PER_SLP_CALIB_SHFT                 0x0

#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_ADDR                                              (WCSS_A_CCU_REG_BASE      + 0x0000111c)
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_OFFS                                              (WCSS_A_CCU_REG_BASE_OFFS + 0x0000111c)
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_RMSK                                              0xffffffff
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_POR                                               0x00000000
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_POR_RMSK                                          0xffffffff
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_ADDR, HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_RMSK)
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_TIMEOUT_START_ADDR_BMSK                           0xffffffff
#define HWIO_WCSS_A_CCU_AOWBR_TIMEOUT_ADDR_REG_TIMEOUT_START_ADDR_SHFT                                  0x0

#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_ADDR                                         (WCSS_A_CCU_REG_BASE      + 0x00001120)
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_OFFS                                         (WCSS_A_CCU_REG_BASE_OFFS + 0x00001120)
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_RMSK                                                0xf
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_POR                                          0x00000000
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_POR_RMSK                                     0xffffffff
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_IN          \
        in_dword_masked(HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_ADDR, HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_RMSK)
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_ADDR, m)
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_CCAHB_RD_TIMEOUT_BMSK                               0x8
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_CCAHB_RD_TIMEOUT_SHFT                               0x3
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_CCAHB_WR_TIMEOUT_BMSK                               0x4
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_CCAHB_WR_TIMEOUT_SHFT                               0x2
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_AOAHB_RD_AHB_ERR_BMSK                               0x2
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_AOAHB_RD_AHB_ERR_SHFT                               0x1
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_AOAHB_WR_AHB_ERR_BMSK                               0x1
#define HWIO_WCSS_A_CCU_AOWBR_ERR_TIMEOUT_FLAGS_REG_AOAHB_WR_AHB_ERR_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: WCSS_A_QGIC2
 *--------------------------------------------------------------------------*/

#define WCSS_A_QGIC2_REG_BASE                                      (WCSS_WCSS_BASE      + 0x0020a000)
#define WCSS_A_QGIC2_REG_BASE_OFFS                                 0x0020a000

#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00000000)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000000)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_RMSK                                  0x3
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CTLR_ADDR, HWIO_WCSS_A_QGIC2_GICD_CTLR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CTLR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_CTLR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_CTLR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICD_CTLR_IN)
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_NS_BMSK                        0x2
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_NS_SHFT                        0x1
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_NS_CLR_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_NS_SET_FVAL                    0x1
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_BMSK                           0x1
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_SHFT                           0x0
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_CLR_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICD_CTLR_ENABLE_SET_FVAL                       0x1

#define HWIO_WCSS_A_QGIC2_GICD_TYPER_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000004)
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000004)
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_RMSK                              0xfcff
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_POR_RMSK                      0xffff0000
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_TYPER_ADDR, HWIO_WCSS_A_QGIC2_GICD_TYPER_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_TYPER_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_LSPI_BMSK                         0xf800
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_LSPI_SHFT                            0xb
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_TZ_BMSK                            0x400
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_TZ_SHFT                              0xa
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_CPU_NUM_BMSK                        0xe0
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_CPU_NUM_SHFT                         0x5
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_IT_LINES_BMSK                       0x1f
#define HWIO_WCSS_A_QGIC2_GICD_TYPER_IT_LINES_SHFT                        0x0

#define HWIO_WCSS_A_QGIC2_GICD_IIDR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00000008)
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000008)
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_RMSK                               0xffff
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_POR                            0x00001070
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_IIDR_ADDR, HWIO_WCSS_A_QGIC2_GICD_IIDR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_IIDR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_REVISION_BMSK                      0xf000
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_REVISION_SHFT                         0xc
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_IMPLEMENTOR_BMSK                    0xfff
#define HWIO_WCSS_A_QGIC2_GICD_IIDR_IMPLEMENTOR_SHFT                      0x0

#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_ADDR                         (WCSS_A_QGIC2_REG_BASE      + 0x00000020)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_OFFS                         (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000020)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_RMSK                                0x1
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_POR                          0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_POR_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ANSACR_ADDR, HWIO_WCSS_A_QGIC2_GICD_ANSACR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ANSACR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ANSACR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ANSACR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICD_ANSACR_IN)
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_GICD_CGCR_BMSK                      0x1
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_GICD_CGCR_SHFT                      0x0
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_GICD_CGCR_SEC_FVAL                  0x0
#define HWIO_WCSS_A_QGIC2_GICD_ANSACR_GICD_CGCR_NS_FVAL                   0x1

#define HWIO_WCSS_A_QGIC2_GICD_CGCR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00000024)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000024)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_RMSK                              0x1000f
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CGCR_ADDR, HWIO_WCSS_A_QGIC2_GICD_CGCR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CGCR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_CGCR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_CGCR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICD_CGCR_IN)
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_TOP_BMSK                          0x10000
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_TOP_SHFT                             0x10
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_TOP_ENABLE_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_TOP_DISABLE_FVAL                      0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_SGI_STATE_BMSK                     0x8
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_SGI_STATE_SHFT                     0x3
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_SGI_STATE_ENABLE_FVAL              0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_SGI_STATE_DISABLE_FVAL             0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_PPI_SPI_STATE_BMSK                 0x4
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_PPI_SPI_STATE_SHFT                 0x2
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_PPI_SPI_STATE_ENABLE_FVAL          0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_PPI_SPI_STATE_DISABLE_FVAL         0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_DEMET_BMSK                         0x2
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_DEMET_SHFT                         0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_DEMET_ENABLE_FVAL                  0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_DEMET_DISABLE_FVAL                 0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_RD_BMSK                            0x1
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_RD_SHFT                            0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_RD_ENABLE_FVAL                     0x0
#define HWIO_WCSS_A_QGIC2_GICD_CGCR_DI_RD_DISABLE_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_ADDR                     (WCSS_A_QGIC2_REG_BASE      + 0x00000030)
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_OFFS                     (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000030)
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_POR                      0x20000000
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_ADDR, HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_MINOR_SHFT                     0x10
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_STEP_BMSK                    0xffff
#define HWIO_WCSS_A_QGIC2_GICD_HW_VERSION_STEP_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_ISRn_ADDR(n)                        (WCSS_A_QGIC2_REG_BASE      + 0x00000080 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_OFFS(n)                        (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000080 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_RMSK                           0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_MAXn                                    8
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ISRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ISRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ISRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ISRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INT_NS_BMSK                    0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INT_NS_SHFT                           0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INT_NS_SEC_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISRn_INT_NS_NS_FVAL                        0x1

#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000100 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000100 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_MAXn                              8
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INT_BMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INT_SHFT                        0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INT_NA_FVAL                     0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISENABLERn_INT_SET_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000180 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000180 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_MAXn                              8
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INT_BMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INT_SHFT                        0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INT_NA_FVAL                     0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICENABLERn_INT_CLR_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_ADDR(n)                    (WCSS_A_QGIC2_REG_BASE      + 0x00000200 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_OFFS(n)                    (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000200 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_MAXn                                8
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_POR                        0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_POR_RMSK                   0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INT_BMSK                   0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INT_SHFT                          0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INT_NA_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISPENDRn_INT_SET_FVAL                      0x1

#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_ADDR(n)                    (WCSS_A_QGIC2_REG_BASE      + 0x00000280 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_OFFS(n)                    (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000280 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_MAXn                                8
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_POR                        0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_POR_RMSK                   0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INT_BMSK                   0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INT_SHFT                          0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INT_NA_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICPENDRn_INT_CLR_FVAL                      0x1

#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000300 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000300 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_MAXn                              8
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INT_BMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INT_SHFT                        0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INT_DO_NOTHING_FVAL             0x0
#define HWIO_WCSS_A_QGIC2_GICD_ISACTIVERn_INT_SET_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000380 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_MAXn                              8
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INT_BMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INT_SHFT                        0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INT_DO_NOTHING_FVAL             0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICACTIVERn_INT_CLR_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_ADDR(n)                 (WCSS_A_QGIC2_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_OFFS(n)                 (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000400 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_RMSK                    0xf8f8f8f8
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_MAXn                            71
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_POR                     0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_POR_RMSK                0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT3_BMSK               0xf8000000
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT3_SHFT                     0x1b
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT2_BMSK                 0xf80000
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT2_SHFT                     0x13
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT1_BMSK                   0xf800
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT1_SHFT                      0xb
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT0_BMSK                     0xf8
#define HWIO_WCSS_A_QGIC2_GICD_IPRIORITYRn_INT0_SHFT                      0x3

#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_MAXn                             71
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT3_BMSK                0xff000000
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT3_SHFT                      0x18
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT2_BMSK                  0xff0000
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT2_SHFT                      0x10
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT1_BMSK                    0xff00
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT1_SHFT                       0x8
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT0_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_ITARGETSRn_INT0_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_ADDR(n)                      (WCSS_A_QGIC2_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_OFFS(n)                      (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_RMSK                         0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_MAXn                                 17
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_POR                          0x55555555
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_POR_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICFGRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_ICFGRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_ICFGRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_ICFGRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_ICFGRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT15_BMSK                   0xc0000000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT15_SHFT                         0x1e
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT14_BMSK                   0x30000000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT14_SHFT                         0x1c
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT13_BMSK                    0xc000000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT13_SHFT                         0x1a
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT12_BMSK                    0x3000000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT12_SHFT                         0x18
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT11_BMSK                     0xc00000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT11_SHFT                         0x16
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT10_BMSK                     0x300000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT10_SHFT                         0x14
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT9_BMSK                       0xc0000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT9_SHFT                          0x12
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT8_BMSK                       0x30000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT8_SHFT                          0x10
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT7_BMSK                        0xc000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT7_SHFT                           0xe
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT6_BMSK                        0x3000
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT6_SHFT                           0xc
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT5_BMSK                         0xc00
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT5_SHFT                           0xa
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT4_BMSK                         0x300
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT4_SHFT                           0x8
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT3_BMSK                          0xc0
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT3_SHFT                           0x6
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT2_BMSK                          0x30
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT2_SHFT                           0x4
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT1_BMSK                           0xc
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT1_SHFT                           0x2
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_BMSK                           0x3
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_SHFT                           0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_LVL_N_TO_N_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_LVL_1_TO_N_FVAL                0x1
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_EDGE_N_TO_N_FVAL               0x2
#define HWIO_WCSS_A_QGIC2_GICD_ICFGRn_INT0_EDGE_1_TO_N_FVAL               0x3

#define HWIO_WCSS_A_QGIC2_GICD_SGIR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00000f00)
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000f00)
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_RMSK                            0x3ff800f
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_SGIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_BMSK                   0x3000000
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_SHFT                        0x18
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_LIST_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_OTHERS_FVAL                  0x1
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_MID_FVAL                     0x2
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_FILTER_NA_FVAL                      0x3
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_BMSK                      0xff0000
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_SHFT                          0x10
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU0_FVAL                      0x1
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU1_FVAL                      0x2
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU2_FVAL                      0x4
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU3_FVAL                      0x8
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU4_FVAL                     0x10
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU5_FVAL                     0x20
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU6_FVAL                     0x40
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_T_LIST_CPU7_FVAL                     0x80
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_SATT_BMSK                          0x8000
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_SATT_SHFT                             0xf
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_SATT_SECURE_FVAL                      0x0
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_SATT_NONSECURE_FVAL                   0x1
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_INT_ID_BMSK                           0xf
#define HWIO_WCSS_A_QGIC2_GICD_SGIR_INT_ID_SHFT                           0x0

#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000f10 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000f10 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_MAXn                              3
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI3_BMSK                0xff000000
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI3_SHFT                      0x18
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI2_BMSK                  0xff0000
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI2_SHFT                      0x10
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI1_BMSK                    0xff00
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI1_SHFT                       0x8
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI0_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_CPENDSGIRn_SGI0_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_ADDR(n)                  (WCSS_A_QGIC2_REG_BASE      + 0x00000f20 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_OFFS(n)                  (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000f20 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_MAXn                              3
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_POR                      0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_POR_RMSK                 0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI3_BMSK                0xff000000
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI3_SHFT                      0x18
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI2_BMSK                  0xff0000
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI2_SHFT                      0x10
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI1_BMSK                    0xff00
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI1_SHFT                       0x8
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI0_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_SPENDSGIRn_SGI0_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fd0)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_POR                           0x00000090
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR0_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR0_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR0_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_PART_NUM_BMSK                       0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR0_PART_NUM_SHFT                        0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fd4)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fd4)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_POR                           0x00000003
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR1_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR1_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR1_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_DESIGNER_BMSK                       0xf0
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_DESIGNER_SHFT                        0x4
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_PART_NUM_BMSK                        0xf
#define HWIO_WCSS_A_QGIC2_GICD_PIDR1_PART_NUM_SHFT                        0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fd8)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fd8)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_POR                           0x0000002f
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR2_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR2_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR2_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_ARCH_VERSION_BMSK                   0xf0
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_ARCH_VERSION_SHFT                    0x4
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_USES_JEP_CODE_BMSK                   0x8
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_USES_JEP_CODE_SHFT                   0x3
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_DESIGNER_BMSK                        0x7
#define HWIO_WCSS_A_QGIC2_GICD_PIDR2_DESIGNER_SHFT                        0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fdc)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fdc)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_RMSK                                0xf0
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR3_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR3_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR3_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_REVISION_BMSK                       0xf0
#define HWIO_WCSS_A_QGIC2_GICD_PIDR3_REVISION_SHFT                        0x4

#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fe0)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fe0)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_RMSK                                 0xf
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR4_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR4_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR4_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_DESIGNER_BMSK                        0xf
#define HWIO_WCSS_A_QGIC2_GICD_PIDR4_DESIGNER_SHFT                        0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fe4)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fe4)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR5_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR5_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR5_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_RESRVD_BY_ARM_BMSK                  0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR5_RESRVD_BY_ARM_SHFT                   0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fe8)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fe8)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR6_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR6_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR6_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_RESRVD_BY_ARM_BMSK                  0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR6_RESRVD_BY_ARM_SHFT                   0x0

#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000fec)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000fec)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR7_ADDR, HWIO_WCSS_A_QGIC2_GICD_PIDR7_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_PIDR7_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_RESRVD_BY_ARM_BMSK                  0xff
#define HWIO_WCSS_A_QGIC2_GICD_PIDR7_RESRVD_BY_ARM_SHFT                   0x0

#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000ff0)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000ff0)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_POR                           0x0000000d
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR0_ADDR, HWIO_WCSS_A_QGIC2_GICD_CIDR0_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR0_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_COMP_ID_0_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR0_COMP_ID_0_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000ff4)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000ff4)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_POR                           0x000000f0
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR1_ADDR, HWIO_WCSS_A_QGIC2_GICD_CIDR1_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR1_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_COMP_ID_1_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR1_COMP_ID_1_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000ff8)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000ff8)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_POR                           0x00000005
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR2_ADDR, HWIO_WCSS_A_QGIC2_GICD_CIDR2_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR2_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_COMP_ID_2_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR2_COMP_ID_2_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00000ffc)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00000ffc)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_RMSK                                0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_POR                           0x000000b1
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR3_ADDR, HWIO_WCSS_A_QGIC2_GICD_CIDR3_RMSK)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICD_CIDR3_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_COMP_ID_3_BMSK                      0xff
#define HWIO_WCSS_A_QGIC2_GICD_CIDR3_COMP_ID_3_SHFT                       0x0

#define HWIO_WCSS_A_QGIC2_GICH_HCR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00001000)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001000)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_RMSK                            0xf80000ff
#define HWIO_WCSS_A_QGIC2_GICH_HCR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_HCR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_HCR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_HCR_ADDR, HWIO_WCSS_A_QGIC2_GICH_HCR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_HCR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICH_HCR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICH_HCR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICH_HCR_IN)
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EOICOUNT_BMSK                   0xf8000000
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EOICOUNT_SHFT                         0x1b
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG1IE_BMSK                           0x80
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG1IE_SHFT                            0x7
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG1IE_CLR_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG1IE_SET_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG1IE_BMSK                           0x40
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG1IE_SHFT                            0x6
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG1IE_CLR_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG1IE_SET_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG0IE_BMSK                           0x20
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG0IE_SHFT                            0x5
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG0IE_CLR_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VDG0IE_SET_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG0IE_BMSK                           0x10
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG0IE_SHFT                            0x4
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG0IE_CLR_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_VEG0IE_SET_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_NPIE_BMSK                              0x8
#define HWIO_WCSS_A_QGIC2_GICH_HCR_NPIE_SHFT                              0x3
#define HWIO_WCSS_A_QGIC2_GICH_HCR_NPIE_CLR_FVAL                          0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_NPIE_SET_FVAL                          0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_SKIDIE_BMSK                            0x4
#define HWIO_WCSS_A_QGIC2_GICH_HCR_SKIDIE_SHFT                            0x2
#define HWIO_WCSS_A_QGIC2_GICH_HCR_SKIDIE_CLR_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_SKIDIE_SET_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_UIE_BMSK                               0x2
#define HWIO_WCSS_A_QGIC2_GICH_HCR_UIE_SHFT                               0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_UIE_CLR_FVAL                           0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_UIE_SET_FVAL                           0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EN_BMSK                                0x1
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EN_SHFT                                0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EN_CLR_FVAL                            0x0
#define HWIO_WCSS_A_QGIC2_GICH_HCR_EN_SET_FVAL                            0x1

#define HWIO_WCSS_A_QGIC2_GICH_VTR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00001004)
#define HWIO_WCSS_A_QGIC2_GICH_VTR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001004)
#define HWIO_WCSS_A_QGIC2_GICH_VTR_RMSK                            0xfc00003f
#define HWIO_WCSS_A_QGIC2_GICH_VTR_POR                             0x90000003
#define HWIO_WCSS_A_QGIC2_GICH_VTR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_VTR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_VTR_ADDR, HWIO_WCSS_A_QGIC2_GICH_VTR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_VTR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_VTR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_VTR_PRIBITS_BMSK                    0xe0000000
#define HWIO_WCSS_A_QGIC2_GICH_VTR_PRIBITS_SHFT                          0x1d
#define HWIO_WCSS_A_QGIC2_GICH_VTR_PREBITS_BMSK                    0x1c000000
#define HWIO_WCSS_A_QGIC2_GICH_VTR_PREBITS_SHFT                          0x1a
#define HWIO_WCSS_A_QGIC2_GICH_VTR_LISTREGS_BMSK                         0x3f
#define HWIO_WCSS_A_QGIC2_GICH_VTR_LISTREGS_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICH_VMCR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00001008)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001008)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_RMSK                           0xf8fc021f
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_POR                            0x004c0000
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_VMCR_ADDR, HWIO_WCSS_A_QGIC2_GICH_VMCR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_VMCR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICH_VMCR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICH_VMCR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICH_VMCR_IN)
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMPMR_BMSK                     0xf8000000
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMPMR_SHFT                           0x1b
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMG0BP_BMSK                      0xe00000
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMG0BP_SHFT                          0x15
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMG1BP_BMSK                      0x1c0000
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMG1BP_SHFT                          0x12
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VEM_BMSK                            0x200
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VEM_SHFT                              0x9
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMGBPR_BMSK                          0x10
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMGBPR_SHFT                           0x4
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMFIQEN_BMSK                          0x8
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMFIQEN_SHFT                          0x3
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMACKCTL_BMSK                         0x4
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMACKCTL_SHFT                         0x2
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMENABLE_G1_BMSK                      0x2
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMENABLE_G1_SHFT                      0x1
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMENABLE_G0_BMSK                      0x1
#define HWIO_WCSS_A_QGIC2_GICH_VMCR_VMENABLE_G0_SHFT                      0x0

#define HWIO_WCSS_A_QGIC2_GICH_MISR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00001010)
#define HWIO_WCSS_A_QGIC2_GICH_MISR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001010)
#define HWIO_WCSS_A_QGIC2_GICH_MISR_RMSK                                 0xff
#define HWIO_WCSS_A_QGIC2_GICH_MISR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_MISR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_MISR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_MISR_ADDR, HWIO_WCSS_A_QGIC2_GICH_MISR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_MISR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_MISR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VDNSI_BMSK                           0x80
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VDNSI_SHFT                            0x7
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VENSI_BMSK                           0x40
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VENSI_SHFT                            0x6
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VDSI_BMSK                            0x20
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VDSI_SHFT                             0x5
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VESI_BMSK                            0x10
#define HWIO_WCSS_A_QGIC2_GICH_MISR_VESI_SHFT                             0x4
#define HWIO_WCSS_A_QGIC2_GICH_MISR_NPI_BMSK                              0x8
#define HWIO_WCSS_A_QGIC2_GICH_MISR_NPI_SHFT                              0x3
#define HWIO_WCSS_A_QGIC2_GICH_MISR_SKIDI_BMSK                            0x4
#define HWIO_WCSS_A_QGIC2_GICH_MISR_SKIDI_SHFT                            0x2
#define HWIO_WCSS_A_QGIC2_GICH_MISR_UI_BMSK                               0x2
#define HWIO_WCSS_A_QGIC2_GICH_MISR_UI_SHFT                               0x1
#define HWIO_WCSS_A_QGIC2_GICH_MISR_EI_BMSK                               0x1
#define HWIO_WCSS_A_QGIC2_GICH_MISR_EI_SHFT                               0x0

#define HWIO_WCSS_A_QGIC2_GICH_EISR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00001020)
#define HWIO_WCSS_A_QGIC2_GICH_EISR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001020)
#define HWIO_WCSS_A_QGIC2_GICH_EISR_RMSK                                  0xf
#define HWIO_WCSS_A_QGIC2_GICH_EISR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_EISR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_EISR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_EISR_ADDR, HWIO_WCSS_A_QGIC2_GICH_EISR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_EISR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_EISR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_EISR_LR_BMSK                               0xf
#define HWIO_WCSS_A_QGIC2_GICH_EISR_LR_SHFT                               0x0
#define HWIO_WCSS_A_QGIC2_GICH_EISR_LR_NOT_EOI_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICH_EISR_LR_EOI_FVAL                           0x1

#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00001030)
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001030)
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_RMSK                                 0xf
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_POR                           0x0000000f
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_ELRSR_ADDR, HWIO_WCSS_A_QGIC2_GICH_ELRSR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_ELRSR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_LR_BMSK                              0xf
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_LR_SHFT                              0x0
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_LR_NOT_EMPTY_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICH_ELRSR_LR_EMPTY_FVAL                        0x1

#define HWIO_WCSS_A_QGIC2_GICH_APR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x000010f0)
#define HWIO_WCSS_A_QGIC2_GICH_APR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000010f0)
#define HWIO_WCSS_A_QGIC2_GICH_APR_RMSK                            0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_APR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_APR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_APR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_APR_ADDR, HWIO_WCSS_A_QGIC2_GICH_APR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_APR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_APR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_APR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICH_APR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICH_APR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICH_APR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICH_APR_IN)
#define HWIO_WCSS_A_QGIC2_GICH_APR_PRI_BMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_APR_PRI_SHFT                               0x0
#define HWIO_WCSS_A_QGIC2_GICH_APR_PRI_INACTIVE_FVAL                      0x0
#define HWIO_WCSS_A_QGIC2_GICH_APR_PRI_ACTIVE_FVAL                        0x1

#define HWIO_WCSS_A_QGIC2_GICH_LRn_ADDR(n)                         (WCSS_A_QGIC2_REG_BASE      + 0x00001100 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICH_LRn_OFFS(n)                         (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001100 + 0x4 * (n))
#define HWIO_WCSS_A_QGIC2_GICH_LRn_RMSK                            0xff8fffff
#define HWIO_WCSS_A_QGIC2_GICH_LRn_MAXn                                     3
#define HWIO_WCSS_A_QGIC2_GICH_LRn_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_LRn_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_LRn_INI(n)        \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_LRn_ADDR(n), HWIO_WCSS_A_QGIC2_GICH_LRn_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_LRn_INMI(n,mask)    \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_LRn_ADDR(n), mask)
#define HWIO_WCSS_A_QGIC2_GICH_LRn_OUTI(n,val)    \
        out_dword(HWIO_WCSS_A_QGIC2_GICH_LRn_ADDR(n),val)
#define HWIO_WCSS_A_QGIC2_GICH_LRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICH_LRn_ADDR(n),mask,val,HWIO_WCSS_A_QGIC2_GICH_LRn_INI(n))
#define HWIO_WCSS_A_QGIC2_GICH_LRn_HW_BMSK                         0x80000000
#define HWIO_WCSS_A_QGIC2_GICH_LRn_HW_SHFT                               0x1f
#define HWIO_WCSS_A_QGIC2_GICH_LRn_GRP_BMSK                        0x40000000
#define HWIO_WCSS_A_QGIC2_GICH_LRn_GRP_SHFT                              0x1e
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_BMSK                      0x30000000
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_SHFT                            0x1c
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_IDL_FVAL                         0x0
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_PNA_FVAL                         0x1
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_A_FVAL                           0x2
#define HWIO_WCSS_A_QGIC2_GICH_LRn_STATE_PA_FVAL                          0x3
#define HWIO_WCSS_A_QGIC2_GICH_LRn_PRI_BMSK                         0xf800000
#define HWIO_WCSS_A_QGIC2_GICH_LRn_PRI_SHFT                              0x17
#define HWIO_WCSS_A_QGIC2_GICH_LRn_PHY_ID_BMSK                        0xffc00
#define HWIO_WCSS_A_QGIC2_GICH_LRn_PHY_ID_SHFT                            0xa
#define HWIO_WCSS_A_QGIC2_GICH_LRn_VIRTL_ID_BMSK                        0x3ff
#define HWIO_WCSS_A_QGIC2_GICH_LRn_VIRTL_ID_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00001120)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00001120)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_RMSK                             0x81c00
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_SW_LR_ADDR, HWIO_WCSS_A_QGIC2_GICH_SW_LR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICH_SW_LR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICH_SW_LR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICH_SW_LR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICH_SW_LR_IN)
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_EI_BMSK                          0x80000
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_EI_SHFT                             0x13
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_CPUID_BMSK                        0x1c00
#define HWIO_WCSS_A_QGIC2_GICH_SW_LR_CPUID_SHFT                           0xa

#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00002000)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002000)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_RMSK                                0x7ff
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_CTLR_ADDR, HWIO_WCSS_A_QGIC2_GICC_CTLR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_CTLR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_CTLR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_CTLR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_CTLR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODENS_BMSK                      0x400
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODENS_SHFT                        0xa
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODE_BMSK                        0x200
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODE_SHFT                          0x9
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODE_PD_AND_DI_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_EOIMODE_PD_FVAL                       0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLENS_BMSK                0x100
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLENS_SHFT                  0x8
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLENS_BMSK                 0x80
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLENS_SHFT                  0x7
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLE_BMSK                   0x40
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLE_SHFT                    0x6
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLE_CLR_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_IRQBYPDISABLE_SET_FVAL                0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLE_BMSK                   0x20
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLE_SHFT                    0x5
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLE_CLR_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_FIQBYPDISABLE_SET_FVAL                0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_SBPR_BMSK                            0x10
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_SBPR_SHFT                             0x4
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_SBPR_BANKED_FVAL                      0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_SBPR_RESTRICTED_FVAL                  0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_S_DEST_BMSK                           0x8
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_S_DEST_SHFT                           0x3
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_S_DEST_IRQ_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_S_DEST_FIQ_FVAL                       0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ACKCTL_BMSK                           0x4
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ACKCTL_SHFT                           0x2
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ACKCTL_DISABLE_ACK_OF_NS_PENDING_FVAL        0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ACKCTL_ENABLE_ACK_OF_NS_PENDING_FVAL        0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_NS_BMSK                        0x2
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_NS_SHFT                        0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_NS_CLR_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_NS_SET_FVAL                    0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_BMSK                           0x1
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_SHFT                           0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_CLR_FVAL                       0x0
#define HWIO_WCSS_A_QGIC2_GICC_CTLR_ENABLE_SET_FVAL                       0x1

#define HWIO_WCSS_A_QGIC2_GICC_PMR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00002004)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002004)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_RMSK                                  0xf8
#define HWIO_WCSS_A_QGIC2_GICC_PMR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_PMR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_PMR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_PMR_ADDR, HWIO_WCSS_A_QGIC2_GICC_PMR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_PMR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_PMR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_PMR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_PMR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_PMR_LEVEL_BMSK                            0xf8
#define HWIO_WCSS_A_QGIC2_GICC_PMR_LEVEL_SHFT                             0x3

#define HWIO_WCSS_A_QGIC2_GICC_BPR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00002008)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002008)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_RMSK                                   0x7
#define HWIO_WCSS_A_QGIC2_GICC_BPR_POR                             0x00000002
#define HWIO_WCSS_A_QGIC2_GICC_BPR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_BPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_BPR_ADDR, HWIO_WCSS_A_QGIC2_GICC_BPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_BPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_BPR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_BPR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_BPR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_BPR_VAL_BMSK                               0x7
#define HWIO_WCSS_A_QGIC2_GICC_BPR_VAL_SHFT                               0x0

#define HWIO_WCSS_A_QGIC2_GICC_IAR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x0000200c)
#define HWIO_WCSS_A_QGIC2_GICC_IAR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x0000200c)
#define HWIO_WCSS_A_QGIC2_GICC_IAR_RMSK                                0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_IAR_POR                             0x000003ff
#define HWIO_WCSS_A_QGIC2_GICC_IAR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_IAR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_IAR_ADDR, HWIO_WCSS_A_QGIC2_GICC_IAR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_IAR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_IAR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_IAR_CPU_ID_BMSK                         0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_IAR_CPU_ID_SHFT                            0xa
#define HWIO_WCSS_A_QGIC2_GICC_IAR_INT_ID_BMSK                          0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_IAR_INT_ID_SHFT                            0x0

#define HWIO_WCSS_A_QGIC2_GICC_EOIR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00002010)
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002010)
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_RMSK                               0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_EOIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_CPU_ID_BMSK                        0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_CPU_ID_SHFT                           0xa
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_INT_ID_BMSK                         0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_EOIR_INT_ID_SHFT                           0x0

#define HWIO_WCSS_A_QGIC2_GICC_RPR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00002014)
#define HWIO_WCSS_A_QGIC2_GICC_RPR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002014)
#define HWIO_WCSS_A_QGIC2_GICC_RPR_RMSK                                  0xf8
#define HWIO_WCSS_A_QGIC2_GICC_RPR_POR                             0x000000f8
#define HWIO_WCSS_A_QGIC2_GICC_RPR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_RPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_RPR_ADDR, HWIO_WCSS_A_QGIC2_GICC_RPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_RPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_RPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_RPR_VAL_BMSK                              0xf8
#define HWIO_WCSS_A_QGIC2_GICC_RPR_VAL_SHFT                               0x3

#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00002018)
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002018)
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_RMSK                              0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_POR                           0x000003ff
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_HPPIR_ADDR, HWIO_WCSS_A_QGIC2_GICC_HPPIR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_HPPIR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_CPU_ID_BMSK                       0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_CPU_ID_SHFT                          0xa
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_INT_ID_BMSK                        0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_HPPIR_INT_ID_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICC_ABPR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x0000201c)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x0000201c)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_RMSK                                  0x7
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_POR                            0x00000003
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_ABPR_ADDR, HWIO_WCSS_A_QGIC2_GICC_ABPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_ABPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_ABPR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_ABPR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_ABPR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_VAL_BMSK                              0x7
#define HWIO_WCSS_A_QGIC2_GICC_ABPR_VAL_SHFT                              0x0

#define HWIO_WCSS_A_QGIC2_GICC_AIAR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00002020)
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002020)
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_RMSK                               0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_POR                            0x000003ff
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_AIAR_ADDR, HWIO_WCSS_A_QGIC2_GICC_AIAR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_AIAR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_CPU_ID_BMSK                        0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_CPU_ID_SHFT                           0xa
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_INT_ID_BMSK                         0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_AIAR_INT_ID_SHFT                           0x0

#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00002024)
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002024)
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_RMSK                              0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_AEOIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_CPU_ID_BMSK                       0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_CPU_ID_SHFT                          0xa
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_INT_ID_BMSK                        0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_AEOIR_INT_ID_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_ADDR                         (WCSS_A_QGIC2_REG_BASE      + 0x00002028)
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_OFFS                         (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00002028)
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_RMSK                             0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_POR                          0x000003ff
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_POR_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_AHPPIR_ADDR, HWIO_WCSS_A_QGIC2_GICC_AHPPIR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_AHPPIR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_CPU_ID_BMSK                      0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_CPU_ID_SHFT                         0xa
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_INT_ID_BMSK                       0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_AHPPIR_INT_ID_SHFT                         0x0

#define HWIO_WCSS_A_QGIC2_GICC_APR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x000020d0)
#define HWIO_WCSS_A_QGIC2_GICC_APR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000020d0)
#define HWIO_WCSS_A_QGIC2_GICC_APR_RMSK                            0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_APR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_APR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_APR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_APR_ADDR, HWIO_WCSS_A_QGIC2_GICC_APR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_APR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_APR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_APR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_APR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_APR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_APR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_APR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_APR_PRI_BMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_APR_PRI_SHFT                               0x0
#define HWIO_WCSS_A_QGIC2_GICC_APR_PRI_NA_FVAL                            0x0
#define HWIO_WCSS_A_QGIC2_GICC_APR_PRI_A_FVAL                             0x1

#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x000020e0)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000020e0)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_RMSK                          0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_NSAPR_ADDR, HWIO_WCSS_A_QGIC2_GICC_NSAPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_NSAPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_NSAPR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICC_NSAPR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICC_NSAPR_IN)
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_PRI_BMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_PRI_SHFT                             0x0
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_PRI_NA_FVAL                          0x0
#define HWIO_WCSS_A_QGIC2_GICC_NSAPR_PRI_A_FVAL                           0x1

#define HWIO_WCSS_A_QGIC2_GICC_IIDR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x000020fc)
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000020fc)
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_RMSK                           0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_POR                            0x00020070
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_IIDR_ADDR, HWIO_WCSS_A_QGIC2_GICC_IIDR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICC_IIDR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_PART_NUM_BMSK                  0xfff00000
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_PART_NUM_SHFT                        0x14
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_ARCH_VERSION_BMSK                 0xf0000
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_ARCH_VERSION_SHFT                    0x10
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_REVISION_BMSK                      0xf000
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_REVISION_SHFT                         0xc
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_IMPLEMENTOR_BMSK                    0xfff
#define HWIO_WCSS_A_QGIC2_GICC_IIDR_IMPLEMENTOR_SHFT                      0x0

#define HWIO_WCSS_A_QGIC2_GICC_DIR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00003000)
#define HWIO_WCSS_A_QGIC2_GICC_DIR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00003000)
#define HWIO_WCSS_A_QGIC2_GICC_DIR_RMSK                                0x1fff
#define HWIO_WCSS_A_QGIC2_GICC_DIR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICC_DIR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICC_DIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICC_DIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICC_DIR_CPU_ID_BMSK                         0x1c00
#define HWIO_WCSS_A_QGIC2_GICC_DIR_CPU_ID_SHFT                            0xa
#define HWIO_WCSS_A_QGIC2_GICC_DIR_INT_ID_BMSK                          0x3ff
#define HWIO_WCSS_A_QGIC2_GICC_DIR_INT_ID_SHFT                            0x0

#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00004000)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004000)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_RMSK                                0x21f
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_CTLR_ADDR, HWIO_WCSS_A_QGIC2_GICV_CTLR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_CTLR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_CTLR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICV_CTLR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICV_CTLR_IN)
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_EOIMODE_BMSK                        0x200
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_EOIMODE_SHFT                          0x9
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_EOIMODE_PD_AND_DI_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_EOIMODE_PD_FVAL                       0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_GBPR_BMSK                            0x10
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_GBPR_SHFT                             0x4
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_GBPR_BANKED_FVAL                      0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_GBPR_G0_FVAL                          0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_FIQEN_BMSK                            0x8
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_FIQEN_SHFT                            0x3
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_FIQEN_IRQ_FVAL                        0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_FIQEN_FIQ_FVAL                        0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ACKCTL_BMSK                           0x4
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ACKCTL_SHFT                           0x2
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ACKCTL_NO_IAR_4G0_FVAL                0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ACKCTL_IAR_4G0_FVAL                   0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G1_BMSK                        0x2
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G1_SHFT                        0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G1_CLR_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G1_SET_FVAL                    0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G0_BMSK                        0x1
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G0_SHFT                        0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G0_CLR_FVAL                    0x0
#define HWIO_WCSS_A_QGIC2_GICV_CTLR_ENABLE_G0_SET_FVAL                    0x1

#define HWIO_WCSS_A_QGIC2_GICV_PMR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00004004)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004004)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_RMSK                                  0xf8
#define HWIO_WCSS_A_QGIC2_GICV_PMR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_PMR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_PMR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_PMR_ADDR, HWIO_WCSS_A_QGIC2_GICV_PMR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_PMR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_PMR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICV_PMR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICV_PMR_IN)
#define HWIO_WCSS_A_QGIC2_GICV_PMR_LEVEL_BMSK                            0xf8
#define HWIO_WCSS_A_QGIC2_GICV_PMR_LEVEL_SHFT                             0x3

#define HWIO_WCSS_A_QGIC2_GICV_BPR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00004008)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004008)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_RMSK                                   0x7
#define HWIO_WCSS_A_QGIC2_GICV_BPR_POR                             0x00000002
#define HWIO_WCSS_A_QGIC2_GICV_BPR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_BPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_BPR_ADDR, HWIO_WCSS_A_QGIC2_GICV_BPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_BPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_BPR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICV_BPR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICV_BPR_IN)
#define HWIO_WCSS_A_QGIC2_GICV_BPR_VAL_BMSK                               0x7
#define HWIO_WCSS_A_QGIC2_GICV_BPR_VAL_SHFT                               0x0

#define HWIO_WCSS_A_QGIC2_GICV_IAR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x0000400c)
#define HWIO_WCSS_A_QGIC2_GICV_IAR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x0000400c)
#define HWIO_WCSS_A_QGIC2_GICV_IAR_RMSK                                0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_IAR_POR                             0x000003ff
#define HWIO_WCSS_A_QGIC2_GICV_IAR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_IAR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_IAR_ADDR, HWIO_WCSS_A_QGIC2_GICV_IAR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_IAR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_IAR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_IAR_CPU_ID_BMSK                         0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_IAR_CPU_ID_SHFT                            0xa
#define HWIO_WCSS_A_QGIC2_GICV_IAR_INT_ID_BMSK                          0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_IAR_INT_ID_SHFT                            0x0

#define HWIO_WCSS_A_QGIC2_GICV_EOIR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00004010)
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004010)
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_RMSK                               0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_POR                            0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_EOIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_CPU_ID_BMSK                        0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_CPU_ID_SHFT                           0xa
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_INT_ID_BMSK                         0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_EOIR_INT_ID_SHFT                           0x0

#define HWIO_WCSS_A_QGIC2_GICV_RPR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00004014)
#define HWIO_WCSS_A_QGIC2_GICV_RPR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004014)
#define HWIO_WCSS_A_QGIC2_GICV_RPR_RMSK                                  0xf8
#define HWIO_WCSS_A_QGIC2_GICV_RPR_POR                             0x000000f8
#define HWIO_WCSS_A_QGIC2_GICV_RPR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_RPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_RPR_ADDR, HWIO_WCSS_A_QGIC2_GICV_RPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_RPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_RPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_RPR_VAL_BMSK                              0xf8
#define HWIO_WCSS_A_QGIC2_GICV_RPR_VAL_SHFT                               0x3

#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00004018)
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004018)
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_RMSK                              0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_POR                           0x000003ff
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_HPPIR_ADDR, HWIO_WCSS_A_QGIC2_GICV_HPPIR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_HPPIR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_CPU_ID_BMSK                       0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_CPU_ID_SHFT                          0xa
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_INT_ID_BMSK                        0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_HPPIR_INT_ID_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICV_ABPR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x0000401c)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x0000401c)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_RMSK                                  0x7
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_POR                            0x00000003
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_ABPR_ADDR, HWIO_WCSS_A_QGIC2_GICV_ABPR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_ABPR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_ABPR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICV_ABPR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICV_ABPR_IN)
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_VAL_BMSK                              0x7
#define HWIO_WCSS_A_QGIC2_GICV_ABPR_VAL_SHFT                              0x0

#define HWIO_WCSS_A_QGIC2_GICV_AIAR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x00004020)
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004020)
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_RMSK                               0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_POR                            0x000003ff
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_AIAR_ADDR, HWIO_WCSS_A_QGIC2_GICV_AIAR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_AIAR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_CPU_ID_BMSK                        0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_CPU_ID_SHFT                           0xa
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_INT_ID_BMSK                         0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_AIAR_INT_ID_SHFT                           0x0

#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_ADDR                          (WCSS_A_QGIC2_REG_BASE      + 0x00004024)
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_OFFS                          (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004024)
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_RMSK                              0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_POR                           0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_POR_RMSK                      0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_AEOIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_CPU_ID_BMSK                       0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_CPU_ID_SHFT                          0xa
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_INT_ID_BMSK                        0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_AEOIR_INT_ID_SHFT                          0x0

#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_ADDR                         (WCSS_A_QGIC2_REG_BASE      + 0x00004028)
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_OFFS                         (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00004028)
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_RMSK                             0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_POR                          0x000003ff
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_POR_RMSK                     0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_AHPPIR_ADDR, HWIO_WCSS_A_QGIC2_GICV_AHPPIR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_AHPPIR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_CPU_ID_BMSK                      0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_CPU_ID_SHFT                         0xa
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_INT_ID_BMSK                       0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_AHPPIR_INT_ID_SHFT                         0x0

#define HWIO_WCSS_A_QGIC2_GICV_APR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x000040d0)
#define HWIO_WCSS_A_QGIC2_GICV_APR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000040d0)
#define HWIO_WCSS_A_QGIC2_GICV_APR_RMSK                            0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_APR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_APR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_APR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_APR_ADDR, HWIO_WCSS_A_QGIC2_GICV_APR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_APR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_APR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_APR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_APR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_APR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WCSS_A_QGIC2_GICV_APR_ADDR,m,v,HWIO_WCSS_A_QGIC2_GICV_APR_IN)
#define HWIO_WCSS_A_QGIC2_GICV_APR_PRI_BMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_APR_PRI_SHFT                               0x0
#define HWIO_WCSS_A_QGIC2_GICV_APR_PRI_NA_FVAL                            0x0
#define HWIO_WCSS_A_QGIC2_GICV_APR_PRI_A_FVAL                             0x1

#define HWIO_WCSS_A_QGIC2_GICV_IIDR_ADDR                           (WCSS_A_QGIC2_REG_BASE      + 0x000040fc)
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_OFFS                           (WCSS_A_QGIC2_REG_BASE_OFFS + 0x000040fc)
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_RMSK                           0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_POR                            0x00020070
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_POR_RMSK                       0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_IN          \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_IIDR_ADDR, HWIO_WCSS_A_QGIC2_GICV_IIDR_RMSK)
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_INM(m)      \
        in_dword_masked(HWIO_WCSS_A_QGIC2_GICV_IIDR_ADDR, m)
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_PART_NUM_BMSK                  0xfff00000
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_PART_NUM_SHFT                        0x14
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_ARCH_VERSION_BMSK                 0xf0000
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_ARCH_VERSION_SHFT                    0x10
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_REVISION_BMSK                      0xf000
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_REVISION_SHFT                         0xc
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_IMPLEMENTOR_BMSK                    0xfff
#define HWIO_WCSS_A_QGIC2_GICV_IIDR_IMPLEMENTOR_SHFT                      0x0

#define HWIO_WCSS_A_QGIC2_GICV_DIR_ADDR                            (WCSS_A_QGIC2_REG_BASE      + 0x00005000)
#define HWIO_WCSS_A_QGIC2_GICV_DIR_OFFS                            (WCSS_A_QGIC2_REG_BASE_OFFS + 0x00005000)
#define HWIO_WCSS_A_QGIC2_GICV_DIR_RMSK                                0x1fff
#define HWIO_WCSS_A_QGIC2_GICV_DIR_POR                             0x00000000
#define HWIO_WCSS_A_QGIC2_GICV_DIR_POR_RMSK                        0xffffffff
#define HWIO_WCSS_A_QGIC2_GICV_DIR_OUT(v)      \
        out_dword(HWIO_WCSS_A_QGIC2_GICV_DIR_ADDR,v)
#define HWIO_WCSS_A_QGIC2_GICV_DIR_CPU_ID_BMSK                         0x1c00
#define HWIO_WCSS_A_QGIC2_GICV_DIR_CPU_ID_SHFT                            0xa
#define HWIO_WCSS_A_QGIC2_GICV_DIR_INT_ID_BMSK                          0x3ff
#define HWIO_WCSS_A_QGIC2_GICV_DIR_INT_ID_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                           (CORE_TOP_CSR_BASE      + 0x00037000)
#define TCSR_TCSR_REGS_REG_BASE_OFFS                                                                                      0x00037000

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_RMSK                                                                               0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_POR                                                                             0x00000000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR, HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_RMSK)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_BMSK                                                  0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_SHFT                                                     0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_BMSK                                                          0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_SHFT                                                          0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_RMSK                                                                              0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_POR                                                                            0x00000000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR, HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_RMSK)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_BMSK                                                0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_SHFT                                                   0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_BMSK                                                        0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_SHFT                                                        0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_RMSK                                                                       0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_POR                                                                     0x00000000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_POR_RMSK                                                                0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR, HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_BMSK                                  0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_SHFT                                     0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_BMSK                                          0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_SHFT                                          0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_RMSK                                                                    0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_POR                                                                  0x00000000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_POR_RMSK                                                             0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR, HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_BMSK                            0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_SHFT                               0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_BMSK                                    0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_SHFT                                    0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_POR                                                                              0x00000000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_POR_RMSK                                                                         0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR, HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_RMSK)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_BMSK                                                      0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_SHFT                                                             0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                        0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_POR                                                                      0x00000000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_POR_RMSK                                                                 0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR, HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_RMSK)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BMSK                                         0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_SHFT                                            0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                       0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                       0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_POR                                                                             0x00000000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR, HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_RMSK)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_BMSK                                                    0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_SHFT                                                           0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                       0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_POR                                                                     0x00000000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_POR_RMSK                                                                0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR, HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_RMSK)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BMSK                                       0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_SHFT                                          0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                     0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                     0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_RMSK                                                                     0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_POR                                                                      0x00000000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_POR_RMSK                                                                 0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR, HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_BMSK                                      0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_SHFT                                             0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_POR                                                              0x00000000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_POR_RMSK                                                         0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR, HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_BMSK                         0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_SHFT                            0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                       0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                       0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_RMSK                                                                  0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_POR                                                                   0x00000000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_POR_RMSK                                                              0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR, HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_BMSK                                0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_SHFT                                       0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_RMSK                                                             0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_POR                                                           0x00000000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_POR_RMSK                                                      0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR, HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_RMSK)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_BMSK                   0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_SHFT                      0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                 0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                 0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RMSK                                                                               0x7fffaff
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_POR                                                                               0x00000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_POR_RMSK                                                                          0xffffffff
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_BMSK                                                       0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_SHFT                                                            0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_CFG_XPU2_NON_SEC_INTR_BMSK                                                    0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_CFG_XPU2_NON_SEC_INTR_SHFT                                                         0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_QDSP_TBU_XPU2_NON_SEC_INTR_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_QDSP_TBU_XPU2_NON_SEC_INTR_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_GPS_TBU_XPU2_NON_SEC_INTR_BMSK                                                 0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_GPS_TBU_XPU2_NON_SEC_INTR_SHFT                                                     0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_DIME_TBU_XPU2_NON_SEC_INTR_BMSK                                                0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SMMU_DIME_TBU_XPU2_NON_SEC_INTR_SHFT                                                    0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_BMSK                                                      0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_SHFT                                                          0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PRNG_CFG_XPU2_NON_SEC_INTR_BMSK                                                     0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PRNG_CFG_XPU2_NON_SEC_INTR_SHFT                                                         0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_BMSK                                                     0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_SHFT                                                        0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SNOC_CFG_XPU2_NON_SEC_INTR_BMSK                                                      0x40000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SNOC_CFG_XPU2_NON_SEC_INTR_SHFT                                                         0x12
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_BMSK                                                        0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_SHFT                                                           0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_BMSK                                                      0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_SHFT                                                         0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_BMSK                                                           0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_SHFT                                                              0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_BMSK                                                            0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_SHFT                                                               0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_BMSK                                                    0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_SHFT                                                       0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_BMSK                                                            0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_SHFT                                                              0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PRONTO_XPU2_NON_SEC_INTR_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PRONTO_XPU2_NON_SEC_INTR_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_BMSK                                                         0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_SHFT                                                          0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CFG_XPU2_NON_SEC_INTR_BMSK                                                         0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CFG_XPU2_NON_SEC_INTR_SHFT                                                          0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_BMSK                                                               0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_SHFT                                                               0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_VENUS0_XPU2_NON_SEC_INTR_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_VENUS0_XPU2_NON_SEC_INTR_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_BMSK                                                               0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_SHFT                                                               0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_BMSK                                                               0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_SHFT                                                               0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RMSK                                                                        0x7fffaff
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_POR                                                                        0x00000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_POR_RMSK                                                                   0xffffffff
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_BMSK                                         0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                      0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_NON_SEC_INTR_ENABLE_BMSK                                 0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_NON_SEC_INTR_ENABLE_SHFT                                      0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_NON_SEC_INTR_ENABLE_BMSK                                   0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_NON_SEC_INTR_ENABLE_SHFT                                       0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_NON_SEC_INTR_ENABLE_BMSK                                  0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_NON_SEC_INTR_ENABLE_SHFT                                      0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                        0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PRNG_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PRNG_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                       0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                          0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                        0x40000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x12
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                          0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_BMSK                                        0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                             0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PRONTO_XPU2_NON_SEC_INTR_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PRONTO_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_VENUS0_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_VENUS0_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                 0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                             0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_POR                                                                       0x00000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_POR_RMSK                                                                  0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                             0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                             0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                          0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                          0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                      0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_POR                                                                0x00000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_POR_RMSK                                                           0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                               0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                               0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                            0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                            0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                               0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                                0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_POR                                                                          0x00000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_POR_RMSK                                                                     0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                         0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_POR                                                                   0x00000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_POR_RMSK                                                              0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                     0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                  0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                  0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x0

#define HWIO_TCSR_MUTEX_REG_RESET_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_RMSK                                                                                           0x1
#define HWIO_TCSR_MUTEX_REG_RESET_POR                                                                                     0x00000000
#define HWIO_TCSR_MUTEX_REG_RESET_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_MUTEX_REG_RESET_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, HWIO_TCSR_MUTEX_REG_RESET_RMSK)
#define HWIO_TCSR_MUTEX_REG_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, m)
#define HWIO_TCSR_MUTEX_REG_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR,v)
#define HWIO_TCSR_MUTEX_REG_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_RESET_ADDR,m,v,HWIO_TCSR_MUTEX_REG_RESET_IN)
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_BMSK                                                                               0x1
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_SHFT                                                                               0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RMSK                                                                                   0x7fffaff
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_POR                                                                                   0x00000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU2_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_BMSK                                                               0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_SHFT                                                                    0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_CFG_XPU2_SEC_INTR_BMSK                                                            0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_CFG_XPU2_SEC_INTR_SHFT                                                                 0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_QDSP_TBU_XPU2_SEC_INTR_BMSK                                                       0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_QDSP_TBU_XPU2_SEC_INTR_SHFT                                                            0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_GPS_TBU_XPU2_SEC_INTR_BMSK                                                         0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_GPS_TBU_XPU2_SEC_INTR_SHFT                                                             0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_DIME_TBU_XPU2_SEC_INTR_BMSK                                                        0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SMMU_DIME_TBU_XPU2_SEC_INTR_SHFT                                                            0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PRNG_CFG_XPU2_SEC_INTR_BMSK                                                             0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PRNG_CFG_XPU2_SEC_INTR_SHFT                                                                 0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_BMSK                                                             0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_SHFT                                                                0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SNOC_CFG_XPU2_SEC_INTR_BMSK                                                              0x40000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SNOC_CFG_XPU2_SEC_INTR_SHFT                                                                 0x12
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_BMSK                                                              0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_SHFT                                                                 0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_BMSK                                                                   0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_SHFT                                                                      0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_BMSK                                                                    0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_SHFT                                                                       0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_BMSK                                                            0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_SHFT                                                               0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_BMSK                                                                    0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_SHFT                                                                      0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_BMSK                                                                    0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_SHFT                                                                      0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PRONTO_XPU2_SEC_INTR_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PRONTO_XPU2_SEC_INTR_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_BMSK                                                                 0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_SHFT                                                                  0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_BMSK                                                                 0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_SHFT                                                                  0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CFG_XPU2_SEC_INTR_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CFG_XPU2_SEC_INTR_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_BMSK                                                                       0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_SHFT                                                                       0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_VENUS0_XPU2_SEC_INTR_BMSK                                                                    0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_VENUS0_XPU2_SEC_INTR_SHFT                                                                    0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_BMSK                                                                       0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_SHFT                                                                       0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_BMSK                                                                       0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_SHFT                                                                       0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RMSK                                                                            0x7fffaff
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_POR                                                                            0x00000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_BMSK                                                 0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_SHFT                                                      0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                              0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_SEC_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_SEC_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_SEC_INTR_ENABLE_BMSK                                           0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_SEC_INTR_ENABLE_SHFT                                               0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_SEC_INTR_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_SEC_INTR_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PRNG_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                               0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PRNG_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                               0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                  0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SNOC_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                0x40000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SNOC_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x12
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_BMSK                                                  0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_BMSK                                                     0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_SHFT                                                        0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_SHFT                                                         0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_BMSK                                              0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_SHFT                                                 0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_SHFT                                                        0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_SHFT                                                        0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PRONTO_XPU2_SEC_INTR_ENABLE_BMSK                                                     0x80
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PRONTO_XPU2_SEC_INTR_ENABLE_SHFT                                                      0x7
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_BMSK                                                         0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_VENUS0_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_VENUS0_XPU2_SEC_INTR_ENABLE_SHFT                                                      0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_BMSK                                                         0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_BMSK                                                         0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                                 0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_POR                                                                           0x00000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_POR_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_BMSK                                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_SHFT                                                     0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_BMSK                                                  0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_SHFT                                                  0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_BMSK                                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_SHFT                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_BMSK                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                          0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_POR                                                                    0x00000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_POR_RMSK                                                               0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                    0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                                    0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_POR                                                                              0x00000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_POR_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_BMSK                                                           0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_SHFT                                                           0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_BMSK                                                        0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_SHFT                                                        0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_BMSK                                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_SHFT                                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_BMSK                                                            0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                             0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_POR                                                                       0x00000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_POR_RMSK                                                                  0xffffffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x0

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RMSK                                                                                   0x7fffafe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_POR                                                                                   0x00000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU2_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_BMSK                                                               0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_SHFT                                                                    0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_CFG_XPU2_MSA_INTR_BMSK                                                            0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_CFG_XPU2_MSA_INTR_SHFT                                                                 0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_QDSP_TBU_XPU2_MSA_INTR_BMSK                                                       0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_QDSP_TBU_XPU2_MSA_INTR_SHFT                                                            0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_GPS_TBU_XPU2_MSA_INTR_BMSK                                                         0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_GPS_TBU_XPU2_MSA_INTR_SHFT                                                             0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_DIME_TBU_XPU2_MSA_INTR_BMSK                                                        0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SMMU_DIME_TBU_XPU2_MSA_INTR_SHFT                                                            0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PRNG_CFG_XPU2_MSA_INTR_BMSK                                                             0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PRNG_CFG_XPU2_MSA_INTR_SHFT                                                                 0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_BMSK                                                             0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_SHFT                                                                0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SNOC_CFG_XPU2_MSA_INTR_BMSK                                                              0x40000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SNOC_CFG_XPU2_MSA_INTR_SHFT                                                                 0x12
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_BMSK                                                              0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_SHFT                                                                 0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_BMSK                                                                   0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_SHFT                                                                      0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_BMSK                                                                    0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_SHFT                                                                       0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_BMSK                                                            0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_SHFT                                                               0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_BMSK                                                                    0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_SHFT                                                                      0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_BMSK                                                                    0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_SHFT                                                                      0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PRONTO_XPU2_MSA_INTR_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PRONTO_XPU2_MSA_INTR_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_BMSK                                                                 0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_SHFT                                                                  0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_BMSK                                                                 0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_SHFT                                                                  0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CFG_XPU2_MSA_INTR_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CFG_XPU2_MSA_INTR_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_BMSK                                                                       0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_SHFT                                                                       0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_VENUS0_XPU2_MSA_INTR_BMSK                                                                    0x4
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_VENUS0_XPU2_MSA_INTR_SHFT                                                                    0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_BMSK                                                                       0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_SHFT                                                                       0x1

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RMSK                                                                            0x7fffafe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_POR                                                                            0x00000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_BMSK                                                 0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_SHFT                                                      0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                              0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_MSA_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_QDSP_TBU_XPU2_MSA_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_MSA_INTR_ENABLE_BMSK                                           0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_GPS_TBU_XPU2_MSA_INTR_ENABLE_SHFT                                               0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_MSA_INTR_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SMMU_DIME_TBU_XPU2_MSA_INTR_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PRNG_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                               0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PRNG_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                               0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                  0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SNOC_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                0x40000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SNOC_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x12
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_BMSK                                                  0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_BMSK                                                     0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_SHFT                                                        0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_SHFT                                                         0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_BMSK                                              0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_SHFT                                                 0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_SHFT                                                        0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_SHFT                                                        0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PRONTO_XPU2_MSA_INTR_ENABLE_BMSK                                                     0x80
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PRONTO_XPU2_MSA_INTR_ENABLE_SHFT                                                      0x7
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_BMSK                                                         0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_VENUS0_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x4
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_VENUS0_XPU2_MSA_INTR_ENABLE_SHFT                                                      0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_BMSK                                                         0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x1

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                               0x1
#define HWIO_TCSR_TCSR_CLK_EN_POR                                                                                         0x00000001
#define HWIO_TCSR_TCSR_CLK_EN_POR_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                                   0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                                   0x0

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                      0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_POR                                                                                0x00000000
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_POR_RMSK                                                                           0xffffffff
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                                 0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                                 0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                           0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_POR                                                                                     0x00000000
#define HWIO_TCSR_XPU_NSEN_STATUS_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_BMSK                                                                     0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_SHFT                                                                     0x1

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                         0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_POR                                                                                   0x00000000
#define HWIO_TCSR_XPU_VMIDEN_STATUS_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_BMSK                                                                 0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_SHFT                                                                 0x1

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                          0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_POR                                                                                    0x00000000
#define HWIO_TCSR_XPU_MSAEN_STATUS_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_BMSK                                                                   0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_SHFT                                                                   0x1

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_OFFS(n)                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                         0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                                 15
#define HWIO_TCSR_TZ_WONCE_n_POR                                                                                          0x00000000
#define HWIO_TCSR_TZ_WONCE_n_POR_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                        0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                               0x0

#define HWIO_TCSR_BOOT_MISC_DETECT_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_POR                                                                                    0x00000000
#define HWIO_TCSR_BOOT_MISC_DETECT_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_BMSK                                                                  0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_VMID_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00006110)
#define HWIO_TCSR_APSS_VMID_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006110)
#define HWIO_TCSR_APSS_VMID_RMSK                                                                                                0x1f
#define HWIO_TCSR_APSS_VMID_POR                                                                                           0x00000003
#define HWIO_TCSR_APSS_VMID_POR_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_APSS_VMID_IN          \
        in_dword_masked(HWIO_TCSR_APSS_VMID_ADDR, HWIO_TCSR_APSS_VMID_RMSK)
#define HWIO_TCSR_APSS_VMID_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_VMID_ADDR, m)
#define HWIO_TCSR_APSS_VMID_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_VMID_ADDR,v)
#define HWIO_TCSR_APSS_VMID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_VMID_ADDR,m,v,HWIO_TCSR_APSS_VMID_IN)
#define HWIO_TCSR_APSS_VMID_APSS_VMID_BMSK                                                                                      0x1f
#define HWIO_TCSR_APSS_VMID_APSS_VMID_SHFT                                                                                       0x0

#define HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RMSK                                                                                     0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_POR                                                                                     0x00000000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR, HWIO_TCSR_MMSS_RPM_IRQ_EN_RMSK)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_EN_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_BMSK                                                               0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_SHFT                                                                    0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_BMSK                                                               0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_SHFT                                                                   0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_BMSK                                                               0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_SHFT                                                                   0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_BMSK                                                               0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_SHFT                                                                   0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_BMSK                                                                  0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_SHFT                                                                      0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_BMSK                                                                0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_SHFT                                                                   0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_BMSK                                                                 0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_SHFT                                                                    0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_BMSK                                                                 0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_SHFT                                                                    0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_BMSK                                                                 0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_SHFT                                                                    0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_BMSK                                                                  0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_SHFT                                                                     0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_BMSK                                                                   0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_SHFT                                                                     0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_BMSK                                                                   0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_SHFT                                                                     0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_BMSK                                                                   0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_SHFT                                                                     0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_BMSK                                                                   0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_SHFT                                                                     0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_BMSK                                                                    0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_SHFT                                                                     0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_BMSK                                                                    0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_SHFT                                                                     0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_BMSK                                                                    0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_SHFT                                                                     0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_BMSK                                                                    0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_SHFT                                                                     0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_BMSK                                                                     0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_SHFT                                                                     0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_BMSK                                                                   0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_SHFT                                                                   0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_BMSK                                                                   0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_SHFT                                                                   0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RMSK                                                                                  0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_POR                                                                                  0x00000000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_POR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR, HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RMSK)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_BMSK                                                         0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_SHFT                                                              0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_BMSK                                                         0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_SHFT                                                             0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_BMSK                                                         0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_SHFT                                                             0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_BMSK                                                         0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_SHFT                                                             0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_BMSK                                                            0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_SHFT                                                                0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_BMSK                                                          0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_SHFT                                                             0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_BMSK                                                           0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_SHFT                                                              0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_BMSK                                                           0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_SHFT                                                              0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_BMSK                                                           0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_SHFT                                                              0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_BMSK                                                            0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_SHFT                                                               0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_BMSK                                                             0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_SHFT                                                               0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_BMSK                                                             0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_SHFT                                                               0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_BMSK                                                             0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_SHFT                                                               0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_BMSK                                                             0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_SHFT                                                               0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_BMSK                                                              0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_SHFT                                                               0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_BMSK                                                              0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_SHFT                                                               0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_BMSK                                                              0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_SHFT                                                               0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_BMSK                                                              0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_SHFT                                                               0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_BMSK                                                               0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_SHFT                                                               0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_BMSK                                                             0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_SHFT                                                             0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_BMSK                                                             0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_SHFT                                                             0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RMSK                                                                                 0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_POR                                                                                 0x00000000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR, HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RMSK)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_BMSK                                                       0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_SHFT                                                            0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_BMSK                                                       0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_SHFT                                                           0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_BMSK                                                       0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_SHFT                                                           0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_BMSK                                                       0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_SHFT                                                           0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_BMSK                                                          0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_SHFT                                                              0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_BMSK                                                        0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_SHFT                                                           0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_BMSK                                                         0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_SHFT                                                            0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_BMSK                                                         0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_SHFT                                                            0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_BMSK                                                         0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_SHFT                                                            0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_BMSK                                                          0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_SHFT                                                             0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_BMSK                                                           0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_SHFT                                                             0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_BMSK                                                           0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_SHFT                                                             0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_BMSK                                                           0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_SHFT                                                             0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_BMSK                                                           0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_SHFT                                                             0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_BMSK                                                            0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_SHFT                                                             0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_BMSK                                                            0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_SHFT                                                             0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_BMSK                                                            0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_SHFT                                                             0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_BMSK                                                            0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_SHFT                                                             0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_BMSK                                                             0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_SHFT                                                             0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_BMSK                                                           0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_SHFT                                                           0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_BMSK                                                           0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_SHFT                                                           0x1

#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_RMSK                                                                       0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_POR                                                                        0x00000000
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_POR_RMSK                                                                   0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR, HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_RMSK)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_BMSK                                               0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_SHFT                                                      0x0

#define HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_RMSK                                                                                        0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_POR                                                                                  0x00000000
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_POR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR, HWIO_TCSR_MMSS_OXILI_CMD_REG_RMSK)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,v)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,m,v,HWIO_TCSR_MMSS_OXILI_CMD_REG_IN)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_BMSK                                                                              0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_SHFT                                                                              0x0

#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_RMSK                                                                                0x83ff
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_POR                                                                             0x00000000
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR, HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_RMSK)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_BMSK                                                                  0x8000
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_SHFT                                                                     0xf
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_BMSK                                                                   0x200
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_SHFT                                                                     0x9
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_BMSK                                                         0x100
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_SHFT                                                           0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_BMSK                                                                     0x80
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_SHFT                                                                      0x7
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_BMSK                                                           0x40
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_SHFT                                                            0x6
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_BMSK                                                                     0x20
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_SHFT                                                                      0x5
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_BMSK                                                           0x10
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_SHFT                                                            0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_BMSK                                                                      0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_SHFT                                                                      0x3
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_BMSK                                                            0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_SHFT                                                            0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_BMSK                                                                      0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_SHFT                                                                      0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_BMSK                                                            0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_SHFT                                                            0x0

#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_RMSK                                                                                    0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_POR                                                                              0x00000000
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_POR_RMSK                                                                         0xffffffff
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR, HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_RMSK)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_BMSK                                                                  0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_SHFT                                                                  0x0

#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_RMSK                                                                                   0xff
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_POR                                                                              0x000000ff
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_POR_RMSK                                                                         0xffffffff
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR, HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_RMSK)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_BMSK                                                                    0xf0
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_SHFT                                                                     0x4
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_BMSK                                                                   0xf
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_SHFT                                                                   0x0

#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_RMSK                                                                           0xffffff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_POR                                                                          0x0000ffff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_POR_RMSK                                                                     0xffffffff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR, HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_RMSK)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_BMSK                                                                0xff0000
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_SHFT                                                                    0x10
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_BMSK                                                                     0xff00
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_SHFT                                                                        0x8
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_BMSK                                                                      0xff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_SHFT                                                                       0x0

#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_RMSK                                                                                      0x7
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_POR                                                                                0x00000000
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_POR_RMSK                                                                           0xffffffff
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR, HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_RMSK)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_BMSK                                                                        0x4
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_SHFT                                                                        0x2
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_BMSK                                                                        0x3
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_SHFT                                                                        0x0

#define HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK                                                                                       0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_POR                                                                                   0x00000000
#define HWIO_TCSR_TBU_BYPASS_ENABLE_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TBU_BYPASS_ENABLE_IN)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_BMSK                                                                     0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_SHFT                                                                       0x0

#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                               0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_POR                                                                                0x00000000
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_POR_RMSK                                                                           0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_BMSK                                                          0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_SHFT                                                                 0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                          0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_POR                                                                                    0x00000001
#define HWIO_TCSR_QPDI_DISABLE_CFG_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                         0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                         0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_POR                                                                                0x00000000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_POR_RMSK                                                                           0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                          0xfc000000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                0x1a
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_BMSK                                                                0x3f00000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_SHFT                                                                     0x14
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_BMSK                                                               0xf0000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_SHFT                                                                  0x10
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_BMSK                                                                 0xf000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_SHFT                                                                    0xc
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_BMSK                                                                 0xf00
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_SHFT                                                                   0x8
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_BMSK                                                                   0xf0
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_SHFT                                                                    0x4
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLSP155_BMSK                                                                     0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLSP155_SHFT                                                                     0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                                      0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_POR                                                                                0x00000000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_POR_RMSK                                                                           0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                 0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_POR                                                                                  0x00000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_POR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP127_L_BMSK                                                               0xc0000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP127_L_SHFT                                                                     0x1e
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP155_OTHERS_BMSK                                                          0x3f000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP155_OTHERS_SHFT                                                                0x18
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP155_DATA_BMSK                                                              0xfc0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_UHPSP155_DATA_SHFT                                                                  0x12
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_8P_RF_BMSK                                                                       0x3f000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_8P_RF_SHFT                                                                           0xc
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_6P_RF_BMSK                                                                         0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_6P_RF_SHFT                                                                           0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_HPLVF240_BYPASS_BMSK                                                                0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_HPLVF240_BYPASS_SHFT                                                                 0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_RMSK                                                                                   0x3fffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_POR                                                                                  0x00000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_POR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_VHPLLSP127_BMSK                                                                 0x3f0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_VHPLLSP127_SHFT                                                                     0x10
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_HPLLSP155_BMSK                                                                    0xfc00
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_HPLLSP155_SHFT                                                                       0xa
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_HPLLSP127_BMSK                                                                     0x3f0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_HPLLSP127_SHFT                                                                       0x4
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_UHPSP127_H_BMSK                                                                      0xf
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_UHPSP127_H_SHFT                                                                      0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_RMSK                                                                                         0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_POR                                                                                   0x00000001
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR, HWIO_TCSR_MEM_ACC_SEL_VDDCX_RMSK)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_BMSK                                                                       0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_SHFT                                                                       0x0

#define HWIO_TCSR_MEM_ACC_SEL_APC_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000f000)
#define HWIO_TCSR_MEM_ACC_SEL_APC_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f000)
#define HWIO_TCSR_MEM_ACC_SEL_APC_RMSK                                                                                         0x303
#define HWIO_TCSR_MEM_ACC_SEL_APC_POR                                                                                     0x00000101
#define HWIO_TCSR_MEM_ACC_SEL_APC_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_MEM_ACC_SEL_APC_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_APC_ADDR, HWIO_TCSR_MEM_ACC_SEL_APC_RMSK)
#define HWIO_TCSR_MEM_ACC_SEL_APC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_APC_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_APC_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_APC_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_APC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_APC_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_APC_IN)
#define HWIO_TCSR_MEM_ACC_SEL_APC_MEM_ACC_SEL_APC_L2_BMSK                                                                      0x300
#define HWIO_TCSR_MEM_ACC_SEL_APC_MEM_ACC_SEL_APC_L2_SHFT                                                                        0x8
#define HWIO_TCSR_MEM_ACC_SEL_APC_MEM_ACC_SEL_APC_L1_BMSK                                                                        0x3
#define HWIO_TCSR_MEM_ACC_SEL_APC_MEM_ACC_SEL_APC_L1_SHFT                                                                        0x0

#define HWIO_TCSR_CUSTOM_APC_ACC_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_CUSTOM_APC_ACC_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f004)
#define HWIO_TCSR_CUSTOM_APC_ACC_RMSK                                                                                          0xfff
#define HWIO_TCSR_CUSTOM_APC_ACC_POR                                                                                      0x00000000
#define HWIO_TCSR_CUSTOM_APC_ACC_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_CUSTOM_APC_ACC_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_APC_ACC_ADDR, HWIO_TCSR_CUSTOM_APC_ACC_RMSK)
#define HWIO_TCSR_CUSTOM_APC_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_APC_ACC_ADDR, m)
#define HWIO_TCSR_CUSTOM_APC_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_APC_ACC_ADDR,v)
#define HWIO_TCSR_CUSTOM_APC_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_APC_ACC_ADDR,m,v,HWIO_TCSR_CUSTOM_APC_ACC_IN)
#define HWIO_TCSR_CUSTOM_APC_ACC_CUSTOM_UHPSP155_APC_L2_BMSK                                                                   0xfc0
#define HWIO_TCSR_CUSTOM_APC_ACC_CUSTOM_UHPSP155_APC_L2_SHFT                                                                     0x6
#define HWIO_TCSR_CUSTOM_APC_ACC_CUSTOM_UHPSP155_APC_L1_BMSK                                                                    0x3f
#define HWIO_TCSR_CUSTOM_APC_ACC_CUSTOM_UHPSP155_APC_L1_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_APU_REG2_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_POR                                                                                      0x00000000
#define HWIO_TCSR_SPARE_APU_REG2_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG2_ADDR, HWIO_TCSR_SPARE_APU_REG2_RMSK)
#define HWIO_TCSR_SPARE_APU_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG2_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG2_IN)
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_BMSK                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_SHFT                                                                             0x0

#define HWIO_TCSR_SPARE_APU_REG3_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_POR                                                                                      0x00000000
#define HWIO_TCSR_SPARE_APU_REG3_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG3_ADDR, HWIO_TCSR_SPARE_APU_REG3_RMSK)
#define HWIO_TCSR_SPARE_APU_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG3_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG3_IN)
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_BMSK                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_SHFT                                                                             0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                         0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_POR                                                                                      0x00000000
#define HWIO_TCSR_SYS_POWER_CTRL_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                          0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                             0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                               0x3
#define HWIO_TCSR_USB_CORE_ID_POR                                                                                         0x00000000
#define HWIO_TCSR_USB_CORE_ID_POR_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                                   0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                                   0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                            0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_POR                                                                                      0x00000000
#define HWIO_TCSR_LDO_SLEEP_CTRL_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, HWIO_TCSR_LDO_SLEEP_CTRL_RMSK)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                                  0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                                  0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_POR                                                                               0x00000000
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_POR_RMSK                                                                          0xffffffff
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                                    0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                                    0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                            0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_POR                                                                                      0x00000000
#define HWIO_TCSR_LDO_OBIAS_CTRL_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, HWIO_TCSR_LDO_OBIAS_CTRL_RMSK)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                               0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                               0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                           0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_POR                                                                                     0x00000007
#define HWIO_TCSR_LDO_VREF_CONFIG_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, HWIO_TCSR_LDO_VREF_CONFIG_RMSK)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                           0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                           0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                             0x7
#define HWIO_TCSR_LDO_IB_CONFIG_POR                                                                                       0x00000002
#define HWIO_TCSR_LDO_IB_CONFIG_POR_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, HWIO_TCSR_LDO_IB_CONFIG_RMSK)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                               0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                               0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                            0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_POR                                                                                      0x00000000
#define HWIO_TCSR_LDO_BGC_CONFIG_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, HWIO_TCSR_LDO_BGC_CONFIG_RMSK)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                                    0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                                    0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                         0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_POR                                                                                       0x00000000
#define HWIO_TCSR_LDO_VREF_CTRL_POR_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, HWIO_TCSR_LDO_VREF_CTRL_RMSK)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                        0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                           0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                             0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                          0x80000000
#define HWIO_TCSR_LDO_LD_EN_POR                                                                                           0x00000000
#define HWIO_TCSR_LDO_LD_EN_POR_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, HWIO_TCSR_LDO_LD_EN_RMSK)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                                0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                                      0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                          0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_POR                                                                                         0x00000000
#define HWIO_TCSR_LDO_LD_CTRL_POR_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, HWIO_TCSR_LDO_LD_CTRL_RMSK)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                               0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                                   0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                                   0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                                    0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                                     0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_POR                                                                                      0x00000000
#define HWIO_TCSR_LDO_OSC_RESETB_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, HWIO_TCSR_LDO_OSC_RESETB_RMSK)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                                      0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                            0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                              0x3
#define HWIO_TCSR_LDO_OSC_CTRL_POR                                                                                        0x00000000
#define HWIO_TCSR_LDO_OSC_CTRL_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, HWIO_TCSR_LDO_OSC_CTRL_RMSK)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                                 0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                                 0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                                    0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_POR                                                                                     0x00000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                         0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                               0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                              0x7
#define HWIO_TCSR_LDO_DFT_CTRL_POR                                                                                        0x00000000
#define HWIO_TCSR_LDO_DFT_CTRL_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, HWIO_TCSR_LDO_DFT_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                               0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                               0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                      0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_POR                                                                                   0x00000000
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                                 0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_POR                                                                                    0x00000000
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                                  0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                         0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                                      0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_POR                                                                                   0x00000000
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                                    0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                       0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_POR                                                                                 0x00000000
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_POR                                                                                 0x00000000
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_POR                                                                                 0x00000000
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_POR                                                                                 0x00000000
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                                   0x0

#define HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_RMSK                                                                                         0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_POR                                                                                   0x00000000
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR, HWIO_TCSR_PHSS_USB2_PHY_SEL_RMSK)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_BMSK                                                                       0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_SHFT                                                                       0x0

#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_RMSK                                                                                   0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_POR                                                                             0x00000000
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR, HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_RMSK)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_BMSK                                                           0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_SHFT                                                           0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                         0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_POR                                                                                   0x00000000
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                       0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                       0x0

#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n)                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OFFS(n)                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK                                                                                0x3
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_MAXn                                                                                  1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_POR                                                                          0x00000000
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_POR_RMSK                                                                     0xffffffff
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                 0x2
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                 0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n)                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OFFS(n)                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK                                                                                   0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MAXn                                                                                     1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_POR                                                                             0x00000000
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                       0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                       0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                       0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                       0x0

#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n)                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OFFS(n)                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK                                                                                0x3f
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_MAXn                                                                                   1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_POR                                                                           0x00000000
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_POR_RMSK                                                                      0xffffffff
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                  0x10
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                   0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                   0x8
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                   0x3
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n)                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OFFS(n)                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK                                                                                   0x3f
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MAXn                                                                                      1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_POR                                                                              0x00000000
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_POR_RMSK                                                                         0xffffffff
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                        0x20
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                         0x5
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                        0x10
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                         0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                         0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                         0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                         0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                         0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                         0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                         0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                         0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                         0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                             0x1
#define HWIO_TCSR_MEM_ARRY_STBY_POR                                                                                       0x00000001
#define HWIO_TCSR_MEM_ARRY_STBY_POR_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                             0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                             0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_POR                                                                                      0x20000100
#define HWIO_TCSR_SOC_HW_VERSION_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                       0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                             0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                        0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                             0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                           0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                              0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                             0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                              0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                                  0x5063ff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_POR                                                                                 0x00000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_BMSK                                                        0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_SHFT                                                            0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_BMSK                                                           0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_SHFT                                                               0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_BMSK                                                                0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_SHFT                                                                   0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_BMSK                                                                0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_SHFT                                                                   0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S9_TIMEOUT_IRQ_BMSK                                                                0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S9_TIMEOUT_IRQ_SHFT                                                                  0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S8_TIMEOUT_IRQ_BMSK                                                                0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S8_TIMEOUT_IRQ_SHFT                                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_BMSK                                                                 0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_SHFT                                                                  0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_BMSK                                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_SHFT                                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_BMSK                                                                 0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_SHFT                                                                  0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_BMSK                                                                 0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_SHFT                                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_BMSK                                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_SHFT                                                                  0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_BMSK                                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_SHFT                                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_BMSK                                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_SHFT                                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_BMSK                                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_SHFT                                                                  0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                              0x5063ff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_POR                                                                             0x00000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                            0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S9_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                 0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S9_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S8_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                 0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S8_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_RMSK                                                                             0x5063ff
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_POR                                                                            0x00000000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                          0x100000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                              0x14
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                               0x4000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0xe
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                               0x2000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0xd
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S9_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                               0x200
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S9_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x9
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S8_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                               0x100
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S8_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x80
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x7
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x20
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x5
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x10
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x3
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                              0x5063ff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_POR                                                                             0x00000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_POR_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                            0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S9_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                 0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S9_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S8_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                 0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S8_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_RMSK                                                                                  0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_POR                                                                            0x00000000
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN          \
        in_dword_masked(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR, HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_RMSK)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR, m)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,v)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,m,v,HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_BMSK                                                  0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_SHFT                                                  0x0

#define HWIO_TCSR_CRYPTO0_HALTREQ_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_RMSK                                                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_POR                                                                                     0x00000000
#define HWIO_TCSR_CRYPTO0_HALTREQ_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_CRYPTO0_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, HWIO_TCSR_CRYPTO0_HALTREQ_RMSK)
#define HWIO_TCSR_CRYPTO0_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,v)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,m,v,HWIO_TCSR_CRYPTO0_HALTREQ_IN)
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_BMSK                                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_SHFT                                                                           0x0

#define HWIO_TCSR_CRYPTO0_HALTACK_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_RMSK                                                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_POR                                                                                     0x00000000
#define HWIO_TCSR_CRYPTO0_HALTACK_POR_RMSK                                                                                0xffffffff
#define HWIO_TCSR_CRYPTO0_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, HWIO_TCSR_CRYPTO0_HALTACK_RMSK)
#define HWIO_TCSR_CRYPTO0_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_BMSK                                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_SHFT                                                                           0x0

#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK                                                                                       0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_POR                                                                                 0x00000000
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_POR_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_BMSK                                                                   0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_SHFT                                                                   0x0

#define HWIO_TCSR_MSSQ6_HALTREQ_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_RMSK                                                                                             0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_POR                                                                                       0x00000000
#define HWIO_TCSR_MSSQ6_HALTREQ_POR_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_MSSQ6_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, HWIO_TCSR_MSSQ6_HALTREQ_RMSK)
#define HWIO_TCSR_MSSQ6_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSQ6_HALTREQ_IN)
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_BMSK                                                                               0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_SHFT                                                                               0x0

#define HWIO_TCSR_MSSQ6_HALTACK_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_RMSK                                                                                             0x1
#define HWIO_TCSR_MSSQ6_HALTACK_POR                                                                                       0x00000000
#define HWIO_TCSR_MSSQ6_HALTACK_POR_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_MSSQ6_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, HWIO_TCSR_MSSQ6_HALTACK_RMSK)
#define HWIO_TCSR_MSSQ6_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_BMSK                                                                               0x1
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_SHFT                                                                               0x0

#define HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK                                                                                         0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_POR                                                                                   0x00000001
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_BMSK                                                                       0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_SHFT                                                                       0x0

#define HWIO_TCSR_MSSQ6_POWER_STATE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_RMSK                                                                                         0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_POR                                                                                   0x00000000
#define HWIO_TCSR_MSSQ6_POWER_STATE_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_MSSQ6_POWER_STATE_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR, HWIO_TCSR_MSSQ6_POWER_STATE_RMSK)
#define HWIO_TCSR_MSSQ6_POWER_STATE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR, m)
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_BMSK                                                                       0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_SHFT                                                                       0x0

#define HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK                                                                                         0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_POR                                                                                   0x00000000
#define HWIO_TCSR_MSS_MODEM_HALTREQ_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_MSS_MODEM_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_MODEM_HALTREQ_IN)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_BMSK                                                                       0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_SHFT                                                                       0x0

#define HWIO_TCSR_MSS_MODEM_HALTACK_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_RMSK                                                                                         0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_POR                                                                                   0x00000001
#define HWIO_TCSR_MSS_MODEM_HALTACK_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_MSS_MODEM_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, HWIO_TCSR_MSS_MODEM_HALTACK_RMSK)
#define HWIO_TCSR_MSS_MODEM_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_BMSK                                                                       0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_SHFT                                                                       0x0

#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK                                                                                     0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_POR                                                                               0x00000001
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_POR_RMSK                                                                          0xffffffff
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_BMSK                                                               0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_SHFT                                                               0x0

#define HWIO_TCSR_MSS_NC_HALTREQ_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_RMSK                                                                                            0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_POR                                                                                      0x00000000
#define HWIO_TCSR_MSS_NC_HALTREQ_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_MSS_NC_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, HWIO_TCSR_MSS_NC_HALTREQ_RMSK)
#define HWIO_TCSR_MSS_NC_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_NC_HALTREQ_IN)
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_BMSK                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_SHFT                                                                             0x0

#define HWIO_TCSR_MSS_NC_HALTACK_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_RMSK                                                                                            0x1
#define HWIO_TCSR_MSS_NC_HALTACK_POR                                                                                      0x00000000
#define HWIO_TCSR_MSS_NC_HALTACK_POR_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_MSS_NC_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, HWIO_TCSR_MSS_NC_HALTACK_RMSK)
#define HWIO_TCSR_MSS_NC_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_BMSK                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_SHFT                                                                             0x0

#define HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK                                                                                        0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_POR                                                                                  0x00000001
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_POR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_BMSK                                                                     0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_SHFT                                                                     0x0

#define HWIO_TCSR_WCSS_HALTREQ_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_RMSK                                                                                              0x1
#define HWIO_TCSR_WCSS_HALTREQ_POR                                                                                        0x00000000
#define HWIO_TCSR_WCSS_HALTREQ_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_WCSS_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_HALTREQ_ADDR, HWIO_TCSR_WCSS_HALTREQ_RMSK)
#define HWIO_TCSR_WCSS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTREQ_ADDR, m)
#define HWIO_TCSR_WCSS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_HALTREQ_ADDR,v)
#define HWIO_TCSR_WCSS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_HALTREQ_ADDR,m,v,HWIO_TCSR_WCSS_HALTREQ_IN)
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_BMSK                                                                                 0x1
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_SHFT                                                                                 0x0

#define HWIO_TCSR_WCSS_HALTACK_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_RMSK                                                                                              0x1
#define HWIO_TCSR_WCSS_HALTACK_POR                                                                                        0x00000000
#define HWIO_TCSR_WCSS_HALTACK_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_WCSS_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_HALTACK_ADDR, HWIO_TCSR_WCSS_HALTACK_RMSK)
#define HWIO_TCSR_WCSS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTACK_ADDR, m)
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_BMSK                                                                                 0x1
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_SHFT                                                                                 0x0

#define HWIO_TCSR_WCSS_MASTER_IDLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_RMSK                                                                                          0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_POR                                                                                    0x00000001
#define HWIO_TCSR_WCSS_MASTER_IDLE_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_WCSS_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR, HWIO_TCSR_WCSS_MASTER_IDLE_RMSK)
#define HWIO_TCSR_WCSS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_BMSK                                                                         0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_SHFT                                                                         0x0

#define HWIO_TCSR_SDC1_HALTREQ_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_RMSK                                                                                              0x1
#define HWIO_TCSR_SDC1_HALTREQ_POR                                                                                        0x00000000
#define HWIO_TCSR_SDC1_HALTREQ_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SDC1_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_SDC1_HALTREQ_ADDR, HWIO_TCSR_SDC1_HALTREQ_RMSK)
#define HWIO_TCSR_SDC1_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC1_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC1_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC1_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC1_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC1_HALTREQ_IN)
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_BMSK                                                                                 0x1
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_SHFT                                                                                 0x0

#define HWIO_TCSR_SDC1_HALTACK_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_RMSK                                                                                              0x1
#define HWIO_TCSR_SDC1_HALTACK_POR                                                                                        0x00000000
#define HWIO_TCSR_SDC1_HALTACK_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SDC1_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_SDC1_HALTACK_ADDR, HWIO_TCSR_SDC1_HALTACK_RMSK)
#define HWIO_TCSR_SDC1_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_BMSK                                                                                 0x1
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_SHFT                                                                                 0x0

#define HWIO_TCSR_SDC1_MASTER_IDLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_RMSK                                                                                          0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_POR                                                                                    0x00000001
#define HWIO_TCSR_SDC1_MASTER_IDLE_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SDC1_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR, HWIO_TCSR_SDC1_MASTER_IDLE_RMSK)
#define HWIO_TCSR_SDC1_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_BMSK                                                                         0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_SHFT                                                                         0x0

#define HWIO_TCSR_SDC2_HALTREQ_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_RMSK                                                                                              0x1
#define HWIO_TCSR_SDC2_HALTREQ_POR                                                                                        0x00000000
#define HWIO_TCSR_SDC2_HALTREQ_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SDC2_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_SDC2_HALTREQ_ADDR, HWIO_TCSR_SDC2_HALTREQ_RMSK)
#define HWIO_TCSR_SDC2_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC2_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC2_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC2_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC2_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC2_HALTREQ_IN)
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_BMSK                                                                                 0x1
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_SHFT                                                                                 0x0

#define HWIO_TCSR_SDC2_HALTACK_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_RMSK                                                                                              0x1
#define HWIO_TCSR_SDC2_HALTACK_POR                                                                                        0x00000000
#define HWIO_TCSR_SDC2_HALTACK_POR_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SDC2_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_SDC2_HALTACK_ADDR, HWIO_TCSR_SDC2_HALTACK_RMSK)
#define HWIO_TCSR_SDC2_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_BMSK                                                                                 0x1
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_SHFT                                                                                 0x0

#define HWIO_TCSR_SDC2_MASTER_IDLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_RMSK                                                                                          0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_POR                                                                                    0x00000001
#define HWIO_TCSR_SDC2_MASTER_IDLE_POR_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SDC2_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR, HWIO_TCSR_SDC2_MASTER_IDLE_RMSK)
#define HWIO_TCSR_SDC2_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_BMSK                                                                         0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_SHFT                                                                         0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_RMSK                                                                                  0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_POR                                                                            0x00000000
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN          \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR, HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_RMSK)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUT(v)      \
        out_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,v)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,m,v,HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_BMSK                                                         0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_SHFT                                                         0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_RMSK                                                                                  0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_POR                                                                            0x00000000
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_POR_RMSK                                                                       0xffffffff
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_IN          \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR, HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_RMSK)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_BMSK                                                         0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_SHFT                                                         0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_SPARE_REG0_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f000)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG0_POR                                                                                          0x00000000
#define HWIO_TCSR_SPARE_REG0_POR_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                                     0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f004)
#define HWIO_TCSR_SPARE_REG1_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f004)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG1_POR                                                                                          0x00000000
#define HWIO_TCSR_SPARE_REG1_POR_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                                     0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG2_POR                                                                                          0x00000000
#define HWIO_TCSR_SPARE_REG2_POR_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                     0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG3_POR                                                                                          0x00000000
#define HWIO_TCSR_SPARE_REG3_POR_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                     0x0

#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_RMSK                                                                                       0x11f
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_POR                                                                                   0x0000000a
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_POR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN          \
        in_dword_masked(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR, HWIO_TCSR_PNOC_SNOC_MEMTYPE_RMSK)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR, m)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,v)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,m,v,HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_BMSK                                                                          0x100
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_SHFT                                                                            0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_BMSK                                                                      0x10
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_SHFT                                                                       0x4
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_BMSK                                                                            0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_SHFT                                                                            0x3
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_BMSK                                                                          0x7
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_SHFT                                                                          0x0

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                        (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                                                   0x00000000

#define HWIO_QFPROM_RAW_JTAG_ID_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000)
#define HWIO_QFPROM_RAW_JTAG_ID_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000000)
#define HWIO_QFPROM_RAW_JTAG_ID_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_JTAG_ID_POR                                                           0x00000000
#define HWIO_QFPROM_RAW_JTAG_ID_POR_RMSK                                                      0x00000000
#define HWIO_QFPROM_RAW_JTAG_ID_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_ADDR, HWIO_QFPROM_RAW_JTAG_ID_RMSK)
#define HWIO_QFPROM_RAW_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_JTAG_ID_ADDR, m)
#define HWIO_QFPROM_RAW_JTAG_ID_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_JTAG_ID_ADDR,v)
#define HWIO_QFPROM_RAW_JTAG_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_JTAG_ID_ADDR,m,v,HWIO_QFPROM_RAW_JTAG_ID_IN)
#define HWIO_QFPROM_RAW_JTAG_ID_MACCHIATO_EN_BMSK                                             0x10000000
#define HWIO_QFPROM_RAW_JTAG_ID_MACCHIATO_EN_SHFT                                                   0x1c
#define HWIO_QFPROM_RAW_JTAG_ID_FEATURE_ID_BMSK                                                0xff00000
#define HWIO_QFPROM_RAW_JTAG_ID_FEATURE_ID_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_JTAG_ID_JTAG_ID_BMSK                                                     0xfffff
#define HWIO_QFPROM_RAW_JTAG_ID_JTAG_ID_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_PTE1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000004)
#define HWIO_QFPROM_RAW_PTE1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000004)
#define HWIO_QFPROM_RAW_PTE1_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE1_POR                                                              0x00000000
#define HWIO_QFPROM_RAW_PTE1_POR_RMSK                                                         0x00000000
#define HWIO_QFPROM_RAW_PTE1_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE1_ADDR, HWIO_QFPROM_RAW_PTE1_RMSK)
#define HWIO_QFPROM_RAW_PTE1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE1_ADDR, m)
#define HWIO_QFPROM_RAW_PTE1_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE1_ADDR,v)
#define HWIO_QFPROM_RAW_PTE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE1_ADDR,m,v,HWIO_QFPROM_RAW_PTE1_IN)
#define HWIO_QFPROM_RAW_PTE1_IDDQ_CX_OFF_BMSK                                                 0xc0000000
#define HWIO_QFPROM_RAW_PTE1_IDDQ_CX_OFF_SHFT                                                       0x1e
#define HWIO_QFPROM_RAW_PTE1_IDDQ_APC_ON_BMSK                                                 0x3c000000
#define HWIO_QFPROM_RAW_PTE1_IDDQ_APC_ON_SHFT                                                       0x1a
#define HWIO_QFPROM_RAW_PTE1_PROCESS_NODE_ID_BMSK                                              0x2000000
#define HWIO_QFPROM_RAW_PTE1_PROCESS_NODE_ID_SHFT                                                   0x19
#define HWIO_QFPROM_RAW_PTE1_PROCESS_NODE_ID_TN1_FVAL                                                0x0
#define HWIO_QFPROM_RAW_PTE1_PROCESS_NODE_ID_TN3_FVAL                                                0x1
#define HWIO_QFPROM_RAW_PTE1_A53_FMAX_TIER_BMSK                                                0x1800000
#define HWIO_QFPROM_RAW_PTE1_A53_FMAX_TIER_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_PTE1_A53_BONE_PILE_TIER_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_PTE1_A53_BONE_PILE_TIER_SHFT                                                0x16
#define HWIO_QFPROM_RAW_PTE1_DDR_GPU_ID_BMSK                                                    0x200000
#define HWIO_QFPROM_RAW_PTE1_DDR_GPU_ID_SHFT                                                        0x15
#define HWIO_QFPROM_RAW_PTE1_A53_MEM_ACC_SETTINGS_ID_BMSK                                       0x100000
#define HWIO_QFPROM_RAW_PTE1_A53_MEM_ACC_SETTINGS_ID_SHFT                                           0x14
#define HWIO_QFPROM_RAW_PTE1_REV_ID_BMSK                                                         0xc0000
#define HWIO_QFPROM_RAW_PTE1_REV_ID_SHFT                                                            0x12
#define HWIO_QFPROM_RAW_PTE1_WAFER_BIN_BMSK                                                          0x7
#define HWIO_QFPROM_RAW_PTE1_WAFER_BIN_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_SERIAL_NUM_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000008)
#define HWIO_QFPROM_RAW_SERIAL_NUM_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000008)
#define HWIO_QFPROM_RAW_SERIAL_NUM_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_POR                                                        0x00000000
#define HWIO_QFPROM_RAW_SERIAL_NUM_POR_RMSK                                                   0x00000000
#define HWIO_QFPROM_RAW_SERIAL_NUM_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_ADDR, HWIO_QFPROM_RAW_SERIAL_NUM_RMSK)
#define HWIO_QFPROM_RAW_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SERIAL_NUM_ADDR, m)
#define HWIO_QFPROM_RAW_SERIAL_NUM_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SERIAL_NUM_ADDR,v)
#define HWIO_QFPROM_RAW_SERIAL_NUM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SERIAL_NUM_ADDR,m,v,HWIO_QFPROM_RAW_SERIAL_NUM_IN)
#define HWIO_QFPROM_RAW_SERIAL_NUM_SERIAL_NUM_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_SERIAL_NUM_SERIAL_NUM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_PTE2_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000000c)
#define HWIO_QFPROM_RAW_PTE2_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000000c)
#define HWIO_QFPROM_RAW_PTE2_RMSK                                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE2_POR                                                              0x00000000
#define HWIO_QFPROM_RAW_PTE2_POR_RMSK                                                         0x00000000
#define HWIO_QFPROM_RAW_PTE2_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE2_ADDR, HWIO_QFPROM_RAW_PTE2_RMSK)
#define HWIO_QFPROM_RAW_PTE2_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE2_ADDR, m)
#define HWIO_QFPROM_RAW_PTE2_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE2_ADDR,v)
#define HWIO_QFPROM_RAW_PTE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE2_ADDR,m,v,HWIO_QFPROM_RAW_PTE2_IN)
#define HWIO_QFPROM_RAW_PTE2_WAFER_ID_BMSK                                                    0xf8000000
#define HWIO_QFPROM_RAW_PTE2_WAFER_ID_SHFT                                                          0x1b
#define HWIO_QFPROM_RAW_PTE2_DIE_X_BMSK                                                        0x7f80000
#define HWIO_QFPROM_RAW_PTE2_DIE_X_SHFT                                                             0x13
#define HWIO_QFPROM_RAW_PTE2_DIE_Y_BMSK                                                          0x7f800
#define HWIO_QFPROM_RAW_PTE2_DIE_Y_SHFT                                                              0xb
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_BMSK                                                       0x700
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_SHFT                                                         0x8
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_TSMC_FVAL                                                    0x0
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_GLOBAL_FOUNDRY_FVAL                                          0x1
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_SAMSUNG_FVAL                                                 0x2
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_IBM_FVAL                                                     0x3
#define HWIO_QFPROM_RAW_PTE2_FOUNDRY_ID_UMC_FVAL                                                     0x4
#define HWIO_QFPROM_RAW_PTE2_LOGIC_RETENTION_BMSK                                                   0xe0
#define HWIO_QFPROM_RAW_PTE2_LOGIC_RETENTION_SHFT                                                    0x5
#define HWIO_QFPROM_RAW_PTE2_SPEED_BIN_BMSK                                                         0x1c
#define HWIO_QFPROM_RAW_PTE2_SPEED_BIN_SHFT                                                          0x2
#define HWIO_QFPROM_RAW_PTE2_MX_RET_BIN_BMSK                                                         0x3
#define HWIO_QFPROM_RAW_PTE2_MX_RET_BIN_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000010)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000010)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE_BMSK                                             0xfff00000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE_SHFT                                                   0x14
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE19_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE19_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE18_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE18_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE17_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE17_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE17_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE17_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE16_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE15_BMSK                                               0x8000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE15_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE15_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SPARE15_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                        0x4000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                           0xe
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_ALLOW_READ_FVAL                                0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_BOOT_ROM_PATCH_DISABLE_READ_FVAL                              0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_CONFIG_BMSK                                            0x2000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_CONFIG_SHFT                                               0xd
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_CONFIG_ALLOW_READ_FVAL                                    0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_MEM_CONFIG_DISABLE_READ_FVAL                                  0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_BMSK                                                 0x1000
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_SHFT                                                    0xc
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_ALLOW_READ_FVAL                                         0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_CALIB_DISABLE_READ_FVAL                                       0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PK_HASH_BMSK                                                0x800
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PK_HASH_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PK_HASH_ALLOW_READ_FVAL                                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PK_HASH_DISABLE_READ_FVAL                                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_BMSK                                            0x400
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_SHFT                                              0xa
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_QC_SEC_BOOT_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                           0x200
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                             0x9
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_ALLOW_READ_FVAL                                  0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_SEC_BOOT_DISABLE_READ_FVAL                                0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                 0x100
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                   0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                        0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                      0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x80
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                   0x7
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                        0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                      0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_BMSK                                             0x40
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_SHFT                                              0x6
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_FEAT_CONFIG_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_BMSK                                              0x20
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_SHFT                                               0x5
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_ALLOW_READ_FVAL                                    0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_OEM_CONFIG_DISABLE_READ_FVAL                                  0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                         0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                          0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                          0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                          0x3
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                          0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                          0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_BMSK                                               0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_SHFT                                               0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_ALLOW_READ_FVAL                                    0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_RD_WR_PERM_DISABLE_READ_FVAL                                  0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_BMSK                                                      0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_SHFT                                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_ALLOW_READ_FVAL                                           0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_LSB_PTE_DISABLE_READ_FVAL                                         0x1

#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000014)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000014)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE_BMSK                                             0xfff00000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE_SHFT                                                   0x14
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE19_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE19_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE18_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE18_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE17_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE17_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE17_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE17_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE16_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE15_BMSK                                               0x8000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE15_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE15_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SPARE15_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                        0x4000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                           0xe
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_ALLOW_WRITE_FVAL                               0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_BOOT_ROM_PATCH_DISABLE_WRITE_FVAL                             0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_CONFIG_BMSK                                            0x2000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_CONFIG_SHFT                                               0xd
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_CONFIG_ALLOW_WRITE_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_MEM_CONFIG_DISABLE_WRITE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_BMSK                                                 0x1000
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_SHFT                                                    0xc
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_ALLOW_WRITE_FVAL                                        0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_CALIB_DISABLE_WRITE_FVAL                                      0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PK_HASH_BMSK                                                0x800
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PK_HASH_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PK_HASH_ALLOW_WRITE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PK_HASH_DISABLE_WRITE_FVAL                                    0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                            0x400
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                              0xa
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_QC_SEC_BOOT_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                           0x200
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                             0x9
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_ALLOW_WRITE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_SEC_BOOT_DISABLE_WRITE_FVAL                               0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                 0x100
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                   0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x80
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                   0x7
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                       0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                     0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_BMSK                                             0x40
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_SHFT                                              0x6
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_FEAT_CONFIG_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_BMSK                                              0x20
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_SHFT                                               0x5
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_ALLOW_WRITE_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_OEM_CONFIG_DISABLE_WRITE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_BMSK                                         0x10
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_SHFT                                          0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_BMSK                                          0x8
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_SHFT                                          0x3
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_BMSK                                          0x4
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_SHFT                                          0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_BMSK                                               0x2
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_SHFT                                               0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_ALLOW_WRITE_FVAL                                   0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_RD_WR_PERM_DISABLE_WRITE_FVAL                                 0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_BMSK                                                      0x1
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_SHFT                                                      0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_ALLOW_WRITE_FVAL                                          0x0
#define HWIO_QFPROM_RAW_RD_WR_PERM_MSB_PTE_DISABLE_WRITE_FVAL                                        0x1

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000018)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000018)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_PIL_SUBSYSTEM0_BMSK                               0xfc000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_PIL_SUBSYSTEM0_SHFT                                     0x1a
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_TZ_BMSK                                            0x3fff000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_TZ_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_SBL1_BMSK                                              0xffe
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_SBL1_SHFT                                                0x1
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_BMSK                                0x1
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_SHFT                                0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_NOT_PROVISIONED_FVAL        0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_PROVISIONED_FVAL           0x1

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000001c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000001c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_APPSBL0_BMSK                                      0xfffc0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_APPSBL0_SHFT                                            0x12
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_PIL_SUBSYSTEM1_BMSK                                  0x3ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_PIL_SUBSYSTEM1_SHFT                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000020)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000020)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_APPSBL1_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_APPSBL1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000024)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000024)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                      0xff000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                            0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED_FVAL        0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_15_FVAL        0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_14_FVAL       0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_13_FVAL       0x2d
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_12_FVAL       0x3c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_11_FVAL       0x4b
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_10_FVAL       0x5a
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_9_FVAL       0x69
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_8_FVAL       0x78
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_7_FVAL       0x87
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_6_FVAL       0x96
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_5_FVAL       0xa5
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_4_FVAL       0xb4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_3_FVAL       0xc3
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_2_FVAL       0xd2
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_1_FVAL       0xe1
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0_FVAL       0xf0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_HYPERVISOR_BMSK                                     0xfff000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_HYPERVISOR_SHFT                                          0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                               0xff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_APPSBL2_BMSK                                             0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_APPSBL2_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000028)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000028)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_MSS_BMSK                                          0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_MSS_SHFT                                                0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_MBA_BMSK                                              0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_MBA_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000002c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000002c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_SPARE0_BMSK                                       0xffffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_SPARE0_SHFT                                              0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_BMSK                      0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_SHFT                       0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED_FVAL        0x0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_15_FVAL        0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_14_FVAL       0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_13_FVAL       0x2d
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_12_FVAL       0x3c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_11_FVAL       0x4b
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_10_FVAL       0x5a
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_9_FVAL       0x69
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_8_FVAL       0x78
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_7_FVAL       0x87
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_6_FVAL       0x96
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_5_FVAL       0xa5
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_4_FVAL       0xb4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_3_FVAL       0xc3
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_2_FVAL       0xd2
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_1_FVAL       0xe1
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0_FVAL       0xf0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000030)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000030)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                       0xff800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                             0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                            0x3c0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                                0x12
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_BMSK                              0x20000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_SHFT                                 0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_BMSK                              0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_SHFT                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_BMSK                               0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_SHFT                                  0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_BMSK                               0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_SHFT                                  0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_NOT_SECURE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_SECURE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                          0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                             0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_USE_GPIO_FVAL                                    0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                  0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                    0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SECURE_MODE_FVAL                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BMSK                              0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_SHFT                                0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT_FVAL        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT_FVAL        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                     0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                       0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_BMSK                               0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_SHFT                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                          0xe0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                           0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_DEFAULT_FVAL                                   0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SD_SDC2_EMMC_SDC1_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_EMMC_SDC1_FVAL                                 0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_ENUM_19_2_MHZ_FVAL                   0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_ENUM_25_MHZ_FVAL                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_BMSK                                               0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE_SHFT                                               0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                        0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                    0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                     0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                  0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                 0x1

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000034)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000034)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                       0xff800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                             0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                       0x780000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                           0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                            0x40000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                               0x12
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                             0x20000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                   0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                   0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                  0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE0_DISABLE_BMSK                                    0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE0_DISABLE_SHFT                                      0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_BMSK                                  0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_SHFT                                   0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_BMSK                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_SHFT                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_SHFT                                   0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_DISABLE_FVAL                           0x1

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000038)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000038)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_BMSK                               0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_SHFT                                     0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                        0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000003c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000003c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PERIPH_VID_BMSK                                   0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PERIPH_VID_SHFT                                         0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PERIPH_PID_BMSK                                       0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_PERIPH_PID_SHFT                                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000040)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000040)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CAMERA_RES_LIMIT_5MP_BMSK                        0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CAMERA_RES_LIMIT_5MP_SHFT                              0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_30_BMSK                                    0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_30_SHFT                                          0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_QHD_BMSK                      0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_QHD_SHFT                            0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_720P_BMSK                     0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_720P_SHFT                           0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_26_BMSK                                     0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_26_SHFT                                          0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_BMSK                                  0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_SHFT                                       0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                           0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                               0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                   0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                       0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_BMSK                            0xe0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_SHFT                               0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_BMSK                             0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_SHFT                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                              0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                 0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_BMSK                                 0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_12_BMSK                                        0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE_12_SHFT                                           0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_BMSK                              0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_SHFT                                0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                      0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                       0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                      0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                       0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_ENABLE_FVAL                0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_DISABLE_FVAL               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_SHFT                                   0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_DISABLE_FVAL                           0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000044)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000044)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                 0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                       0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                      0x7fff8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION3_BMSK                             0x6000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION3_SHFT                                0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION2_BMSK                             0x1800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION2_SHFT                                0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION1_BMSK                              0x600
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION1_SHFT                                0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION0_BMSK                              0x180
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION0_SHFT                                0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE_BMSK                                             0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE_SHFT                                              0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                 0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                  0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                               0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                      0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_5GHZ_FVAL                          0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_4GHZ_FVAL                          0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_2GHZ_FVAL                          0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                   0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL          0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000048)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000048)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                      0xffe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                            0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                       0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                           0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                         0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                            0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                          0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                             0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                           0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                          0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                             0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                           0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                           0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                              0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                                0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                  0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_BMSK                         0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_SHFT                          0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_BMSK                              0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_SHFT                               0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_BMSK                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_SHFT                               0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                             0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                 0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                                0x1

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000004c)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000004c)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                      0xf8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                            0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                     0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                          0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                            0x3ffc000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                  0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                          0x3c00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                             0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_PBL_PATCH_VERSION_BMSK                          0x3e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_PBL_PATCH_VERSION_SHFT                            0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                            0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                             0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000050)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000050)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK            0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                   0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000054)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000054)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE3_BMSK                                      0xf8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE3_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                           0x7800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                             0x780000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                 0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_BMSK                           0x78000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_SHFT                               0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                             0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                             0x3000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                             0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_200_MHZ_FVAL                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_400_MHZ_FVAL                   0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_800_MHZ_FVAL                   0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSA_ENA_BMSK                                          0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSA_ENA_SHFT                                            0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_BMSK                                0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_SHFT                                  0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_MODEM_IMAGE_NOT_AUTHENTICATED_FVAL        0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_FORCE_MODEM_IMAGE_AUTHENTICATION_FVAL        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_WIFI_DUAL_BAND_DISABLE_BMSK                           0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_WIFI_DUAL_BAND_DISABLE_SHFT                             0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_DDR_LIMIT_MAX_FREQ_BMSK                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_DDR_LIMIT_MAX_FREQ_SHFT                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_BOOT_FROM_ROM_BMSK                               0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_BOOT_FROM_ROM_SHFT                                0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL             0x0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                 0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                  0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000058 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000058 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                           3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_POR                                   0x00000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_POR_RMSK                              0x00000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                        0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                               0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000005c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000005c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                           3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_POR                                   0x00000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_POR_RMSK                              0x00000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                        0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                               0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000078 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000078 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                           3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_POR                                   0x00000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_POR_RMSK                              0x00000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                        0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                               0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000007c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000007c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                           3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_POR                                   0x00000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_POR_RMSK                              0x00000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                        0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                               0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000098)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000098)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_POR                                             0x00000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                  0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                        0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                    0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                        0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                      0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                         0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                        0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000009c)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000009c)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_POR                                             0x00000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OEM_SEC_BOOT_ROW0_FEC_EN_BMSK                   0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_OEM_SEC_BOOT_ROW0_FEC_EN_SHFT                         0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_FEC_VALUE_BMSK                                  0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_FEC_VALUE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                    0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                        0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                      0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                         0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                        0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                         0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a0)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000a0)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                   0xff000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                         0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                     0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                         0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                       0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                          0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                         0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                          0x0

#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a4)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000a4)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_POR                                              0x00000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_QC_SEC_BOOT_ROW0_FEC_EN_BMSK                     0x80000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_QC_SEC_BOOT_ROW0_FEC_EN_SHFT                           0x1f
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                     0xff0000
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                         0x10
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                       0xff00
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                          0x8
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                         0xff
#define HWIO_QFPROM_RAW_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                          0x0

#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000a8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000a8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_MAXn                                                          3
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000ac + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000ac + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_MAXn                                                          3
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_PK_HASH_ROW_FEC_EN_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_PK_HASH_ROW_FEC_EN_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_FEC_VALUE_SHFT                                             0x18
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                        0xffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000c8)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000c8)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000cc)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000cc)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_RMSK                                                 0xff000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_POR_RMSK                                             0x00ffffff
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_PK_HASH_ROW_FEC_EN_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_PK_HASH_ROW_FEC_EN_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH_ROW4_MSB_FEC_VALUE_SHFT                                             0x18

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d0)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000d0)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS2_POINT1_BMSK                                     0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS2_POINT1_SHFT                                           0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS1_POINT2_BMSK                                      0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS1_POINT2_SHFT                                           0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS1_POINT1_BMSK                                       0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS1_POINT1_SHFT                                           0x11
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS0_POINT2_BMSK                                        0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS0_POINT2_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS0_POINT1_BMSK                                          0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS0_POINT1_SHFT                                            0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS_BASE0_BMSK                                             0x7f
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_TSENS_BASE0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d4)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000d4)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE1_BMSK                                       0xfe000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS_BASE1_SHFT                                             0x19
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS5_POINT2_BMSK                                      0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS5_POINT2_SHFT                                           0x14
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS5_POINT1_BMSK                                        0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS5_POINT1_SHFT                                            0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS4_POINT2_BMSK                                         0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS4_POINT2_SHFT                                            0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS4_POINT1_BMSK                                          0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS4_POINT1_SHFT                                            0x5
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS2_POINT2_BMSK                                           0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TSENS2_POINT2_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000d8)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000d8)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_7_0_BMSK                        0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_7_0_SHFT                              0x18
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_NOMINAL_TARGET_BMSK                                 0xfc0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_NOMINAL_TARGET_SHFT                                     0x12
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_TURBO_QUOT_VMIN_BMSK                                 0x3ffc0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_TURBO_QUOT_VMIN_SHFT                                     0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_TURBO_TARGET_BMSK                                       0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR1_TURBO_TARGET_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000dc)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000dc)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_TURBO_TARGET_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_TURBO_TARGET_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_DIS_CPR_BMSK                                       0x4000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_DIS_CPR_SHFT                                            0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_DIS_CPR_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR0_DIS_CPR_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                       0x2000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                            0x19
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_ENABLE_FVAL                                      0x0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_DISABLE_FVAL                                     0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_ROSEL_BMSK                                         0x1c00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_ROSEL_SHFT                                              0x16
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_SVS_QUOT_VMIN_BMSK                                  0x3ffc00
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_SVS_QUOT_VMIN_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_SVS_TARGET_BMSK                                        0x3f0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_SVS_TARGET_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_8_BMSK                              0xf
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_8_SHFT                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e0)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000e0)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_PH_B0M0_0_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_PH_B0M0_0_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_G_B0_BMSK                                              0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_G_B0_SHFT                                                    0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CLK_B_BMSK                                              0xc000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CLK_B_SHFT                                                   0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CAP_B_BMSK                                              0x3000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CAP_B_SHFT                                                   0x18
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_SAR_B_BMSK                                               0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_SAR_B_SHFT                                                   0x16
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CSI_PHY_BMSK                                             0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CSI_PHY_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_DSI_PHY_BMSK                                              0x1e000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_DSI_PHY_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_DSIPHY_PLL_BMSK                                            0x1e00
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_DSIPHY_PLL_SHFT                                               0x9
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_SPARE3_BMSK                                                 0x100
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_SPARE3_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GNSS_GAIN_BMSK                                               0xe0
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GNSS_GAIN_SHFT                                                0x5
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_NOMINAL_TARGET_BMSK                                     0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_NOMINAL_TARGET_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e4)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000e4)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B2_1_0_BMSK                                          0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B2_1_0_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_VREF_B1_BMSK                                           0x30000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_VREF_B1_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M3_BMSK                                            0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M3_SHFT                                                 0x19
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M2_BMSK                                            0x1c00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M2_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M1_BMSK                                             0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M1_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M0_BMSK                                              0x70000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B1M0_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B1_BMSK                                                  0xe000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B1_SHFT                                                     0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_VREF_B0_BMSK                                               0x1800
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_VREF_B0_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M3_BMSK                                                0x700
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M3_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M2_BMSK                                                 0xe0
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M2_SHFT                                                  0x5
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_2_1_BMSK                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_2_1_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000e8)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000e8)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_SPARE_6_0_BMSK                                  0xfe000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_SPARE_6_0_SHFT                                        0x19
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_RANGE_CORR_BMSK                                  0x1000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_RANGE_CORR_SHFT                                       0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_AVEG_CORR_BMSK                                    0x800000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_AVEG_CORR_SHFT                                        0x17
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_RPOLY_CAL_BMSK                                    0x7f8000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_TXDAC0_RPOLY_CAL_SHFT                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B2_BMSK                                               0x6000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B2_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M3_BMSK                                               0x1c00
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M3_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M2_BMSK                                                0x380
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M2_SHFT                                                  0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M1_BMSK                                                 0x70
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M1_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M0_BMSK                                                  0xe
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B2M0_SHFT                                                  0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B2_2_BMSK                                                   0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B2_2_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000ec)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000ec)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_POR                                                    0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_POR_RMSK                                               0x00000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TSENS_CALIB_BMSK                                       0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TSENS_CALIB_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_SVS_TARGET_BMSK                                   0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_SVS_TARGET_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR_REV_BMSK                                             0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR_REV_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE3_BMSK                                              0x300000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE3_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_0_1_FUSEFLAG_BMSK                             0x80000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_0_1_FUSEFLAG_SHFT                                0x13
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_SPARE_BMSK                                         0x7f800
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_SPARE_SHFT                                             0xb
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_RANGE_CORR_BMSK                                      0x400
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_RANGE_CORR_SHFT                                        0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_AVEG_CORR_BMSK                                       0x200
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_AVEG_CORR_SHFT                                         0x9
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_RPOLY_CAL_BMSK                                       0x1fe
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC1_RPOLY_CAL_SHFT                                         0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC0_SPARE_7_BMSK                                           0x1
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_TXDAC0_SPARE_7_SHFT                                           0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000f0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000f0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                       3
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                          0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000000f4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000000f4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                       3
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                          0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000110)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000110)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_REDUN_DATA_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_LSB_REDUN_DATA_SHFT                                          0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000114)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000114)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_POR                                               0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_POR_RMSK                                          0x00000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_MEM_ACCEL_BMSK                                    0xf0000000
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_MEM_ACCEL_SHFT                                          0x1c
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_REDUN_DATA_BMSK                                    0xfffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROW4_MSB_REDUN_DATA_SHFT                                          0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000118 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000118 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_MAXn                                                   6
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR1_BMSK                              0xffff0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR1_SHFT                                    0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR0_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000011c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000011c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_MAXn                                                   6
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR3_BMSK                              0xffff0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR3_SHFT                                    0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR2_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR2_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000150)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR1_BMSK                              0xffff0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR1_SHFT                                    0x10
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR0_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000154)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_UNUSED_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ADDR_ROW7_MSB_UNUSED_SHFT                                          0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000158 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_MAXn                                                  14
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_PATCH_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_LSB_PATCH_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000015c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_MAXn                                                  14
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_POR                                           0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_POR_RMSK                                      0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_PATCH_DATA1_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_DATA_ROWn_MSB_PATCH_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d0)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_ADDR, HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_IN)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_QC_SPARE_1_0_BMSK                                    0xc0000000
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_QC_SPARE_1_0_SHFT                                          0x1e
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_PATCH_EN_BMSK                                        0x3fffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_LSB_PATCH_EN_SHFT                                               0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d4)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_ADDR, HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_IN)
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_QC_SPARE_33_2_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_EN_MSB_QC_SPARE_33_2_SHFT                                          0x0

#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG15_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG15_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG15_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_SPARE0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG15_LSB_SPARE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG15_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG15_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG15_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_SPARE1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG15_MSB_SPARE1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG16_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG16_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG16_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_SPARE0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG16_LSB_SPARE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG16_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG16_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG16_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_SPARE1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG16_MSB_SPARE1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG17_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG17_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG17_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG17_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG17_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG17_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_SPARE0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG17_LSB_SPARE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG17_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG17_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG17_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG17_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG17_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG17_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_SPARE1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG17_MSB_SPARE1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG18_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG18_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG18_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG18_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG18_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG18_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_SPARE0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG18_LSB_SPARE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG18_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG18_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG18_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG18_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG18_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG18_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_SPARE1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG18_MSB_SPARE1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG19_LSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG19_LSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG19_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG19_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG19_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG19_LSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_SPARE0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG19_LSB_SPARE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG19_MSB_ADDR, HWIO_QFPROM_RAW_SPARE_REG19_MSB_RMSK)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SPARE_REG19_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SPARE_REG19_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SPARE_REG19_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SPARE_REG19_MSB_IN)
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_SPARE1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_SPARE_REG19_MSB_SPARE1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200 + 0x4 * (n))
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000200 + 0x4 * (n))
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_MAXn                                                             39
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_POR                                                      0x00000000
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_POR_RMSK                                                 0x00000000
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                                0x0

#define HWIO_ACC_IR_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002000)
#define HWIO_ACC_IR_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002000)
#define HWIO_ACC_IR_RMSK                                                                            0x1f
#define HWIO_ACC_IR_POR                                                                       0x00000000
#define HWIO_ACC_IR_POR_RMSK                                                                  0xffffffff
#define HWIO_ACC_IR_OUT(v)      \
        out_dword(HWIO_ACC_IR_ADDR,v)
#define HWIO_ACC_IR_INSTRUCTION_BMSK                                                                0x1f
#define HWIO_ACC_IR_INSTRUCTION_SHFT                                                                 0x0
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_IDCODE_FVAL                                                  0x1
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_REQVERID_FVAL                                                0x2
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_STARTACC_FVAL                                                0x3
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_STOPACC_FVAL                                                 0x4
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_LOCKOUT_FVAL                                                 0x5
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_INITFCT_FVAL                                                 0x6
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_FCT_FVAL                                                     0x7
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_TESTMEM_FVAL                                                 0x8
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_TESTROM_FVAL                                                 0x9
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_TESTNVM_FVAL                                                 0xa
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_TESTRNG_FVAL                                                 0xb
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_SCAN_FVAL                                                    0xc
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_SHARENVMWR_FVAL                                              0xd
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_SHARENVMRD_FVAL                                              0xe
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_EXITTEST_FVAL                                                0xf
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_REQRESP_FVAL                                                0x10
#define HWIO_ACC_IR_INSTRUCTION_CMDCODE_BYPASS_FVAL                                                 0x1f

#define HWIO_ACC_DR_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002004)
#define HWIO_ACC_DR_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002004)
#define HWIO_ACC_DR_RMSK                                                                      0xffffffff
#define HWIO_ACC_DR_POR                                                                       0x00000000
#define HWIO_ACC_DR_POR_RMSK                                                                  0xffffffff
#define HWIO_ACC_DR_IN          \
        in_dword_masked(HWIO_ACC_DR_ADDR, HWIO_ACC_DR_RMSK)
#define HWIO_ACC_DR_INM(m)      \
        in_dword_masked(HWIO_ACC_DR_ADDR, m)
#define HWIO_ACC_DR_OUT(v)      \
        out_dword(HWIO_ACC_DR_ADDR,v)
#define HWIO_ACC_DR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ACC_DR_ADDR,m,v,HWIO_ACC_DR_IN)
#define HWIO_ACC_DR_DR_BMSK                                                                   0xffffffff
#define HWIO_ACC_DR_DR_SHFT                                                                          0x0

#define HWIO_ACC_VERID_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002008)
#define HWIO_ACC_VERID_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002008)
#define HWIO_ACC_VERID_RMSK                                                                       0xffff
#define HWIO_ACC_VERID_POR                                                                    0x00000202
#define HWIO_ACC_VERID_POR_RMSK                                                               0xffffffff
#define HWIO_ACC_VERID_IN          \
        in_dword_masked(HWIO_ACC_VERID_ADDR, HWIO_ACC_VERID_RMSK)
#define HWIO_ACC_VERID_INM(m)      \
        in_dword_masked(HWIO_ACC_VERID_ADDR, m)
#define HWIO_ACC_VERID_FWVERID_BMSK                                                               0xff00
#define HWIO_ACC_VERID_FWVERID_SHFT                                                                  0x8
#define HWIO_ACC_VERID_HWVERID_BMSK                                                                 0xff
#define HWIO_ACC_VERID_HWVERID_SHFT                                                                  0x0

#define HWIO_ACC_FEATSETn_ADDR(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002010 + 0x4 * (n))
#define HWIO_ACC_FEATSETn_OFFS(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002010 + 0x4 * (n))
#define HWIO_ACC_FEATSETn_RMSK                                                                0xffffffff
#define HWIO_ACC_FEATSETn_MAXn                                                                         7
#define HWIO_ACC_FEATSETn_POR                                                                 0x00000000
#define HWIO_ACC_FEATSETn_POR_RMSK                                                            0xffffffff
#define HWIO_ACC_FEATSETn_INI(n)        \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), HWIO_ACC_FEATSETn_RMSK)
#define HWIO_ACC_FEATSETn_INMI(n,mask)    \
        in_dword_masked(HWIO_ACC_FEATSETn_ADDR(n), mask)
#define HWIO_ACC_FEATSETn_FEAT_BMSK                                                           0xffffffff
#define HWIO_ACC_FEATSETn_FEAT_SHFT                                                                  0x0

#define HWIO_ACC_STATE_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002038)
#define HWIO_ACC_STATE_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002038)
#define HWIO_ACC_STATE_RMSK                                                                          0x7
#define HWIO_ACC_STATE_POR                                                                    0x00000000
#define HWIO_ACC_STATE_POR_RMSK                                                               0xffffffff
#define HWIO_ACC_STATE_IN          \
        in_dword_masked(HWIO_ACC_STATE_ADDR, HWIO_ACC_STATE_RMSK)
#define HWIO_ACC_STATE_INM(m)      \
        in_dword_masked(HWIO_ACC_STATE_ADDR, m)
#define HWIO_ACC_STATE_ACC_READY_BMSK                                                                0x4
#define HWIO_ACC_STATE_ACC_READY_SHFT                                                                0x2
#define HWIO_ACC_STATE_ACC_READY_NOT_READY_FVAL                                                      0x0
#define HWIO_ACC_STATE_ACC_READY_READY_FVAL                                                          0x1
#define HWIO_ACC_STATE_ACC_LOCKED_BMSK                                                               0x2
#define HWIO_ACC_STATE_ACC_LOCKED_SHFT                                                               0x1
#define HWIO_ACC_STATE_ACC_LOCKED_UNLOCKED_FVAL                                                      0x0
#define HWIO_ACC_STATE_ACC_LOCKED_LOCKED_FVAL                                                        0x1
#define HWIO_ACC_STATE_ACC_STOP_BMSK                                                                 0x1
#define HWIO_ACC_STATE_ACC_STOP_SHFT                                                                 0x0
#define HWIO_ACC_STATE_ACC_STOP_ACTIVE_FVAL                                                          0x0
#define HWIO_ACC_STATE_ACC_STOP_STOPPED_FVAL                                                         0x1

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                0xfff
#define HWIO_QFPROM_BLOW_TIMER_POR                                                            0x00000000
#define HWIO_QFPROM_BLOW_TIMER_POR_RMSK                                                       0xffffffff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                     0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                       0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                   0xf
#define HWIO_QFPROM_TEST_CTRL_POR                                                             0x00000000
#define HWIO_QFPROM_TEST_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                       0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                       0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                        0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                        0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                        0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                        0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                  0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                  0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                     0xfff
#define HWIO_QFPROM_ACCEL_POR                                                                 0x00000104
#define HWIO_QFPROM_ACCEL_POR_RMSK                                                            0xffffffff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                     0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                       0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                   0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                     0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                         0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                          0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                 0x3
#define HWIO_QFPROM_BLOW_STATUS_POR                                                           0x00000000
#define HWIO_QFPROM_BLOW_STATUS_POR_RMSK                                                      0xffffffff
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                   0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                   0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_NO_ERROR_FVAL                                          0x0
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_ERROR_FVAL                                             0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                     0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                     0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                   0x1
#define HWIO_QFPROM_ROM_ERROR_POR                                                             0x00000000
#define HWIO_QFPROM_ROM_ERROR_POR_RMSK                                                        0xffffffff
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                             0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                             0x0
#define HWIO_QFPROM_ROM_ERROR_ERROR_NO_ERROR_FVAL                                                    0x0
#define HWIO_QFPROM_ROM_ERROR_ERROR_ERROR_FVAL                                                       0x1

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM_BIST_CTRL_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002050)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                  0x7f
#define HWIO_QFPROM_BIST_CTRL_POR                                                             0x00000000
#define HWIO_QFPROM_BIST_CTRL_POR_RMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                      0x7c
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                       0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                        0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                        0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                             0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                             0x0

#define HWIO_QFPROM_BIST_ERROR_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM_BIST_ERROR_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002054)
#define HWIO_QFPROM_BIST_ERROR_RMSK                                                           0xffffffff
#define HWIO_QFPROM_BIST_ERROR_POR                                                            0x00000000
#define HWIO_QFPROM_BIST_ERROR_POR_RMSK                                                       0xffffffff
#define HWIO_QFPROM_BIST_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, HWIO_QFPROM_BIST_ERROR_RMSK)
#define HWIO_QFPROM_BIST_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR_ERROR_BMSK                                                     0xffffffff
#define HWIO_QFPROM_BIST_ERROR_ERROR_SHFT                                                            0x0
#define HWIO_QFPROM_BIST_ERROR_ERROR_NO_ERROR_FVAL                                                   0x0
#define HWIO_QFPROM_BIST_ERROR_ERROR_ERROR_FVAL                                                      0x1

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060 + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002060 + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                      0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                               7
#define HWIO_QFPROM_HASH_SIGNATUREn_POR                                                       0x00000000
#define HWIO_QFPROM_HASH_SIGNATUREn_POR_RMSK                                                  0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                           0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                  0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002080)
#define HWIO_HW_KEY_STATUS_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002080)
#define HWIO_HW_KEY_STATUS_RMSK                                                                     0x1f
#define HWIO_HW_KEY_STATUS_POR                                                                0x00000000
#define HWIO_HW_KEY_STATUS_POR_RMSK                                                           0xffffff00
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                            0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                             0x4
#define HWIO_HW_KEY_STATUS_KDF_DONE_KDF_OPERATION_IS_PROGRESS_FVAL                                   0x0
#define HWIO_HW_KEY_STATUS_KDF_DONE_KDF_OPERATION_HAS_COMPLETED_FVAL                                 0x1
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                     0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                     0x3
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_NOT_BLOCKED_FVAL                                         0x0
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BLOCKED_FVAL                                             0x1
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                    0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                    0x2
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_NOT_BLOCKED_FVAL                                        0x0
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BLOCKED_FVAL                                            0x1
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                         0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                         0x1
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_NOT_BLOWN_FVAL                               0x0
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BLOWN_FVAL                                   0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                         0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                         0x0
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_NOT_BLOWN_FVAL                               0x0
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BLOWN_FVAL                                   0x1

#define HWIO_RESET_JDR_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002084)
#define HWIO_RESET_JDR_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002084)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                   0x3
#define HWIO_RESET_JDR_STATUS_POR                                                             0x00000000
#define HWIO_RESET_JDR_STATUS_POR_RMSK                                                        0xffffffff
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                       0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                       0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                              0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                              0x0

#define HWIO_FEC_ESR_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_FEC_ESR_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002090)
#define HWIO_FEC_ESR_RMSK                                                                          0xfff
#define HWIO_FEC_ESR_POR                                                                      0x00000000
#define HWIO_FEC_ESR_POR_RMSK                                                                 0xffffffff
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                              0x800
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                            0x200
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                              0x9
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                          0x100
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                            0x8
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                 0x80
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                  0x7
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                 0x40
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                  0x6
#define HWIO_FEC_ESR_CORR_SEEN_NO_CORRECTION_FVAL                                                    0x0
#define HWIO_FEC_ESR_CORR_SEEN_CORRECTION_FVAL                                                       0x1
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                0x20
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                 0x5
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                               0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                               0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                             0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                             0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                   0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                   0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                   0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                   0x0
#define HWIO_FEC_ESR_ERR_SEEN_NO_ERROR_FVAL                                                          0x0
#define HWIO_FEC_ESR_ERR_SEEN_ERROR_FVAL                                                             0x1

#define HWIO_FEC_EAR_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_FEC_EAR_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002094)
#define HWIO_FEC_EAR_RMSK                                                                     0xffffffff
#define HWIO_FEC_EAR_POR                                                                      0x00000000
#define HWIO_FEC_EAR_POR_RMSK                                                                 0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                           0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                 0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                   0x0

#define HWIO_QFPROM_CORR_JTAG_ID_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000)
#define HWIO_QFPROM_CORR_JTAG_ID_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004000)
#define HWIO_QFPROM_CORR_JTAG_ID_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_JTAG_ID_POR                                                          0x00000000
#define HWIO_QFPROM_CORR_JTAG_ID_POR_RMSK                                                     0x00000000
#define HWIO_QFPROM_CORR_JTAG_ID_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_ADDR, HWIO_QFPROM_CORR_JTAG_ID_RMSK)
#define HWIO_QFPROM_CORR_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_JTAG_ID_ADDR, m)
#define HWIO_QFPROM_CORR_JTAG_ID_MACCHIATO_EN_BMSK                                            0x10000000
#define HWIO_QFPROM_CORR_JTAG_ID_MACCHIATO_EN_SHFT                                                  0x1c
#define HWIO_QFPROM_CORR_JTAG_ID_FEATURE_ID_BMSK                                               0xff00000
#define HWIO_QFPROM_CORR_JTAG_ID_FEATURE_ID_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_JTAG_ID_JTAG_ID_BMSK                                                    0xfffff
#define HWIO_QFPROM_CORR_JTAG_ID_JTAG_ID_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_PTE1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004004)
#define HWIO_QFPROM_CORR_PTE1_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004004)
#define HWIO_QFPROM_CORR_PTE1_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE1_POR                                                             0x00000000
#define HWIO_QFPROM_CORR_PTE1_POR_RMSK                                                        0x00000000
#define HWIO_QFPROM_CORR_PTE1_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE1_ADDR, HWIO_QFPROM_CORR_PTE1_RMSK)
#define HWIO_QFPROM_CORR_PTE1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE1_ADDR, m)
#define HWIO_QFPROM_CORR_PTE1_IDDQ_CX_OFF_BMSK                                                0xc0000000
#define HWIO_QFPROM_CORR_PTE1_IDDQ_CX_OFF_SHFT                                                      0x1e
#define HWIO_QFPROM_CORR_PTE1_IDDQ_APC_ON_BMSK                                                0x3c000000
#define HWIO_QFPROM_CORR_PTE1_IDDQ_APC_ON_SHFT                                                      0x1a
#define HWIO_QFPROM_CORR_PTE1_PROCESS_NODE_ID_BMSK                                             0x2000000
#define HWIO_QFPROM_CORR_PTE1_PROCESS_NODE_ID_SHFT                                                  0x19
#define HWIO_QFPROM_CORR_PTE1_PROCESS_NODE_ID_TN1_FVAL                                               0x0
#define HWIO_QFPROM_CORR_PTE1_PROCESS_NODE_ID_TN3_FVAL                                               0x1
#define HWIO_QFPROM_CORR_PTE1_A53_FMAX_TIER_BMSK                                               0x1800000
#define HWIO_QFPROM_CORR_PTE1_A53_FMAX_TIER_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_PTE1_A53_BONE_PILE_TIER_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_PTE1_A53_BONE_PILE_TIER_SHFT                                               0x16
#define HWIO_QFPROM_CORR_PTE1_DDR_GPU_ID_BMSK                                                   0x200000
#define HWIO_QFPROM_CORR_PTE1_DDR_GPU_ID_SHFT                                                       0x15
#define HWIO_QFPROM_CORR_PTE1_A53_MEM_ACC_SETTINGS_ID_BMSK                                      0x100000
#define HWIO_QFPROM_CORR_PTE1_A53_MEM_ACC_SETTINGS_ID_SHFT                                          0x14
#define HWIO_QFPROM_CORR_PTE1_REV_ID_BMSK                                                        0xc0000
#define HWIO_QFPROM_CORR_PTE1_REV_ID_SHFT                                                           0x12
#define HWIO_QFPROM_CORR_PTE1_WAFER_BIN_BMSK                                                         0x7
#define HWIO_QFPROM_CORR_PTE1_WAFER_BIN_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_SERIAL_NUM_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004008)
#define HWIO_QFPROM_CORR_SERIAL_NUM_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004008)
#define HWIO_QFPROM_CORR_SERIAL_NUM_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_POR                                                       0x00000000
#define HWIO_QFPROM_CORR_SERIAL_NUM_POR_RMSK                                                  0x00000000
#define HWIO_QFPROM_CORR_SERIAL_NUM_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_ADDR, HWIO_QFPROM_CORR_SERIAL_NUM_RMSK)
#define HWIO_QFPROM_CORR_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SERIAL_NUM_ADDR, m)
#define HWIO_QFPROM_CORR_SERIAL_NUM_SERIAL_NUM_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_SERIAL_NUM_SERIAL_NUM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_PTE2_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000400c)
#define HWIO_QFPROM_CORR_PTE2_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000400c)
#define HWIO_QFPROM_CORR_PTE2_RMSK                                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE2_POR                                                             0x00000000
#define HWIO_QFPROM_CORR_PTE2_POR_RMSK                                                        0x00000000
#define HWIO_QFPROM_CORR_PTE2_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE2_ADDR, HWIO_QFPROM_CORR_PTE2_RMSK)
#define HWIO_QFPROM_CORR_PTE2_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE2_ADDR, m)
#define HWIO_QFPROM_CORR_PTE2_WAFER_ID_BMSK                                                   0xf8000000
#define HWIO_QFPROM_CORR_PTE2_WAFER_ID_SHFT                                                         0x1b
#define HWIO_QFPROM_CORR_PTE2_DIE_X_BMSK                                                       0x7f80000
#define HWIO_QFPROM_CORR_PTE2_DIE_X_SHFT                                                            0x13
#define HWIO_QFPROM_CORR_PTE2_DIE_Y_BMSK                                                         0x7f800
#define HWIO_QFPROM_CORR_PTE2_DIE_Y_SHFT                                                             0xb
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_BMSK                                                      0x700
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_SHFT                                                        0x8
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_TSMC_FVAL                                                   0x0
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_GLOBAL_FOUNDRY_FVAL                                         0x1
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_SAMSUNG_FVAL                                                0x2
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_IBM_FVAL                                                    0x3
#define HWIO_QFPROM_CORR_PTE2_FOUNDRY_ID_UMC_FVAL                                                    0x4
#define HWIO_QFPROM_CORR_PTE2_LOGIC_RETENTION_BMSK                                                  0xe0
#define HWIO_QFPROM_CORR_PTE2_LOGIC_RETENTION_SHFT                                                   0x5
#define HWIO_QFPROM_CORR_PTE2_SPEED_BIN_BMSK                                                        0x1c
#define HWIO_QFPROM_CORR_PTE2_SPEED_BIN_SHFT                                                         0x2
#define HWIO_QFPROM_CORR_PTE2_MX_RET_BIN_BMSK                                                        0x3
#define HWIO_QFPROM_CORR_PTE2_MX_RET_BIN_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004010)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004010)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE_BMSK                                            0xfff00000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE_SHFT                                                  0x14
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE19_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE19_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE18_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE18_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE17_BMSK                                             0x20000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE17_SHFT                                                0x11
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE17_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE17_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_SHFT                                                0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE16_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE15_BMSK                                              0x8000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE15_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE15_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SPARE15_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                       0x4000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                          0xe
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_ALLOW_READ_FVAL                               0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_BOOT_ROM_PATCH_DISABLE_READ_FVAL                             0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_CONFIG_BMSK                                           0x2000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_CONFIG_SHFT                                              0xd
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_CONFIG_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_MEM_CONFIG_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_BMSK                                                0x1000
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_SHFT                                                   0xc
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_ALLOW_READ_FVAL                                        0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_CALIB_DISABLE_READ_FVAL                                      0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PK_HASH_BMSK                                               0x800
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PK_HASH_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PK_HASH_ALLOW_READ_FVAL                                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PK_HASH_DISABLE_READ_FVAL                                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_BMSK                                           0x400
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_SHFT                                             0xa
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_ALLOW_READ_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_QC_SEC_BOOT_DISABLE_READ_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                          0x200
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                            0x9
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_ALLOW_READ_FVAL                                 0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_SEC_BOOT_DISABLE_READ_FVAL                               0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                0x100
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                  0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                       0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                     0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                 0x80
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                  0x7
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_ALLOW_READ_FVAL                       0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_DISABLE_READ_FVAL                     0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_BMSK                                            0x40
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_SHFT                                             0x6
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_ALLOW_READ_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_FEAT_CONFIG_DISABLE_READ_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_BMSK                                             0x20
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_SHFT                                              0x5
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_OEM_CONFIG_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                        0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                         0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_ALLOW_READ_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_3_DISABLE_READ_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                         0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                         0x3
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_ALLOW_READ_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_2_DISABLE_READ_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                         0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                         0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_ALLOW_READ_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_ANTI_ROLLBACK_1_DISABLE_READ_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_BMSK                                              0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_SHFT                                              0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_ALLOW_READ_FVAL                                   0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_RD_WR_PERM_DISABLE_READ_FVAL                                 0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_BMSK                                                     0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_SHFT                                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_ALLOW_READ_FVAL                                          0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_LSB_PTE_DISABLE_READ_FVAL                                        0x1

#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004014)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004014)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE_BMSK                                            0xfff00000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE_SHFT                                                  0x14
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE19_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE19_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE18_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE18_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE17_BMSK                                             0x20000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE17_SHFT                                                0x11
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE17_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE17_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_SHFT                                                0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE16_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE15_BMSK                                              0x8000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE15_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE15_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SPARE15_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_BMSK                                       0x4000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_SHFT                                          0xe
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_ALLOW_WRITE_FVAL                              0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_BOOT_ROM_PATCH_DISABLE_WRITE_FVAL                            0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_CONFIG_BMSK                                           0x2000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_CONFIG_SHFT                                              0xd
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_CONFIG_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_MEM_CONFIG_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_BMSK                                                0x1000
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_SHFT                                                   0xc
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_ALLOW_WRITE_FVAL                                       0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_CALIB_DISABLE_WRITE_FVAL                                     0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PK_HASH_BMSK                                               0x800
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PK_HASH_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PK_HASH_ALLOW_WRITE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PK_HASH_DISABLE_WRITE_FVAL                                   0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_BMSK                                           0x400
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_SHFT                                             0xa
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_ALLOW_WRITE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_QC_SEC_BOOT_DISABLE_WRITE_FVAL                               0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_BMSK                                          0x200
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_SHFT                                            0x9
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_ALLOW_WRITE_FVAL                                0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_SEC_BOOT_DISABLE_WRITE_FVAL                              0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_BMSK                                0x100
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_SHFT                                  0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_SEC_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_BMSK                                 0x80
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_SHFT                                  0x7
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_ALLOW_WRITE_FVAL                      0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PRI_KEY_DERIVATION_KEY_DISABLE_WRITE_FVAL                    0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_BMSK                                            0x40
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_SHFT                                             0x6
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_ALLOW_WRITE_FVAL                                 0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_FEAT_CONFIG_DISABLE_WRITE_FVAL                               0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_BMSK                                             0x20
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_SHFT                                              0x5
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_OEM_CONFIG_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_BMSK                                        0x10
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_SHFT                                         0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_ALLOW_WRITE_FVAL                             0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_3_DISABLE_WRITE_FVAL                           0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_BMSK                                         0x8
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_SHFT                                         0x3
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_ALLOW_WRITE_FVAL                             0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_2_DISABLE_WRITE_FVAL                           0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_BMSK                                         0x4
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_SHFT                                         0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_ALLOW_WRITE_FVAL                             0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_ANTI_ROLLBACK_1_DISABLE_WRITE_FVAL                           0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_BMSK                                              0x2
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_SHFT                                              0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_ALLOW_WRITE_FVAL                                  0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_RD_WR_PERM_DISABLE_WRITE_FVAL                                0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_BMSK                                                     0x1
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_SHFT                                                     0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_ALLOW_WRITE_FVAL                                         0x0
#define HWIO_QFPROM_CORR_RD_WR_PERM_MSB_PTE_DISABLE_WRITE_FVAL                                       0x1

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004018)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004018)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_PIL_SUBSYSTEM0_BMSK                              0xfc000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_PIL_SUBSYSTEM0_SHFT                                    0x1a
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_TZ_BMSK                                           0x3fff000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_TZ_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_SBL1_BMSK                                             0xffe
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_SBL1_SHFT                                               0x1
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_BMSK                               0x1
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_SHFT                               0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_NOT_PROVISIONED_FVAL        0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RPMB_KEY_PROVISIONED_RPMB_KEY_PROVISIONED_FVAL          0x1

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000401c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000401c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_APPSBL0_BMSK                                     0xfffc0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_APPSBL0_SHFT                                           0x12
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_PIL_SUBSYSTEM1_BMSK                                 0x3ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_PIL_SUBSYSTEM1_SHFT                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004020)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004020)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_APPSBL1_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_APPSBL1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004024)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004024)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                     0xff000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                           0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED_FVAL        0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_15_FVAL        0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_14_FVAL       0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_13_FVAL       0x2d
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_12_FVAL       0x3c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_11_FVAL       0x4b
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_10_FVAL       0x5a
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_9_FVAL       0x69
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_8_FVAL       0x78
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_7_FVAL       0x87
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_6_FVAL       0x96
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_5_FVAL       0xa5
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_4_FVAL       0xb4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_3_FVAL       0xc3
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_2_FVAL       0xd2
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_1_FVAL       0xe1
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0_FVAL       0xf0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_HYPERVISOR_BMSK                                    0xfff000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_HYPERVISOR_SHFT                                         0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                              0xff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_APPSBL2_BMSK                                            0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_APPSBL2_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004028)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004028)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_MSS_BMSK                                         0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_MSS_SHFT                                               0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_MBA_BMSK                                             0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_MBA_SHFT                                                0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000402c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000402c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_SPARE0_BMSK                                      0xffffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_SPARE0_SHFT                                             0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_BMSK                     0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_SHFT                      0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_NO_CERTIFICATE_SELECTED_FVAL        0x0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_15_FVAL        0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_14_FVAL       0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_13_FVAL       0x2d
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_12_FVAL       0x3c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_11_FVAL       0x4b
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_10_FVAL       0x5a
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_9_FVAL       0x69
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_8_FVAL       0x78
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_7_FVAL       0x87
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_6_FVAL       0x96
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_5_FVAL       0xa5
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_4_FVAL       0xb4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_3_FVAL       0xc3
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_2_FVAL       0xd2
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_DEVICE_FIXED_TO_CERTIFICATE_1_FVAL       0xe1
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_MODEM_ROOT_CERT_PK_HASH_INDEX_PRODUCTION_DEVICE_FIXED_TO_CERTIFICATE_0_FVAL       0xf0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004030)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004030)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                      0xff800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                            0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                           0x3c0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                               0x12
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_BMSK                             0x20000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_SHFT                                0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG19_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_BMSK                             0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_SHFT                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG18_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG17_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_BMSK                              0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_SHFT                                 0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG16_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_BMSK                              0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_SHFT                                 0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_NOT_SECURE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_REG15_SECURE_SECURE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                         0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                            0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_USE_GPIO_FVAL                                   0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                 0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                   0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                       0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SECURE_MODE_FVAL                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BMSK                             0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_SHFT                               0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT_FVAL        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT_FVAL        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                    0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                      0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_BMSK                              0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDC_EMMC_MODE1P2_EN_SHFT                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                         0xe0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                          0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_DEFAULT_FVAL                                  0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SD_SDC2_EMMC_SDC1_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_EMMC_SDC1_FVAL                                0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                               0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_ENUM_19_2_MHZ_FVAL                  0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_ENUM_25_MHZ_FVAL                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_BMSK                                              0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE_SHFT                                              0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                       0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                   0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                    0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                 0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                0x1

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004034)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004034)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_BMSK                                      0xff800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_SHFT                                            0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                      0x780000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                          0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                           0x40000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                              0x12
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                            0x20000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                               0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                             0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                               0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                  0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                               0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                  0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                            0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                               0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                             0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                               0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                 0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                               0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                 0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE0_DISABLE_BMSK                                   0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE0_DISABLE_SHFT                                     0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_BMSK                                 0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_SHFT                                  0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_BMSK                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_SHFT                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_BMSK                                  0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_SHFT                                  0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ALL_DEBUG_DISABLE_DISABLE_FVAL                          0x1

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004038)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004038)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_BMSK                              0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_PRODUCT_ID_SHFT                                    0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_BMSK                                       0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_HW_ID_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000403c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000403c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PERIPH_VID_BMSK                                  0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PERIPH_VID_SHFT                                        0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PERIPH_PID_BMSK                                      0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_PERIPH_PID_SHFT                                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004040)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004040)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CAMERA_RES_LIMIT_5MP_BMSK                       0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CAMERA_RES_LIMIT_5MP_SHFT                             0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_30_BMSK                                   0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_30_SHFT                                         0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_QHD_BMSK                     0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_QHD_SHFT                           0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_720P_BMSK                    0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_DISP_RES_LIMIT_720P_SHFT                          0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                               0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                    0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_26_BMSK                                    0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_26_SHFT                                         0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_BMSK                                 0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_SHFT                                      0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ACC_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                         0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                              0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                          0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                              0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                             0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                 0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                      0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                  0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                      0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_BMSK                           0xe0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_SPARE_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM2_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                             0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_BMSK                                0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SMMU_TBU_BYPASS_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DSDA_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_12_BMSK                                       0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE_12_SHFT                                          0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_BMSK                             0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_SHFT                               0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_BBRX2_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DC_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_BMSK                         0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_SHFT                           0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_MIMO_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                     0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                      0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_ENABLE_FVAL               0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT2_DISABLE_DISABLE_FVAL              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                     0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                      0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_ENABLE_FVAL               0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_ABOVE_CAT1_DISABLE_DISABLE_FVAL              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TDSCDMA_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_ENABLE_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_HSPA_DISABLE_DISABLE_FVAL                        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_ENABLE_FVAL                          0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_DISABLE_FVAL                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_BMSK                               0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_SHFT                               0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_ENABLE_FVAL                        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_WCDMA_DISABLE_DISABLE_FVAL                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_DO_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_BMSK                                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_SHFT                                  0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_1X_DISABLE_DISABLE_FVAL                          0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004044)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004044)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                      0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                     0x7fff8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION3_BMSK                            0x6000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION3_SHFT                               0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION2_BMSK                            0x1800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION2_SHFT                               0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION1_BMSK                             0x600
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION1_SHFT                               0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION0_BMSK                             0x180
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CONFIGURATION0_SHFT                               0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE_BMSK                                            0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE_SHFT                                             0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                 0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                              0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                               0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                     0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_5GHZ_FVAL                         0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_4GHZ_FVAL                         0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_ENUM_1_2GHZ_FVAL                         0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                  0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL         0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004048)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004048)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                     0xffe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                           0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                      0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                          0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_BMSK                        0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_SHFT                           0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_SPIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_BMSK                          0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_SHFT                             0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_BMSK                          0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_SHFT                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_DAP_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                        0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                           0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                    0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_BMSK                         0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_SHFT                            0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_ENABLE_FVAL                     0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_SPIDEN_DISABLE_DISABLE_FVAL                    0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_BMSK                               0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE1_DISABLE_SHFT                                 0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_BMSK                               0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SPARE0_DISABLE_SHFT                                 0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                        0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                          0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DAPEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_BMSK                        0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_SHFT                         0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                  0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                 0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_RPM_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_ENABLE_FVAL                      0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_WCSS_DBGEN_DISABLE_DISABLE_FVAL                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_NIDEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_BMSK                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_SHFT                              0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_ENABLE_FVAL                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_MSS_DBGEN_DISABLE_DISABLE_FVAL                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_ENABLE_FVAL                           0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_DISABLE_FVAL                          0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_ENABLE_FVAL                            0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_DISABLE_FVAL                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                       0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_DISABLE_FVAL                               0x1

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000404c)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000404c)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                     0xf8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                           0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                    0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                         0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                           0x3ffc000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                 0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                         0x3c00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                            0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_PBL_PATCH_VERSION_BMSK                         0x3e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_PBL_PATCH_VERSION_SHFT                           0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                           0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                            0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004050)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004050)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK           0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                  0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004054)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004054)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE3_BMSK                                     0xf8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE3_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                          0x7800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                               0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                            0x780000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_BMSK                          0x78000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_CFGCPUPRESENT_N_SHFT                              0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                            0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                               0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                            0x3000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                               0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_XO_FVAL                            0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_200_MHZ_FVAL                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_400_MHZ_FVAL                  0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_ENUM_800_MHZ_FVAL                  0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                              0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSA_ENA_BMSK                                         0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSA_ENA_SHFT                                           0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_BMSK                               0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_SHFT                                 0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_MODEM_IMAGE_NOT_AUTHENTICATED_FVAL        0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FORCE_MSA_AUTH_EN_FORCE_MODEM_IMAGE_AUTHENTICATION_FVAL        0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_WIFI_DUAL_BAND_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_WIFI_DUAL_BAND_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_DDR_LIMIT_MAX_FREQ_BMSK                               0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_DDR_LIMIT_MAX_FREQ_SHFT                                0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_BOOT_FROM_ROM_BMSK                              0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_BOOT_FROM_ROM_SHFT                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                            0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL            0x0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                 0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004058 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004058 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                          3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_POR                                  0x00000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_POR_RMSK                             0x00000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                       0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                              0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000405c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000405c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                          3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_POR                                  0x00000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_POR_RMSK                             0x00000000
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                       0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                              0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004078 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004078 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                          3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_POR                                  0x00000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_POR_RMSK                             0x00000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                       0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                              0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000407c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000407c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                          3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_POR                                  0x00000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_POR_RMSK                             0x00000000
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                       0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                              0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004098)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004098)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_POR                                            0x00000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_POR_RMSK                                       0x00000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                 0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                       0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                   0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                       0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                     0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                        0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                       0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000409c)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000409c)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_RMSK                                           0x80ffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_POR                                            0x00000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_POR_RMSK                                       0x0f000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_IN)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_OEM_SEC_BOOT_ROW0_FEC_EN_BMSK                  0x80000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_OEM_SEC_BOOT_ROW0_FEC_EN_SHFT                        0x1f
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                   0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                       0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                     0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                        0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                       0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                        0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a0)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040a0)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_POR_RMSK                                        0x00000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_BMSK                                  0xff000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT4_SHFT                                        0x18
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_BMSK                                    0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT3_SHFT                                        0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_BMSK                                      0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT2_SHFT                                         0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_BMSK                                        0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_LSB_SEC_BOOT1_SHFT                                         0x0

#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a4)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040a4)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_RMSK                                            0x80ffffff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_POR                                             0x00000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_POR_RMSK                                        0x0f000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_QC_SEC_BOOT_ROW0_FEC_EN_BMSK                    0x80000000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_QC_SEC_BOOT_ROW0_FEC_EN_SHFT                          0x1f
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_BMSK                                    0xff0000
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT7_SHFT                                        0x10
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_BMSK                                      0xff00
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT6_SHFT                                         0x8
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_BMSK                                        0xff
#define HWIO_QFPROM_CORR_QC_SEC_BOOT_ROW0_MSB_SEC_BOOT5_SHFT                                         0x0

#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040a8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040a8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_MAXn                                                         3
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_POR_RMSK                                            0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_HASH_DATA0_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_LSB_HASH_DATA0_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040ac + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040ac + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_RMSK                                                0x80ffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_MAXn                                                         3
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_POR_RMSK                                            0x0f000000
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_PK_HASH_ROW_FEC_EN_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_PK_HASH_ROW_FEC_EN_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_HASH_DATA1_BMSK                                       0xffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROWn_MSB_HASH_DATA1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040c8)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040c8)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_POR_RMSK                                            0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_HASH_DATA0_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_LSB_HASH_DATA0_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040cc)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040cc)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_POR_RMSK                                            0x00000000
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_PK_HASH_ROW_FEC_EN_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_PK_HASH_ROW_FEC_EN_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_QFPROM_CORR_PK_HASH_ROW4_MSB_BMSK                   0x7fffffff
#define HWIO_QFPROM_CORR_PK_HASH_ROW4_MSB_QFPROM_CORR_PK_HASH_ROW4_MSB_SHFT                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d0)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040d0)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS2_POINT1_BMSK                                    0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS2_POINT1_SHFT                                          0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS1_POINT2_BMSK                                     0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS1_POINT2_SHFT                                          0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS1_POINT1_BMSK                                      0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS1_POINT1_SHFT                                          0x11
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS0_POINT2_BMSK                                       0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS0_POINT2_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS0_POINT1_BMSK                                         0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS0_POINT1_SHFT                                           0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS_BASE0_BMSK                                            0x7f
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_TSENS_BASE0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d4)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040d4)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE1_BMSK                                      0xfe000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS_BASE1_SHFT                                            0x19
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS5_POINT2_BMSK                                     0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS5_POINT2_SHFT                                          0x14
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS5_POINT1_BMSK                                       0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS5_POINT1_SHFT                                           0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS4_POINT2_BMSK                                        0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS4_POINT2_SHFT                                           0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS4_POINT1_BMSK                                         0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS4_POINT1_SHFT                                           0x5
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS2_POINT2_BMSK                                          0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TSENS2_POINT2_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040d8)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040d8)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_7_0_BMSK                       0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_NOMINAL_QUOT_VMIN_7_0_SHFT                             0x18
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_NOMINAL_TARGET_BMSK                                0xfc0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_NOMINAL_TARGET_SHFT                                    0x12
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_TURBO_QUOT_VMIN_BMSK                                0x3ffc0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_TURBO_QUOT_VMIN_SHFT                                    0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_TURBO_TARGET_BMSK                                      0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR1_TURBO_TARGET_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040dc)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040dc)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_TURBO_TARGET_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_TURBO_TARGET_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_DIS_CPR_BMSK                                      0x4000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_DIS_CPR_SHFT                                           0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_DIS_CPR_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR0_DIS_CPR_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                      0x2000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                           0x19
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_ENABLE_FVAL                                     0x0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_DISABLE_FVAL                                    0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_ROSEL_BMSK                                        0x1c00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_ROSEL_SHFT                                             0x16
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_SVS_QUOT_VMIN_BMSK                                 0x3ffc00
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_SVS_QUOT_VMIN_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_SVS_TARGET_BMSK                                       0x3f0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_SVS_TARGET_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_8_BMSK                             0xf
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_NOMINAL_QUOT_VMIN_11_8_SHFT                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e0)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040e0)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_PH_B0M0_0_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_PH_B0M0_0_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_G_B0_BMSK                                             0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_G_B0_SHFT                                                   0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CLK_B_BMSK                                             0xc000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CLK_B_SHFT                                                  0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CAP_B_BMSK                                             0x3000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CAP_B_SHFT                                                  0x18
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_SAR_B_BMSK                                              0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_SAR_B_SHFT                                                  0x16
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CSI_PHY_BMSK                                            0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CSI_PHY_SHFT                                                0x11
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_DSI_PHY_BMSK                                             0x1e000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_DSI_PHY_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_DSIPHY_PLL_BMSK                                           0x1e00
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_DSIPHY_PLL_SHFT                                              0x9
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_SPARE3_BMSK                                                0x100
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_SPARE3_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GNSS_GAIN_BMSK                                              0xe0
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GNSS_GAIN_SHFT                                               0x5
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_NOMINAL_TARGET_BMSK                                    0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_NOMINAL_TARGET_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e4)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040e4)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B2_1_0_BMSK                                         0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B2_1_0_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_VREF_B1_BMSK                                          0x30000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_VREF_B1_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M3_BMSK                                           0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M3_SHFT                                                0x19
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M2_BMSK                                           0x1c00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M2_SHFT                                                0x16
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M1_BMSK                                            0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M1_SHFT                                                0x13
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M0_BMSK                                             0x70000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B1M0_SHFT                                                0x10
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B1_BMSK                                                 0xe000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B1_SHFT                                                    0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_VREF_B0_BMSK                                              0x1800
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_VREF_B0_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M3_BMSK                                               0x700
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M3_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M2_BMSK                                                0xe0
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M2_SHFT                                                 0x5
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_2_1_BMSK                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_2_1_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040e8)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040e8)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_SPARE_6_0_BMSK                                 0xfe000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_SPARE_6_0_SHFT                                       0x19
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_RANGE_CORR_BMSK                                 0x1000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_RANGE_CORR_SHFT                                      0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_AVEG_CORR_BMSK                                   0x800000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_AVEG_CORR_SHFT                                       0x17
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_RPOLY_CAL_BMSK                                   0x7f8000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_TXDAC0_RPOLY_CAL_SHFT                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B2_BMSK                                              0x6000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B2_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M3_BMSK                                              0x1c00
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M3_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M2_BMSK                                               0x380
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M2_SHFT                                                 0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M1_BMSK                                                0x70
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M1_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M0_BMSK                                                 0xe
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B2M0_SHFT                                                 0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B2_2_BMSK                                                  0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B2_2_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040ec)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040ec)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_POR                                                   0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_POR_RMSK                                              0x00000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TSENS_CALIB_BMSK                                      0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TSENS_CALIB_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_SVS_TARGET_BMSK                                  0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_SVS_TARGET_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR_REV_BMSK                                            0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR_REV_SHFT                                                0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE3_BMSK                                             0x300000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE3_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_0_1_FUSEFLAG_BMSK                            0x80000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_0_1_FUSEFLAG_SHFT                               0x13
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_SPARE_BMSK                                        0x7f800
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_SPARE_SHFT                                            0xb
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_RANGE_CORR_BMSK                                     0x400
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_RANGE_CORR_SHFT                                       0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_AVEG_CORR_BMSK                                      0x200
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_AVEG_CORR_SHFT                                        0x9
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_RPOLY_CAL_BMSK                                      0x1fe
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC1_RPOLY_CAL_SHFT                                        0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC0_SPARE_7_BMSK                                          0x1
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_TXDAC0_SPARE_7_SHFT                                          0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040f0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040f0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                      3
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                         0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000040f4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000040f4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                      3
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                         0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004110)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004110)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_REDUN_DATA_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_LSB_REDUN_DATA_SHFT                                         0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004114)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004114)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_POR                                              0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_POR_RMSK                                         0x00000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_MEM_ACCEL_BMSK                                   0xf0000000
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_MEM_ACCEL_SHFT                                         0x1c
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_REDUN_DATA_BMSK                                   0xfffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROW4_MSB_REDUN_DATA_SHFT                                         0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004118 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004118 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_MAXn                                                  6
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR1_BMSK                             0xffff0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR1_SHFT                                   0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR0_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_LSB_PATCH_ADDR0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000411c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000411c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_MAXn                                                  6
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR3_BMSK                             0xffff0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR3_SHFT                                   0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR2_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROWn_MSB_PATCH_ADDR2_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004150)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR1_BMSK                             0xffff0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR1_SHFT                                   0x10
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR0_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_LSB_PATCH_ADDR0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004154)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_UNUSED_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ADDR_ROW7_MSB_UNUSED_SHFT                                         0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004158 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_MAXn                                                 14
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_PATCH_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_LSB_PATCH_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000415c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_MAXn                                                 14
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_POR                                          0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_POR_RMSK                                     0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_PATCH_DATA1_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_DATA_ROWn_MSB_PATCH_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d0)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d0)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_POR_RMSK                                            0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_ADDR, HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_QC_SPARE_1_0_BMSK                                   0xc0000000
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_QC_SPARE_1_0_SHFT                                         0x1e
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_PATCH_EN_BMSK                                       0x3fffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_LSB_PATCH_EN_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d4)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d4)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_POR                                                 0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_POR_RMSK                                            0x00000000
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_ADDR, HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_QC_SPARE_33_2_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_EN_MSB_QC_SPARE_33_2_SHFT                                         0x0

#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d8)
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG15_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG15_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_SPARE0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG15_LSB_SPARE0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041dc)
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG15_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG15_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_SPARE1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG15_MSB_SPARE1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e0)
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG16_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG16_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_SPARE0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG16_LSB_SPARE0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e4)
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG16_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG16_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_SPARE1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG16_MSB_SPARE1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e8)
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG17_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG17_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG17_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_SPARE0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG17_LSB_SPARE0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ec)
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG17_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG17_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG17_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_SPARE1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG17_MSB_SPARE1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f0)
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG18_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG18_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG18_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_SPARE0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG18_LSB_SPARE0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f4)
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG18_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG18_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG18_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_SPARE1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG18_MSB_SPARE1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f8)
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG19_LSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG19_LSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG19_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_SPARE0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG19_LSB_SPARE0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041fc)
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_POR                                                  0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_POR_RMSK                                             0x00000000
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG19_MSB_ADDR, HWIO_QFPROM_CORR_SPARE_REG19_MSB_RMSK)
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SPARE_REG19_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_SPARE1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_SPARE_REG19_MSB_SPARE1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200 + 0x4 * (n))
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004200 + 0x4 * (n))
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_MAXn                                                            39
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_POR                                                     0x00000000
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_POR_RMSK                                                0x00000000
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_ACC_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ACC_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_ACC_PRIVATEn_ACC_PRIVATE_SHFT                                               0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                         0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_POR                                                          0x40000000
#define HWIO_SEC_CTRL_HW_VERSION_POR_RMSK                                                     0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                   0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                         0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                    0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                         0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                        0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                           0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG0_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG0_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_CAMERA_RES_LIMIT_5MP_BMSK                                        0x80000000
#define HWIO_FEATURE_CONFIG0_CAMERA_RES_LIMIT_5MP_SHFT                                              0x1f
#define HWIO_FEATURE_CONFIG0_SPARE_30_BMSK                                                    0x40000000
#define HWIO_FEATURE_CONFIG0_SPARE_30_SHFT                                                          0x1e
#define HWIO_FEATURE_CONFIG0_MDP_DISP_RES_LIMIT_QHD_BMSK                                      0x20000000
#define HWIO_FEATURE_CONFIG0_MDP_DISP_RES_LIMIT_QHD_SHFT                                            0x1d
#define HWIO_FEATURE_CONFIG0_MDP_DISP_RES_LIMIT_720P_BMSK                                     0x10000000
#define HWIO_FEATURE_CONFIG0_MDP_DISP_RES_LIMIT_720P_SHFT                                           0x1c
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_BMSK                                                0x8000000
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_SHFT                                                     0x1b
#define HWIO_FEATURE_CONFIG0_SPARE_26_BMSK                                                     0x4000000
#define HWIO_FEATURE_CONFIG0_SPARE_26_SHFT                                                          0x1a
#define HWIO_FEATURE_CONFIG0_ACC_DISABLE_BMSK                                                  0x2000000
#define HWIO_FEATURE_CONFIG0_ACC_DISABLE_SHFT                                                       0x19
#define HWIO_FEATURE_CONFIG0_ACC_DISABLE_ENABLE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG0_ACC_DISABLE_DISABLE_FVAL                                                0x1
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                          0x1000000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                               0x18
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_DISABLE_FVAL                                        0x1
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_BMSK                                           0x800000
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_SHFT                                               0x17
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_DISABLE_FVAL                                        0x1
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_BMSK                                              0x400000
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SHFT                                                  0x16
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_BMSK                                                   0x200000
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_SHFT                                                       0x15
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_ENABLE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_DISABLE_FVAL                                                0x1
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_BMSK                                                   0x100000
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_SHFT                                                       0x14
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_ENABLE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_DISABLE_FVAL                                                0x1
#define HWIO_FEATURE_CONFIG0_MODEM_SPARE_DISABLE_BMSK                                            0xe0000
#define HWIO_FEATURE_CONFIG0_MODEM_SPARE_DISABLE_SHFT                                               0x11
#define HWIO_FEATURE_CONFIG0_MODEM_UIM2_DISABLE_BMSK                                             0x10000
#define HWIO_FEATURE_CONFIG0_MODEM_UIM2_DISABLE_SHFT                                                0x10
#define HWIO_FEATURE_CONFIG0_MODEM_UIM2_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_MODEM_UIM2_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_BMSK                                              0x8000
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_SHFT                                                 0xf
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_SMMU_TBU_BYPASS_BMSK                                                 0x4000
#define HWIO_FEATURE_CONFIG0_SMMU_TBU_BYPASS_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG0_SMMU_TBU_BYPASS_ENABLE_FVAL                                             0x0
#define HWIO_FEATURE_CONFIG0_SMMU_TBU_BYPASS_DISABLE_FVAL                                            0x1
#define HWIO_FEATURE_CONFIG0_MODEM_DSDA_DISABLE_BMSK                                              0x2000
#define HWIO_FEATURE_CONFIG0_MODEM_DSDA_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG0_MODEM_DSDA_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_MODEM_DSDA_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_SPARE_12_BMSK                                                        0x1000
#define HWIO_FEATURE_CONFIG0_SPARE_12_SHFT                                                           0xc
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_BMSK                                              0x800
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_SHFT                                                0xb
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_FEATURE_CONFIG0_MODEM_BBRX2_DISABLE_DISABLE_FVAL                                        0x1
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_BMSK                                             0x400
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_SHFT                                               0xa
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_BMSK                                            0x200
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_SHFT                                              0x9
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DC_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_BMSK                                          0x100
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_SHFT                                            0x8
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_MIMO_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_BMSK                                      0x80
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_SHFT                                       0x7
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT2_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_BMSK                                      0x40
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_SHFT                                       0x6
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_ENABLE_FVAL                                0x0
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_ABOVE_CAT1_DISABLE_DISABLE_FVAL                               0x1
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_BMSK                                             0x20
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_SHFT                                              0x5
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG0_MODEM_TDSCDMA_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_BMSK                                                0x10
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_SHFT                                                 0x4
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG0_MODEM_HSPA_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_BMSK                                                  0x8
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_SHFT                                                  0x3
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_BMSK                                                0x4
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_SHFT                                                0x2
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_FEATURE_CONFIG0_MODEM_WCDMA_DISABLE_DISABLE_FVAL                                        0x1
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_BMSK                                                   0x2
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_SHFT                                                   0x1
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG0_MODEM_DO_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_BMSK                                                   0x1
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_SHFT                                                   0x0
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG0_MODEM_1X_DISABLE_DISABLE_FVAL                                           0x1

#define HWIO_FEATURE_CONFIG1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG1_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG1_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_SDC_EMMC_MODE1P2_FORCE_GPIO_BMSK                                 0x80000000
#define HWIO_FEATURE_CONFIG1_SDC_EMMC_MODE1P2_FORCE_GPIO_SHFT                                       0x1f
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                      0x7fff8000
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                             0xf
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION3_BMSK                                             0x6000
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION3_SHFT                                                0xd
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION2_BMSK                                             0x1800
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION2_SHFT                                                0xb
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION1_BMSK                                              0x600
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION1_SHFT                                                0x9
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION0_BMSK                                              0x180
#define HWIO_FEATURE_CONFIG1_APPS_CONFIGURATION0_SHFT                                                0x7
#define HWIO_FEATURE_CONFIG1_SPARE_BMSK                                                             0x40
#define HWIO_FEATURE_CONFIG1_SPARE_SHFT                                                              0x6
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BMSK                                                 0x20
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_SHFT                                                  0x5
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_DEFAULT_POWER_ON_BRINGUP_DISABLE_BOOT_FSM_FVAL        0x0
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BOOT_FSM_BASED_BRING_UP_FVAL                          0x1
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_BMSK                                               0x18
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_SHFT                                                0x3
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_128_CLAMP_RESET_128_L2_RESET_256_FVAL        0x0
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_32_CLAMP_RESET_48_L2_RESET_128_FVAL        0x2
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_GDHS_CNT_16_CLAMP_RESET_23_L2_RESET_103_FVAL        0x3
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_BMSK                                                      0x6
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_SHFT                                                      0x1
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_ENUM_1_5GHZ_FVAL                                          0x0
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_ENUM_1_4GHZ_FVAL                                          0x2
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_ENUM_1_2GHZ_FVAL                                          0x3
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                   0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                   0x0
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_512KB_FVAL                        0x0
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_ENUM_1MB_FVAL                          0x1

#define HWIO_FEATURE_CONFIG2_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG2_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG2_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                      0xffe00000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                            0x15
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_BMSK                                       0x100000
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_SHFT                                           0x14
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG2_QC_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_BMSK                                         0x80000
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_SHFT                                            0x13
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_BMSK                                          0x40000
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_SHFT                                             0x12
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_QC_DAP_SPIDEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_BMSK                                           0x20000
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_SHFT                                              0x11
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_DAP_NIDEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_BMSK                                           0x10000
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_SHFT                                              0x10
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_DAP_DBGEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_BMSK                                         0x8000
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_SHFT                                            0xf
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                                     0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                                    0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_BMSK                                          0x4000
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_SHFT                                             0xe
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_SPIDEN_DISABLE_DISABLE_FVAL                                     0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_BMSK                                           0x2000
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_SHFT                                              0xd
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_BMSK                                           0x1000
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_SHFT                                              0xc
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_QC_SPARE1_DISABLE_BMSK                                                0x800
#define HWIO_FEATURE_CONFIG2_QC_SPARE1_DISABLE_SHFT                                                  0xb
#define HWIO_FEATURE_CONFIG2_QC_SPARE0_DISABLE_BMSK                                                0x400
#define HWIO_FEATURE_CONFIG2_QC_SPARE0_DISABLE_SHFT                                                  0xa
#define HWIO_FEATURE_CONFIG2_QC_VENUS_0_DBGEN_DISABLE_BMSK                                         0x200
#define HWIO_FEATURE_CONFIG2_QC_VENUS_0_DBGEN_DISABLE_SHFT                                           0x9
#define HWIO_FEATURE_CONFIG2_QC_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                                    0x0
#define HWIO_FEATURE_CONFIG2_QC_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                                   0x1
#define HWIO_FEATURE_CONFIG2_QC_RPM_DAPEN_DISABLE_BMSK                                             0x100
#define HWIO_FEATURE_CONFIG2_QC_RPM_DAPEN_DISABLE_SHFT                                               0x8
#define HWIO_FEATURE_CONFIG2_QC_RPM_DAPEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_RPM_DAPEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QC_RPM_WCSS_NIDEN_DISABLE_BMSK                                         0x80
#define HWIO_FEATURE_CONFIG2_QC_RPM_WCSS_NIDEN_DISABLE_SHFT                                          0x7
#define HWIO_FEATURE_CONFIG2_QC_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                                   0x0
#define HWIO_FEATURE_CONFIG2_QC_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                                  0x1
#define HWIO_FEATURE_CONFIG2_QC_RPM_DBGEN_DISABLE_BMSK                                              0x40
#define HWIO_FEATURE_CONFIG2_QC_RPM_DBGEN_DISABLE_SHFT                                               0x6
#define HWIO_FEATURE_CONFIG2_QC_RPM_DBGEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_RPM_DBGEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_BMSK                                             0x20
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_SHFT                                              0x5
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_ENABLE_FVAL                                       0x0
#define HWIO_FEATURE_CONFIG2_QC_WCSS_DBGEN_DISABLE_DISABLE_FVAL                                      0x1
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_BMSK                                              0x10
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_SHFT                                               0x4
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_MSS_NIDEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_BMSK                                               0x8
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_SHFT                                               0x3
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_ENABLE_FVAL                                        0x0
#define HWIO_FEATURE_CONFIG2_QC_MSS_DBGEN_DISABLE_DISABLE_FVAL                                       0x1
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_BMSK                                                   0x4
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_SHFT                                                   0x2
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                    0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                    0x1
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                        0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                        0x0
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_ENABLE_FVAL                                                 0x0
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_DISABLE_FVAL                                                0x1

#define HWIO_FEATURE_CONFIG3_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG3_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG3_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                      0xf8000000
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                            0x1b
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                     0x4000000
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                          0x1a
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_BMSK                                            0x3ffc000
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_SHFT                                                  0xe
#define HWIO_FEATURE_CONFIG3_SPARE1_BMSK                                                          0x3c00
#define HWIO_FEATURE_CONFIG3_SPARE1_SHFT                                                             0xa
#define HWIO_FEATURE_CONFIG3_MODEM_PBL_PATCH_VERSION_BMSK                                          0x3e0
#define HWIO_FEATURE_CONFIG3_MODEM_PBL_PATCH_VERSION_SHFT                                            0x5
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_BMSK                                            0x1f
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_SHFT                                             0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG4_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG4_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                            0xffffffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                                   0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                             0xffffffff
#define HWIO_FEATURE_CONFIG5_POR                                                              0x00000000
#define HWIO_FEATURE_CONFIG5_POR_RMSK                                                         0x00000000
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SPARE3_BMSK                                                      0xf8000000
#define HWIO_FEATURE_CONFIG5_SPARE3_SHFT                                                            0x1b
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_BMSK                                           0x7800000
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_SHFT                                                0x17
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_BMSK                                             0x780000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_SHFT                                                 0x13
#define HWIO_FEATURE_CONFIG5_APPS_CFGCPUPRESENT_N_BMSK                                           0x78000
#define HWIO_FEATURE_CONFIG5_APPS_CFGCPUPRESENT_N_SHFT                                               0xf
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_BMSK                                             0x4000
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_SHFT                                                0xe
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_BMSK                                             0x3000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_SHFT                                                0xc
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_XO_FVAL                                             0x0
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_200_MHZ_FVAL                                   0x1
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_400_MHZ_FVAL                                   0x2
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_ENUM_800_MHZ_FVAL                                   0x3
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_BMSK                                               0x800
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_SHFT                                                 0xb
#define HWIO_FEATURE_CONFIG5_MSA_ENA_BMSK                                                          0x400
#define HWIO_FEATURE_CONFIG5_MSA_ENA_SHFT                                                            0xa
#define HWIO_FEATURE_CONFIG5_FORCE_MSA_AUTH_EN_BMSK                                                0x200
#define HWIO_FEATURE_CONFIG5_FORCE_MSA_AUTH_EN_SHFT                                                  0x9
#define HWIO_FEATURE_CONFIG5_FORCE_MSA_AUTH_EN_MODEM_IMAGE_NOT_AUTHENTICATED_FVAL                    0x0
#define HWIO_FEATURE_CONFIG5_FORCE_MSA_AUTH_EN_FORCE_MODEM_IMAGE_AUTHENTICATION_FVAL                 0x1
#define HWIO_FEATURE_CONFIG5_WIFI_DUAL_BAND_DISABLE_BMSK                                           0x100
#define HWIO_FEATURE_CONFIG5_WIFI_DUAL_BAND_DISABLE_SHFT                                             0x8
#define HWIO_FEATURE_CONFIG5_DDR_LIMIT_MAX_FREQ_BMSK                                                0x80
#define HWIO_FEATURE_CONFIG5_DDR_LIMIT_MAX_FREQ_SHFT                                                 0x7
#define HWIO_FEATURE_CONFIG5_MODEM_BOOT_FROM_ROM_BMSK                                               0x40
#define HWIO_FEATURE_CONFIG5_MODEM_BOOT_FROM_ROM_SHFT                                                0x6
#define HWIO_FEATURE_CONFIG5_BOOT_ROM_PATCH_DISABLE_BMSK                                            0x20
#define HWIO_FEATURE_CONFIG5_BOOT_ROM_PATCH_DISABLE_SHFT                                             0x5
#define HWIO_FEATURE_CONFIG5_BOOT_ROM_PATCH_DISABLE_ENABLE_PATCHING_FVAL                             0x0
#define HWIO_FEATURE_CONFIG5_BOOT_ROM_PATCH_DISABLE_DISABLE_PATCHING_FVAL                            0x1
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                                 0x1f
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                                  0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_OEM_CONFIG0_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000601c)
#define HWIO_OEM_CONFIG0_RMSK                                                                 0xffffffff
#define HWIO_OEM_CONFIG0_POR                                                                  0x00000000
#define HWIO_OEM_CONFIG0_POR_RMSK                                                             0x00000000
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                          0xff800000
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                0x17
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                   0x400000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                       0x16
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_BMSK                                               0x3c0000
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_SHFT                                                   0x12
#define HWIO_OEM_CONFIG0_SPARE_REG19_SECURE_BMSK                                                 0x20000
#define HWIO_OEM_CONFIG0_SPARE_REG19_SECURE_SHFT                                                    0x11
#define HWIO_OEM_CONFIG0_SPARE_REG19_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_SPARE_REG19_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG0_SPARE_REG18_SECURE_BMSK                                                 0x10000
#define HWIO_OEM_CONFIG0_SPARE_REG18_SECURE_SHFT                                                    0x10
#define HWIO_OEM_CONFIG0_SPARE_REG18_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_SPARE_REG18_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG0_SPARE_REG17_SECURE_BMSK                                                  0x8000
#define HWIO_OEM_CONFIG0_SPARE_REG17_SECURE_SHFT                                                     0xf
#define HWIO_OEM_CONFIG0_SPARE_REG17_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_SPARE_REG17_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG0_SPARE_REG16_SECURE_BMSK                                                  0x4000
#define HWIO_OEM_CONFIG0_SPARE_REG16_SECURE_SHFT                                                     0xe
#define HWIO_OEM_CONFIG0_SPARE_REG16_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_SPARE_REG16_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG0_SPARE_REG15_SECURE_BMSK                                                  0x2000
#define HWIO_OEM_CONFIG0_SPARE_REG15_SECURE_SHFT                                                     0xd
#define HWIO_OEM_CONFIG0_SPARE_REG15_SECURE_NOT_SECURE_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_SPARE_REG15_SECURE_SECURE_FVAL                                              0x1
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                             0x1000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                0xc
#define HWIO_OEM_CONFIG0_WDOG_EN_USE_GPIO_FVAL                                                       0x0
#define HWIO_OEM_CONFIG0_WDOG_EN_IGNORE_GPIO_ENABLE_WDOG_FVAL                                        0x1
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                     0x800
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                       0xb
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                                           0x0
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SECURE_MODE_FVAL                                           0x1
#define HWIO_OEM_CONFIG0_ALT_SD_PORT_FOR_BOOT_BMSK                                                 0x400
#define HWIO_OEM_CONFIG0_ALT_SD_PORT_FOR_BOOT_SHFT                                                   0xa
#define HWIO_OEM_CONFIG0_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC2_PORT_FVAL          0x0
#define HWIO_OEM_CONFIG0_ALT_SD_PORT_FOR_BOOT_BOOT_FROM_SD_CARD_CONNECTED_ON_SDC3_PORT_FVAL          0x1
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_GPIO_DISABLE_BMSK                                        0x200
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_GPIO_DISABLE_SHFT                                          0x9
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_EN_BMSK                                                  0x100
#define HWIO_OEM_CONFIG0_SDC_EMMC_MODE1P2_EN_SHFT                                                    0x8
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                             0xe0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                              0x5
#define HWIO_OEM_CONFIG0_FAST_BOOT_DEFAULT_FVAL                                                      0x0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SD_SDC2_EMMC_SDC1_FVAL                                            0x1
#define HWIO_OEM_CONFIG0_FAST_BOOT_EMMC_SDC1_FVAL                                                    0x2
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_BMSK                                                   0x10
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_SHFT                                                    0x4
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_ENUM_19_2_MHZ_FVAL                                      0x0
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_ENUM_25_MHZ_FVAL                                        0x1
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                    0x8
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                    0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_USE_FORCE_USB_BOOT_GPIO_TO_FORCE_BOOT_FROM_USB_FVAL        0x0
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_NOT_USE_FORCE_USB_BOOT_PIN_FVAL                         0x1
#define HWIO_OEM_CONFIG0_SPARE_BMSK                                                                  0x4
#define HWIO_OEM_CONFIG0_SPARE_SHFT                                                                  0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                           0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                           0x1
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_TIMEOUT_DISABLED_FVAL                                          0x0
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_TIMEOUT_ENABLED_90S_FVAL                                       0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                        0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                        0x0
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_DOWNLOADER_ENABLED_FVAL                                     0x0
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_DOWNLOADER_DISABLED_FVAL                                    0x1

#define HWIO_OEM_CONFIG1_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_OEM_CONFIG1_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006020)
#define HWIO_OEM_CONFIG1_RMSK                                                                 0xffffffff
#define HWIO_OEM_CONFIG1_POR                                                                  0x00000000
#define HWIO_OEM_CONFIG1_POR_RMSK                                                             0x00000000
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_SPARE1_BMSK                                                          0xff800000
#define HWIO_OEM_CONFIG1_SPARE1_SHFT                                                                0x17
#define HWIO_OEM_CONFIG1_ANTI_ROLLBACK_FEATURE_EN_BMSK                                          0x780000
#define HWIO_OEM_CONFIG1_ANTI_ROLLBACK_FEATURE_EN_SHFT                                              0x13
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                               0x40000
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                  0x12
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                0x20000
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                   0x11
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                 0x10000
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                    0x10
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_ENABLE_FVAL                                              0x0
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_DISABLE_FVAL                                             0x1
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                   0x8000
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                      0xf
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                   0x4000
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                      0xe
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                0x2000
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                   0xd
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_ENABLE_FVAL                                            0x0
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_DISABLE_FVAL                                           0x1
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                                 0x1000
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                    0xc
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_ENABLE_FVAL                                             0x0
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_DISABLE_FVAL                                            0x1
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                   0x800
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                     0xb
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_ENABLE_FVAL                                              0x0
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_DISABLE_FVAL                                             0x1
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                   0x400
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                     0xa
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_ENABLE_FVAL                                              0x0
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_DISABLE_FVAL                                             0x1
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_BMSK                                                       0x200
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_SHFT                                                         0x9
#define HWIO_OEM_CONFIG1_SPARE0_DISABLE_BMSK                                                       0x100
#define HWIO_OEM_CONFIG1_SPARE0_DISABLE_SHFT                                                         0x8
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_BMSK                                                 0x80
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_SHFT                                                  0x7
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_BMSK                                                     0x40
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_SHFT                                                      0x6
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_RPM_WCSS_NIDEN_DISABLE_BMSK                                                0x20
#define HWIO_OEM_CONFIG1_RPM_WCSS_NIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_OEM_CONFIG1_RPM_WCSS_NIDEN_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_OEM_CONFIG1_RPM_WCSS_NIDEN_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_BMSK                                                     0x10
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_SHFT                                                      0x4
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_ENABLE_FVAL                                              0x0
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_DISABLE_FVAL                                             0x1
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_BMSK                                                      0x4
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_SHFT                                                      0x2
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_BMSK                                                      0x2
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_SHFT                                                      0x1
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_DISABLE_FVAL                                              0x1
#define HWIO_OEM_CONFIG1_ALL_DEBUG_DISABLE_BMSK                                                      0x1
#define HWIO_OEM_CONFIG1_ALL_DEBUG_DISABLE_SHFT                                                      0x0
#define HWIO_OEM_CONFIG1_ALL_DEBUG_DISABLE_ENABLE_FVAL                                               0x0
#define HWIO_OEM_CONFIG1_ALL_DEBUG_DISABLE_DISABLE_FVAL                                              0x1

#define HWIO_OEM_CONFIG2_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_OEM_CONFIG2_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006024)
#define HWIO_OEM_CONFIG2_RMSK                                                                 0xffffffff
#define HWIO_OEM_CONFIG2_POR                                                                  0x00000000
#define HWIO_OEM_CONFIG2_POR_RMSK                                                             0x00000000
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_OEM_PRODUCT_ID_BMSK                                                  0xffff0000
#define HWIO_OEM_CONFIG2_OEM_PRODUCT_ID_SHFT                                                        0x10
#define HWIO_OEM_CONFIG2_OEM_HW_ID_BMSK                                                           0xffff
#define HWIO_OEM_CONFIG2_OEM_HW_ID_SHFT                                                              0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_OEM_CONFIG3_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006028)
#define HWIO_OEM_CONFIG3_RMSK                                                                 0xffffffff
#define HWIO_OEM_CONFIG3_POR                                                                  0x00000000
#define HWIO_OEM_CONFIG3_POR_RMSK                                                             0x00000000
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_PERIPH_VID_BMSK                                                      0xffff0000
#define HWIO_OEM_CONFIG3_PERIPH_VID_SHFT                                                            0x10
#define HWIO_OEM_CONFIG3_PERIPH_PID_BMSK                                                          0xffff
#define HWIO_OEM_CONFIG3_PERIPH_PID_SHFT                                                             0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000602c)
#define HWIO_BOOT_CONFIG_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000602c)
#define HWIO_BOOT_CONFIG_RMSK                                                                      0x3ef
#define HWIO_BOOT_CONFIG_POR                                                                  0x00000000
#define HWIO_BOOT_CONFIG_POR_RMSK                                                             0xfffff000
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_APPS_AARCH64_ENABLE_BMSK                                                  0x200
#define HWIO_BOOT_CONFIG_APPS_AARCH64_ENABLE_SHFT                                                    0x9
#define HWIO_BOOT_CONFIG_APPS_AARCH64_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_BOOT_CONFIG_APPS_AARCH64_ENABLE_ENABLE_FVAL                                             0x1
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                    0x100
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                      0x8
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_DOES_NOT_FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT_FVAL        0x0
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_FORCE_CODE_AUTHENTICATION_FOR_SECURE_BOOT_FVAL            0x1
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                   0xc0
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                    0x6
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_XO_FVAL                                                 0x0
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_ENUM_200_MHZ_FVAL                                       0x1
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_ENUM_400_MHZ_FVAL                                       0x2
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_ENUM_800_MHZ_FVAL                                       0x3
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                    0x20
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                     0x5
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                              0xe
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                              0x1
#define HWIO_BOOT_CONFIG_FAST_BOOT_DEFAULT_FVAL                                                      0x0
#define HWIO_BOOT_CONFIG_FAST_BOOT_SD_SDC2_EMMC_SDC1_FVAL                                            0x1
#define HWIO_BOOT_CONFIG_FAST_BOOT_EMMC_SDC1_FVAL                                                    0x2
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                0x0
#define HWIO_BOOT_CONFIG_WDOG_EN_GPIO_CONTROLLED_FVAL                                                0x0
#define HWIO_BOOT_CONFIG_WDOG_EN_ENABLE_WDOG_FVAL                                                    0x1

#define HWIO_SECURE_BOOTn_ADDR(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006030 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_OFFS(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006030 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                     0x17f
#define HWIO_SECURE_BOOTn_MAXn                                                                         7
#define HWIO_SECURE_BOOTn_POR                                                                 0x00000000
#define HWIO_SECURE_BOOTn_POR_RMSK                                                            0xfffff000
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                            0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                              0x8
#define HWIO_SECURE_BOOTn_FUSE_SRC_QUALCOMM_FVAL                                                     0x0
#define HWIO_SECURE_BOOTn_FUSE_SRC_OEM_FVAL                                                          0x1
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                       0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                        0x6
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_USE_OEM_ID_FVAL                                             0x0
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_USE_SERIAL_NUM_FVAL                                         0x1
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                              0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                               0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                      0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                       0x4
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_ROM_FVAL            0x0
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHA_256_HASH_OF_ROOT_CERTIFICATE_IS_IN_PK_HASH_FVAL        0x1
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                     0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                     0x0

#define HWIO_OVERRIDE_0_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006058)
#define HWIO_OVERRIDE_0_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006058)
#define HWIO_OVERRIDE_0_RMSK                                                                  0x10000003
#define HWIO_OVERRIDE_0_POR                                                                   0x00000000
#define HWIO_OVERRIDE_0_POR_RMSK                                                              0xffffffff
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_TX_DISABLE_BMSK                                                       0x10000000
#define HWIO_OVERRIDE_0_TX_DISABLE_SHFT                                                             0x1c
#define HWIO_OVERRIDE_0_TX_DISABLE_ENABLE_TX_FVAL                                                    0x0
#define HWIO_OVERRIDE_0_TX_DISABLE_DISABLE_TX_FVAL                                                   0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_BMSK                                                     0x2
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_SHFT                                                     0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_ENUM_1_8V_SELECTION_FVAL                                 0x0
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_EN_ENUM_1_2V_SELECTION_FVAL                                 0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_BMSK                                               0x1
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_SHFT                                               0x0
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_DO_NOT_OVERRIDE_FVAL                               0x0
#define HWIO_OVERRIDE_0_SDC_EMMC_MODE1P2_OVERRIDE_OVERRIDE_FVAL                                      0x1

#define HWIO_OVERRIDE_1_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000605c)
#define HWIO_OVERRIDE_1_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000605c)
#define HWIO_OVERRIDE_1_RMSK                                                                  0xffffffff
#define HWIO_OVERRIDE_1_POR                                                                   0x00000000
#define HWIO_OVERRIDE_1_POR_RMSK                                                              0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_OVERRIDE_1_BMSK                                                       0xffffffff
#define HWIO_OVERRIDE_1_OVERRIDE_1_SHFT                                                              0x0

#define HWIO_OVERRIDE_2_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006060)
#define HWIO_OVERRIDE_2_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006060)
#define HWIO_OVERRIDE_2_RMSK                                                                    0x3ffc00
#define HWIO_OVERRIDE_2_POR                                                                   0x00000000
#define HWIO_OVERRIDE_2_POR_RMSK                                                              0xffffffff
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                         0x200000
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                             0x15
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_FUSE_VALUE_FVAL                                   0x0
#define HWIO_OVERRIDE_2_OVRID_DAP_DEVICEEN_DISABLE_QC_FUSE_VALUE_FVAL                                0x1
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                            0x100000
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                0x14
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                             0x80000
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                0x13
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                            0x40000
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                               0x12
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                            0x20000
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                               0x11
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_BMSK                                                0x10000
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_SHFT                                                   0x10
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_FUSE_VALUE_FVAL                                         0x0
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_QC_FUSE_VALUE_FVAL                                      0x1
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_BMSK                                                 0x8000
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_SHFT                                                    0xf
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_FUSE_VALUE_FVAL                                         0x0
#define HWIO_OVERRIDE_2_OVRID_SPARE0_DISABLE_QC_FUSE_VALUE_FVAL                                      0x1
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_BMSK                                          0x4000
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_SHFT                                             0xe
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_FUSE_VALUE_FVAL                                  0x0
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                               0x1
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_BMSK                                              0x2000
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_SHFT                                                 0xd
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_2_OVRID_RPM_DAPEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1
#define HWIO_OVERRIDE_2_OVRID_RPM_WCSS_NIDEN_DISABLE_BMSK                                         0x1000
#define HWIO_OVERRIDE_2_OVRID_RPM_WCSS_NIDEN_DISABLE_SHFT                                            0xc
#define HWIO_OVERRIDE_2_OVRID_RPM_WCSS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                 0x0
#define HWIO_OVERRIDE_2_OVRID_RPM_WCSS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                              0x1
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_BMSK                                               0x800
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_SHFT                                                 0xb
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_BMSK                                              0x400
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_SHFT                                                0xa
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1

#define HWIO_OVERRIDE_3_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006064)
#define HWIO_OVERRIDE_3_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006064)
#define HWIO_OVERRIDE_3_RMSK                                                                        0x1f
#define HWIO_OVERRIDE_3_POR                                                                   0x00000000
#define HWIO_OVERRIDE_3_POR_RMSK                                                              0xffffffff
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                              0x10
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                               0x4
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_FUSE_VALUE_FVAL                                    0x0
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                 0x1
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                0x8
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                0x3
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_FUSE_VALUE_FVAL                                     0x0
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                  0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                              0x4
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                              0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_FUSE_VALUE_FVAL                                   0x0
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                               0x2
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                               0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_FUSE_VALUE_FVAL                                    0x0
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                 0x1
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_BMSK                                                  0x1
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_SHFT                                                  0x0
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_FUSE_VALUE_FVAL                                       0x0
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_NORMAL_MODE_FVAL                                      0x1

#define HWIO_OVERRIDE_4_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006068)
#define HWIO_OVERRIDE_4_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006068)
#define HWIO_OVERRIDE_4_RMSK                                                                         0x3
#define HWIO_OVERRIDE_4_POR                                                                   0x00000000
#define HWIO_OVERRIDE_4_POR_RMSK                                                              0xffffffff
#define HWIO_OVERRIDE_4_IN          \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, HWIO_OVERRIDE_4_RMSK)
#define HWIO_OVERRIDE_4_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, m)
#define HWIO_OVERRIDE_4_OUT(v)      \
        out_dword(HWIO_OVERRIDE_4_ADDR,v)
#define HWIO_OVERRIDE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_4_ADDR,m,v,HWIO_OVERRIDE_4_IN)
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_BMSK                                                 0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_SHFT                                                 0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_BMSK                                                 0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_SHFT                                                 0x0
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_FUSE_VALUE_FVAL                                      0x0
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_QC_FUSE_VALUE_FVAL                                   0x1

#define HWIO_CAPT_SEC_GPIO_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000606c)
#define HWIO_CAPT_SEC_GPIO_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000606c)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                  0x1ffff
#define HWIO_CAPT_SEC_GPIO_POR                                                                0x00000000
#define HWIO_CAPT_SEC_GPIO_POR_RMSK                                                           0xfff00000
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_SDC_EMMC_MODE1P2_EN_BMSK                                              0x10000
#define HWIO_CAPT_SEC_GPIO_SDC_EMMC_MODE1P2_EN_SHFT                                                 0x10
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                               0x8000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                  0xf
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_BMSK                                                  0x7fff
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_SHFT                                                     0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_APP_PROC_CFG_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006070)
#define HWIO_APP_PROC_CFG_RMSK                                                                  0xffffff
#define HWIO_APP_PROC_CFG_POR                                                                 0x00f0000c
#define HWIO_APP_PROC_CFG_POR_RMSK                                                            0xffffffff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_BMSK                                                   0x800000
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_SHFT                                                       0x17
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_BMSK                                                    0x400000
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_SHFT                                                        0x16
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                    0x200000
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                        0x15
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                  0x100000
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                      0x14
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC3_BMSK                                                    0xf0000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC3_SHFT                                                       0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_BMSK                                                     0xf000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_SHFT                                                        0xc
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_BMSK                                                      0xf00
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_SHFT                                                        0x8
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_BMSK                                                       0xf0
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_SHFT                                                        0x4
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                        0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                        0x3
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                      0x4
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                      0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                     0x2
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                     0x1
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_BMSK                                                         0x1
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_SHFT                                                         0x0
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_NORMAL_FVAL                                                  0x0
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_DISABLE_FVAL                                                 0x1

#define HWIO_MSS_PROC_CFG_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006074)
#define HWIO_MSS_PROC_CFG_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006074)
#define HWIO_MSS_PROC_CFG_RMSK                                                                       0x1
#define HWIO_MSS_PROC_CFG_POR                                                                 0x00000001
#define HWIO_MSS_PROC_CFG_POR_RMSK                                                            0xffffffff
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, HWIO_MSS_PROC_CFG_RMSK)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_BMSK                                                         0x1
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_SHFT                                                         0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078)
#define HWIO_QFPROM_CLK_CTL_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006078)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                     0x1
#define HWIO_QFPROM_CLK_CTL_POR                                                               0x00000000
#define HWIO_QFPROM_CLK_CTL_POR_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                            0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                            0x0
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_CLK_ENABLED_FVAL                                                0x0
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_CLK_DISABLED_FVAL                                               0x1

#define HWIO_JTAG_ID_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000607c)
#define HWIO_JTAG_ID_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000607c)
#define HWIO_JTAG_ID_RMSK                                                                     0xffffffff
#define HWIO_JTAG_ID_POR                                                                      0x00000000
#define HWIO_JTAG_ID_POR_RMSK                                                                 0x00000000
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                             0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                    0x0

#define HWIO_OEM_ID_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006080)
#define HWIO_OEM_ID_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006080)
#define HWIO_OEM_ID_RMSK                                                                      0xffffffff
#define HWIO_OEM_ID_POR                                                                       0x00000000
#define HWIO_OEM_ID_POR_RMSK                                                                  0x00000000
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                               0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                     0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                           0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                              0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006084)
#define HWIO_TEST_BUS_SEL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006084)
#define HWIO_TEST_BUS_SEL_RMSK                                                                       0x7
#define HWIO_TEST_BUS_SEL_POR                                                                 0x00000000
#define HWIO_TEST_BUS_SEL_POR_RMSK                                                            0xffffffff
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                               0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                               0x2
#define HWIO_TEST_BUS_SEL_TEST_EN_DEBUG_DISABLED_FVAL                                                0x0
#define HWIO_TEST_BUS_SEL_TEST_EN_DEBUG_ENABLED_FVAL                                                 0x1
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                           0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                           0x0
#define HWIO_TEST_BUS_SEL_TEST_SELECT_FUSE_SENSE_FVAL                                                0x0
#define HWIO_TEST_BUS_SEL_TEST_SELECT_QFPROM_ARBITER_FVAL                                            0x1
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SW_FVAL                                                        0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_ACC_FVAL                                                       0x3

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006088)
#define HWIO_SPDM_DYN_SECURE_MODE_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006088)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                               0x1
#define HWIO_SPDM_DYN_SECURE_MODE_POR                                                         0x00000000
#define HWIO_SPDM_DYN_SECURE_MODE_POR_RMSK                                                    0xffffffff
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                   0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                   0x0
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_DISABLE_FVAL                                           0x0
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_ENABLE_FVAL                                            0x1

/*----------------------------------------------------------------------------
 * MODULE: TLMM_CSR
 *--------------------------------------------------------------------------*/

#define TLMM_CSR_REG_BASE                                                                   (TLMM_BASE      + 0x00000000)
#define TLMM_CSR_REG_BASE_OFFS                                                              0x00000000

#define HWIO_TLMM_GPIO_CFGn_ADDR(n)                                                         (TLMM_CSR_REG_BASE      + 0x00000000 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_CFGn_OFFS(n)                                                         (TLMM_CSR_REG_BASE_OFFS + 0x00000000 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_CFGn_RMSK                                                                 0x7ff
#define HWIO_TLMM_GPIO_CFGn_MAXn                                                                   121
#define HWIO_TLMM_GPIO_CFGn_POR                                                             0x00000001
#define HWIO_TLMM_GPIO_CFGn_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), HWIO_TLMM_GPIO_CFGn_RMSK)
#define HWIO_TLMM_GPIO_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_CFGn_INI(n))
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_BMSK                                                   0x400
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_SHFT                                                     0xa
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_BMSK                                                         0x200
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_SHFT                                                           0x9
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_BMSK                                                    0x1c0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_SHFT                                                      0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_2_MA_FVAL                                             0x0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_4_MA_FVAL                                             0x1
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_6_MA_FVAL                                             0x2
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_8_MA_FVAL                                             0x3
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_10_MA_FVAL                                            0x4
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_12_MA_FVAL                                            0x5
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_14_MA_FVAL                                            0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_16_MA_FVAL                                            0x7
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_BMSK                                                         0x3c
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_SHFT                                                          0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_BMSK                                                         0x3
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_SHFT                                                         0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_NO_PULL_FVAL                                                 0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_DOWN_FVAL                                               0x1
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_KEEPER_FVAL                                                  0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_UP_FVAL                                                 0x3

#define HWIO_TLMM_GPIO_IN_OUTn_ADDR(n)                                                      (TLMM_CSR_REG_BASE      + 0x00000004 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_OFFS(n)                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00000004 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_RMSK                                                                0x3
#define HWIO_TLMM_GPIO_IN_OUTn_MAXn                                                                121
#define HWIO_TLMM_GPIO_IN_OUTn_POR                                                          0x00000000
#define HWIO_TLMM_GPIO_IN_OUTn_POR_RMSK                                                     0xffffffff
#define HWIO_TLMM_GPIO_IN_OUTn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), HWIO_TLMM_GPIO_IN_OUTn_RMSK)
#define HWIO_TLMM_GPIO_IN_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_IN_OUTn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),val)
#define HWIO_TLMM_GPIO_IN_OUTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),mask,val,HWIO_TLMM_GPIO_IN_OUTn_INI(n))
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_BMSK                                                       0x2
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_SHFT                                                       0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_BMSK                                                        0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_SHFT                                                        0x0

#define HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n)                                                    (TLMM_CSR_REG_BASE      + 0x00000008 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_OFFS(n)                                                    (TLMM_CSR_REG_BASE_OFFS + 0x00000008 + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_RMSK                                                            0x1ff
#define HWIO_TLMM_GPIO_INTR_CFGn_MAXn                                                              121
#define HWIO_TLMM_GPIO_INTR_CFGn_POR                                                        0x000000e2
#define HWIO_TLMM_GPIO_INTR_CFGn_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_INTR_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), HWIO_TLMM_GPIO_INTR_CFGn_RMSK)
#define HWIO_TLMM_GPIO_INTR_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_CFGn_INI(n))
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_BMSK                                                0x100
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_SHFT                                                  0x8
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_BMSK                                                 0xe0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SHFT                                                  0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_WCSS_FVAL                                             0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SENSORS_FVAL                                          0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_LPA_DSP_FVAL                                          0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_RPM_FVAL                                              0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_APSS_FVAL                                             0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_MSS_FVAL                                              0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_TZ_FVAL                                               0x6
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_NONE_FVAL                                             0x7
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_BMSK                                          0x10
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_SHFT                                           0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_DISABLE_FVAL                                   0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_ENABLE_FVAL                                    0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_BMSK                                                0xc
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_SHFT                                                0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_LEVEL_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_POS_EDGE_FVAL                                       0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_NEG_EDGE_FVAL                                       0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_DUAL_EDGE_FVAL                                      0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_BMSK                                                 0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_SHFT                                                 0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_0_FVAL                                      0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_1_FVAL                                      0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_SHFT                                                  0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n)                                                 (TLMM_CSR_REG_BASE      + 0x0000000c + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_OFFS(n)                                                 (TLMM_CSR_REG_BASE_OFFS + 0x0000000c + 0x1000 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_RMSK                                                           0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_MAXn                                                           121
#define HWIO_TLMM_GPIO_INTR_STATUSn_POR                                                     0x00000000
#define HWIO_TLMM_GPIO_INTR_STATUSn_POR_RMSK                                                0xffffffff
#define HWIO_TLMM_GPIO_INTR_STATUSn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), HWIO_TLMM_GPIO_INTR_STATUSn_RMSK)
#define HWIO_TLMM_GPIO_INTR_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), mask)
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_STATUSn_INI(n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_BMSK                                               0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_SHFT                                               0x0

#define HWIO_TLMM_CLK_GATE_EN_ADDR                                                          (TLMM_CSR_REG_BASE      + 0x00100000)
#define HWIO_TLMM_CLK_GATE_EN_OFFS                                                          (TLMM_CSR_REG_BASE_OFFS + 0x00100000)
#define HWIO_TLMM_CLK_GATE_EN_RMSK                                                                 0x7
#define HWIO_TLMM_CLK_GATE_EN_POR                                                           0x00000000
#define HWIO_TLMM_CLK_GATE_EN_POR_RMSK                                                      0xffffffff
#define HWIO_TLMM_CLK_GATE_EN_IN          \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, HWIO_TLMM_CLK_GATE_EN_RMSK)
#define HWIO_TLMM_CLK_GATE_EN_INM(m)      \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, m)
#define HWIO_TLMM_CLK_GATE_EN_OUT(v)      \
        out_dword(HWIO_TLMM_CLK_GATE_EN_ADDR,v)
#define HWIO_TLMM_CLK_GATE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_CLK_GATE_EN_ADDR,m,v,HWIO_TLMM_CLK_GATE_EN_IN)
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_BMSK                                                     0x4
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_SHFT                                                     0x2
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_DISABLE_FVAL                                             0x0
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_ENABLE_FVAL                                              0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_BMSK                                                 0x2
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_SHFT                                                 0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_BMSK                                                    0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_SHFT                                                    0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_DISABLE_FVAL                                            0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_ENABLE_FVAL                                             0x1

#define HWIO_TLMM_IE_CTRL_DISABLE_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x00100004)
#define HWIO_TLMM_IE_CTRL_DISABLE_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00100004)
#define HWIO_TLMM_IE_CTRL_DISABLE_RMSK                                                             0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_POR                                                       0x00000001
#define HWIO_TLMM_IE_CTRL_DISABLE_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_IE_CTRL_DISABLE_IN          \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, HWIO_TLMM_IE_CTRL_DISABLE_RMSK)
#define HWIO_TLMM_IE_CTRL_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, m)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUT(v)      \
        out_dword(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,v)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,m,v,HWIO_TLMM_IE_CTRL_DISABLE_IN)
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_BMSK                                             0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_SHFT                                             0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_ENABLE_FVAL                                      0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_DISABLE_FVAL                                     0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x00100008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x00100008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK                                                  0xffffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_POR                                                   0x00000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_POR_RMSK                                              0xffffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_115_BMSK                                         0x80000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_115_SHFT                                               0x1f
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_115_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_115_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_114_BMSK                                         0x40000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_114_SHFT                                               0x1e
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_114_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_114_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_113_BMSK                                         0x20000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_113_SHFT                                               0x1d
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_113_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_113_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_112_BMSK                                         0x10000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_112_SHFT                                               0x1c
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_112_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_112_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_111_BMSK                                          0x8000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_111_SHFT                                               0x1b
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_111_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_111_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_110_BMSK                                          0x4000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_110_SHFT                                               0x1a
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_110_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_110_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_109_BMSK                                          0x2000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_109_SHFT                                               0x19
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_109_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_109_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_108_BMSK                                          0x1000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_108_SHFT                                               0x18
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_108_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_108_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_107_BMSK                                           0x800000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_107_SHFT                                               0x17
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_107_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_107_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_98_BMSK                                            0x400000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_98_SHFT                                                0x16
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_98_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_98_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_97_BMSK                                            0x200000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_97_SHFT                                                0x15
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_97_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_97_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_69_BMSK                                            0x100000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_69_SHFT                                                0x14
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_69_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_69_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_BMSK                                             0x80000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_SHFT                                                0x13
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_BMSK                                             0x40000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_SHFT                                                0x12
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_52_BMSK                                             0x20000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_52_SHFT                                                0x11
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_52_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_52_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_BMSK                                             0x10000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_SHFT                                                0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_51_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_BMSK                                              0x8000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_SHFT                                                 0xf
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_49_BMSK                                              0x4000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_49_SHFT                                                 0xe
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_49_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_49_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_38_BMSK                                              0x2000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_38_SHFT                                                 0xd
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_38_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_38_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_BMSK                                              0x1000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_SHFT                                                 0xc
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_36_BMSK                                               0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_36_SHFT                                                 0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_36_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_36_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_BMSK                                               0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_SHFT                                                 0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_BMSK                                               0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_SHFT                                                 0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_31_BMSK                                               0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_31_SHFT                                                 0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_31_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_31_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_BMSK                                                0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_SHFT                                                 0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_BMSK                                                0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_SHFT                                                 0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_25_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_BMSK                                                0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_SHFT                                                 0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_21_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_BMSK                                                0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_SHFT                                                 0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_BMSK                                                 0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_SHFT                                                 0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_13_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_BMSK                                                 0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_SHFT                                                 0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_12_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_BMSK                                                  0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_SHFT                                                  0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_BMSK                                                  0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_SHFT                                                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_ENABLE_FVAL                                           0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x0010000c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x0010000c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK                                                      0x1fff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_POR                                                   0x00000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_POR_RMSK                                              0xffffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_BMSK                                              0x1000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_SHFT                                                 0xc
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_68_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_BMSK                                               0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_SHFT                                                 0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_66_ENABLE_FVAL                                          0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_BMSK                                           0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_SHFT                                             0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_BMSK                                           0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_SHFT                                             0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_BMSK                                           0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_SHFT                                             0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_BMSK                                            0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_SHFT                                             0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_BMSK                                                 0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_SHFT                                                  0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_121_BMSK                                               0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_121_SHFT                                                0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_121_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_121_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_120_BMSK                                               0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_120_SHFT                                                0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_120_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_120_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_9_BMSK                                                  0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_9_SHFT                                                  0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_9_DISABLE_FVAL                                          0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_9_ENABLE_FVAL                                           0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_118_BMSK                                                0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_118_SHFT                                                0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_118_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_118_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_117_BMSK                                                0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_117_SHFT                                                0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_117_DISABLE_FVAL                                        0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_117_ENABLE_FVAL                                         0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_11_BMSK                                                 0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_11_SHFT                                                 0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_11_DISABLE_FVAL                                         0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_11_ENABLE_FVAL                                          0x1

#define HWIO_TLMM_INT_JTAG_CTL_ADDR                                                         (TLMM_CSR_REG_BASE      + 0x00110000)
#define HWIO_TLMM_INT_JTAG_CTL_OFFS                                                         (TLMM_CSR_REG_BASE_OFFS + 0x00110000)
#define HWIO_TLMM_INT_JTAG_CTL_RMSK                                                                0xf
#define HWIO_TLMM_INT_JTAG_CTL_POR                                                          0x00000007
#define HWIO_TLMM_INT_JTAG_CTL_POR_RMSK                                                     0xffffffff
#define HWIO_TLMM_INT_JTAG_CTL_IN          \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, HWIO_TLMM_INT_JTAG_CTL_RMSK)
#define HWIO_TLMM_INT_JTAG_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, m)
#define HWIO_TLMM_INT_JTAG_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_INT_JTAG_CTL_ADDR,v)
#define HWIO_TLMM_INT_JTAG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_INT_JTAG_CTL_ADDR,m,v,HWIO_TLMM_INT_JTAG_CTL_IN)
#define HWIO_TLMM_INT_JTAG_CTL_APSS_TAP_ENA_BMSK                                                   0x8
#define HWIO_TLMM_INT_JTAG_CTL_APSS_TAP_ENA_SHFT                                                   0x3
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_BMSK                                                   0x4
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_SHFT                                                   0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_BMSK                                                    0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_SHFT                                                    0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_BMSK                                                    0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_SHFT                                                    0x0

#define HWIO_TLMM_ETM_MODE_ADDR                                                             (TLMM_CSR_REG_BASE      + 0x00110004)
#define HWIO_TLMM_ETM_MODE_OFFS                                                             (TLMM_CSR_REG_BASE_OFFS + 0x00110004)
#define HWIO_TLMM_ETM_MODE_RMSK                                                                    0x3
#define HWIO_TLMM_ETM_MODE_POR                                                              0x00000000
#define HWIO_TLMM_ETM_MODE_POR_RMSK                                                         0xffffffff
#define HWIO_TLMM_ETM_MODE_IN          \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, HWIO_TLMM_ETM_MODE_RMSK)
#define HWIO_TLMM_ETM_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, m)
#define HWIO_TLMM_ETM_MODE_OUT(v)      \
        out_dword(HWIO_TLMM_ETM_MODE_ADDR,v)
#define HWIO_TLMM_ETM_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_ETM_MODE_ADDR,m,v,HWIO_TLMM_ETM_MODE_IN)
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_BMSK                                                    0x3
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_SHFT                                                    0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_MODE0_FVAL                                              0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_MODE1_FVAL                                              0x1
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_MODE2_FVAL                                              0x2
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_MODE3_FVAL                                              0x3

#define HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x00110008)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x00110008)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK                                                             0x3
#define HWIO_TLMM_DBG_BUS_OUT_SEL_POR                                                       0x00000000
#define HWIO_TLMM_DBG_BUS_OUT_SEL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_DBG_BUS_OUT_SEL_IN          \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_INM(m)      \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, m)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUT(v)      \
        out_dword(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,v)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,m,v,HWIO_TLMM_DBG_BUS_OUT_SEL_IN)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_BMSK                                                    0x3
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_SHFT                                                    0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_A_FVAL                                             0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_B_FVAL                                             0x1
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_C_FVAL                                             0x2
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_D_FVAL                                             0x3

#define HWIO_TLMM_CHIP_MODE_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0011000c)
#define HWIO_TLMM_CHIP_MODE_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0011000c)
#define HWIO_TLMM_CHIP_MODE_RMSK                                                                   0x3
#define HWIO_TLMM_CHIP_MODE_POR                                                             0x00000000
#define HWIO_TLMM_CHIP_MODE_POR_RMSK                                                        0xfffffff0
#define HWIO_TLMM_CHIP_MODE_IN          \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, HWIO_TLMM_CHIP_MODE_RMSK)
#define HWIO_TLMM_CHIP_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, m)
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_BMSK                                                         0x2
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_SHFT                                                         0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_BMSK                                                         0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_SHFT                                                         0x0

#define HWIO_TLMM_SPARE_ADDR                                                                (TLMM_CSR_REG_BASE      + 0x0010e000)
#define HWIO_TLMM_SPARE_OFFS                                                                (TLMM_CSR_REG_BASE_OFFS + 0x0010e000)
#define HWIO_TLMM_SPARE_RMSK                                                                0xffffffff
#define HWIO_TLMM_SPARE_POR                                                                 0x00000000
#define HWIO_TLMM_SPARE_POR_RMSK                                                            0xffffffff
#define HWIO_TLMM_SPARE_IN          \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, HWIO_TLMM_SPARE_RMSK)
#define HWIO_TLMM_SPARE_INM(m)      \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, m)
#define HWIO_TLMM_SPARE_OUT(v)      \
        out_dword(HWIO_TLMM_SPARE_ADDR,v)
#define HWIO_TLMM_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SPARE_ADDR,m,v,HWIO_TLMM_SPARE_IN)
#define HWIO_TLMM_SPARE_SPARE_BMSK                                                          0xffffff00
#define HWIO_TLMM_SPARE_SPARE_SHFT                                                                 0x8
#define HWIO_TLMM_SPARE_MISC_BMSK                                                                 0xff
#define HWIO_TLMM_SPARE_MISC_SHFT                                                                  0x0

#define HWIO_SPARE1_ADDR                                                                    (TLMM_CSR_REG_BASE      + 0x0011001c)
#define HWIO_SPARE1_OFFS                                                                    (TLMM_CSR_REG_BASE_OFFS + 0x0011001c)
#define HWIO_SPARE1_RMSK                                                                    0xffffffff
#define HWIO_SPARE1_POR                                                                     0x00000000
#define HWIO_SPARE1_POR_RMSK                                                                0xffffffff
#define HWIO_SPARE1_IN          \
        in_dword_masked(HWIO_SPARE1_ADDR, HWIO_SPARE1_RMSK)
#define HWIO_SPARE1_INM(m)      \
        in_dword_masked(HWIO_SPARE1_ADDR, m)
#define HWIO_SPARE1_OUT(v)      \
        out_dword(HWIO_SPARE1_ADDR,v)
#define HWIO_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE1_ADDR,m,v,HWIO_SPARE1_IN)
#define HWIO_SPARE1_MISC1_BMSK                                                              0xffffffff
#define HWIO_SPARE1_MISC1_SHFT                                                                     0x0

#define HWIO_SPARE2_ADDR                                                                    (TLMM_CSR_REG_BASE      + 0x00110020)
#define HWIO_SPARE2_OFFS                                                                    (TLMM_CSR_REG_BASE_OFFS + 0x00110020)
#define HWIO_SPARE2_RMSK                                                                    0xffffffff
#define HWIO_SPARE2_POR                                                                     0x00000000
#define HWIO_SPARE2_POR_RMSK                                                                0xffffffff
#define HWIO_SPARE2_IN          \
        in_dword_masked(HWIO_SPARE2_ADDR, HWIO_SPARE2_RMSK)
#define HWIO_SPARE2_INM(m)      \
        in_dword_masked(HWIO_SPARE2_ADDR, m)
#define HWIO_SPARE2_OUT(v)      \
        out_dword(HWIO_SPARE2_ADDR,v)
#define HWIO_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE2_ADDR,m,v,HWIO_SPARE2_IN)
#define HWIO_SPARE2_MISC2_BMSK                                                              0xffffffff
#define HWIO_SPARE2_MISC2_SHFT                                                                     0x0

#define HWIO_TLMM_HW_REVISION_NUMBER_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x00110010)
#define HWIO_TLMM_HW_REVISION_NUMBER_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x00110010)
#define HWIO_TLMM_HW_REVISION_NUMBER_RMSK                                                   0xffffffff
#define HWIO_TLMM_HW_REVISION_NUMBER_POR                                                    0x00000000
#define HWIO_TLMM_HW_REVISION_NUMBER_POR_RMSK                                               0x00000000
#define HWIO_TLMM_HW_REVISION_NUMBER_IN          \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, HWIO_TLMM_HW_REVISION_NUMBER_RMSK)
#define HWIO_TLMM_HW_REVISION_NUMBER_INM(m)      \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, m)
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_BMSK                                        0xf0000000
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_SHFT                                              0x1c
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_FIRST_TAPE_OUT_FVAL                                0x0
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_BMSK                                            0xffff000
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_SHFT                                                  0xc
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_BMSK                                        0xffe
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_SHFT                                          0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_BMSK                                                0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_SHFT                                                0x0

#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR                                                (TLMM_CSR_REG_BASE      + 0x00110014)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OFFS                                                (TLMM_CSR_REG_BASE_OFFS + 0x00110014)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_RMSK                                                       0x1
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_POR                                                 0x00000000
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_POR_RMSK                                            0xffffffff
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_IN          \
        in_dword_masked(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR, HWIO_TLMM_PERIPH_CHAR_TEST_MODE_RMSK)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR, m)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OUT(v)      \
        out_dword(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR,v)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PERIPH_CHAR_TEST_MODE_ADDR,m,v,HWIO_TLMM_PERIPH_CHAR_TEST_MODE_IN)
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_BMSK                                        0x1
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_SHFT                                        0x0
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_DISABLE_FVAL                                0x0
#define HWIO_TLMM_PERIPH_CHAR_TEST_MODE_CHAR_TEST_MODE_ENABLE_FVAL                                 0x1

#define HWIO_TLMM_PBL_DEBUG_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00110018)
#define HWIO_TLMM_PBL_DEBUG_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00110018)
#define HWIO_TLMM_PBL_DEBUG_RMSK                                                                   0x1
#define HWIO_TLMM_PBL_DEBUG_POR                                                             0x00000000
#define HWIO_TLMM_PBL_DEBUG_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_PBL_DEBUG_IN          \
        in_dword_masked(HWIO_TLMM_PBL_DEBUG_ADDR, HWIO_TLMM_PBL_DEBUG_RMSK)
#define HWIO_TLMM_PBL_DEBUG_INM(m)      \
        in_dword_masked(HWIO_TLMM_PBL_DEBUG_ADDR, m)
#define HWIO_TLMM_PBL_DEBUG_OUT(v)      \
        out_dword(HWIO_TLMM_PBL_DEBUG_ADDR,v)
#define HWIO_TLMM_PBL_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PBL_DEBUG_ADDR,m,v,HWIO_TLMM_PBL_DEBUG_IN)
#define HWIO_TLMM_PBL_DEBUG_PBL_DEBUG_BMSK                                                         0x1
#define HWIO_TLMM_PBL_DEBUG_PBL_DEBUG_SHFT                                                         0x0

#define HWIO_TLMM_RFFE_CTL_ADDR                                                             (TLMM_CSR_REG_BASE      + 0x00108000)
#define HWIO_TLMM_RFFE_CTL_OFFS                                                             (TLMM_CSR_REG_BASE_OFFS + 0x00108000)
#define HWIO_TLMM_RFFE_CTL_RMSK                                                             0x3fffffff
#define HWIO_TLMM_RFFE_CTL_POR                                                              0x00000000
#define HWIO_TLMM_RFFE_CTL_POR_RMSK                                                         0xffffffff
#define HWIO_TLMM_RFFE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, HWIO_TLMM_RFFE_CTL_RMSK)
#define HWIO_TLMM_RFFE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, m)
#define HWIO_TLMM_RFFE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RFFE_CTL_ADDR,v)
#define HWIO_TLMM_RFFE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RFFE_CTL_ADDR,m,v,HWIO_TLMM_RFFE_CTL_IN)
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SEN_EN_BMSK                                           0x20000000
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SEN_EN_SHFT                                                 0x1d
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SR_CTL_EN_BMSK                                        0x18000000
#define HWIO_TLMM_RFFE_CTL_RFFE5_DATA_SR_CTL_EN_SHFT                                              0x1b
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SEN_EN_BMSK                                             0x4000000
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SEN_EN_SHFT                                                  0x1a
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SR_CTL_EN_BMSK                                          0x3000000
#define HWIO_TLMM_RFFE_CTL_RFFE5_CLK_SR_CTL_EN_SHFT                                               0x18
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SEN_EN_BMSK                                             0x800000
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SEN_EN_SHFT                                                 0x17
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SR_CTL_EN_BMSK                                          0x600000
#define HWIO_TLMM_RFFE_CTL_RFFE4_DATA_SR_CTL_EN_SHFT                                              0x15
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SEN_EN_BMSK                                              0x100000
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SEN_EN_SHFT                                                  0x14
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SR_CTL_EN_BMSK                                            0xc0000
#define HWIO_TLMM_RFFE_CTL_RFFE4_CLK_SR_CTL_EN_SHFT                                               0x12
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SEN_EN_BMSK                                              0x20000
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SEN_EN_SHFT                                                 0x11
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SR_CTL_EN_BMSK                                           0x18000
#define HWIO_TLMM_RFFE_CTL_RFFE3_DATA_SR_CTL_EN_SHFT                                               0xf
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SEN_EN_BMSK                                                0x4000
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SEN_EN_SHFT                                                   0xe
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SR_CTL_EN_BMSK                                             0x3000
#define HWIO_TLMM_RFFE_CTL_RFFE3_CLK_SR_CTL_EN_SHFT                                                0xc
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SEN_EN_BMSK                                                0x800
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SEN_EN_SHFT                                                  0xb
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_BMSK                                             0x600
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_SHFT                                               0x9
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SEN_EN_BMSK                                                 0x100
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SEN_EN_SHFT                                                   0x8
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_BMSK                                               0xc0
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_SHFT                                                0x6
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SEN_EN_BMSK                                                 0x20
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SEN_EN_SHFT                                                  0x5
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_BMSK                                              0x18
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_SHFT                                               0x3
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SEN_EN_BMSK                                                   0x4
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SEN_EN_SHFT                                                   0x2
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_BMSK                                                0x3
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_SHFT                                                0x0

#define HWIO_TLMM_RESOUT_HDRV_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0010d000)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0010d000)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RMSK                                                             0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_POR                                                       0x00000001
#define HWIO_TLMM_RESOUT_HDRV_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_RESOUT_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, HWIO_TLMM_RESOUT_HDRV_CTL_RMSK)
#define HWIO_TLMM_RESOUT_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,m,v,HWIO_TLMM_RESOUT_HDRV_CTL_IN)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_BMSK                                               0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_SHFT                                               0x0

#define HWIO_TLMM_JTAG_HDRV_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x0010c000)
#define HWIO_TLMM_JTAG_HDRV_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x0010c000)
#define HWIO_TLMM_JTAG_HDRV_CTL_RMSK                                                             0x3ff
#define HWIO_TLMM_JTAG_HDRV_CTL_POR                                                         0x000003db
#define HWIO_TLMM_JTAG_HDRV_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_JTAG_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, HWIO_TLMM_JTAG_HDRV_CTL_RMSK)
#define HWIO_TLMM_JTAG_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,m,v,HWIO_TLMM_JTAG_HDRV_CTL_IN)
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_BMSK                                                    0x300
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_SHFT                                                      0x8
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_BMSK                                                     0xc0
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_SHFT                                                      0x6
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_BMSK                                                     0x38
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_SHFT                                                      0x3
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_BMSK                                                      0x7
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_SHFT                                                      0x0

#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x0010b000)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x0010b000)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK                                                     0x3fffff
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_POR                                                    0x003c5800
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_POR_RMSK                                               0xffffffff
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SR_CTL_EN_BMSK                            0x300000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SR_CTL_EN_SHFT                                0x14
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SR_CTL_EN_BMSK                              0xc0000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SR_CTL_EN_SHFT                                 0x12
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_BMSK                                0x20000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_SHFT                                   0x11
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_BMSK                                 0x10000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_SHFT                                    0x10
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_BMSK                                   0xc000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_SHFT                                      0xe
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_BMSK                                    0x3000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_SHFT                                       0xc
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_BMSK                                            0xe00
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_SHFT                                              0x9
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_BMSK                                            0x1c0
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_SHFT                                              0x6
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_BMSK                                     0x38
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_SHFT                                      0x3
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_BMSK                                       0x7
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_SHFT                                       0x0

#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x0010a000)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK                                                       0x7fff
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_POR                                                    0x00000bdb
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_POR_RMSK                                               0xffffffff
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_BMSK                                         0x6000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_SHFT                                            0xd
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_BMSK                                         0x1800
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_SHFT                                            0xb
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_BMSK                                         0x600
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_SHFT                                           0x9
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_BMSK                                          0x1c0
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_SHFT                                            0x6
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_BMSK                                           0x38
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_SHFT                                            0x3
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_BMSK                                           0x7
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_SHFT                                           0x0

#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR                                                   (TLMM_CSR_REG_BASE      + 0x00109000)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OFFS                                                   (TLMM_CSR_REG_BASE_OFFS + 0x00109000)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK                                                       0xffff
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_POR                                                    0x00000bdb
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_POR_RMSK                                               0xffffffff
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_BMSK                                         0xc000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_SHFT                                            0xe
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_BMSK                                          0x2000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_SHFT                                             0xd
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_DISABLE_FVAL                                     0x0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_ENABLE_FVAL                                      0x1
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_BMSK                                         0x1800
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_SHFT                                            0xb
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_BMSK                                         0x600
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_SHFT                                           0x9
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_BMSK                                          0x1c0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_SHFT                                            0x6
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_BMSK                                           0x38
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_SHFT                                            0x3
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_BMSK                                           0x7
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_SHFT                                           0x0

#define HWIO_TLMM_MODE_PULL_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x00107000)
#define HWIO_TLMM_MODE_PULL_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x00107000)
#define HWIO_TLMM_MODE_PULL_CTL_RMSK                                                               0xf
#define HWIO_TLMM_MODE_PULL_CTL_POR                                                         0x00000005
#define HWIO_TLMM_MODE_PULL_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_MODE_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, HWIO_TLMM_MODE_PULL_CTL_RMSK)
#define HWIO_TLMM_MODE_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, m)
#define HWIO_TLMM_MODE_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_MODE_PULL_CTL_ADDR,v)
#define HWIO_TLMM_MODE_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MODE_PULL_CTL_ADDR,m,v,HWIO_TLMM_MODE_PULL_CTL_IN)
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_BMSK                                                   0xc
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_SHFT                                                   0x2
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_BMSK                                                   0x3
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_SHFT                                                   0x0

#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR                                        (TLMM_CSR_REG_BASE      + 0x0019c000)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x0019c000)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_RMSK                                        0xffffffff
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_POR                                         0x00000000
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_POR_RMSK                                    0xffffffff
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR, HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_RMSK)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_ADDR,m,v,HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_IN)
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_QDSD_HDRV_PULL_DEBUG_GPIO_REG_BMSK          0xffffffff
#define HWIO_TLMM_QDSD_HDRV_PULL_DEBUG_GPIO_CTL_QDSD_HDRV_PULL_DEBUG_GPIO_REG_SHFT                 0x0

#define HWIO_TLMM_QDSD_BOOT_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x0019d000)
#define HWIO_TLMM_QDSD_BOOT_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x0019d000)
#define HWIO_TLMM_QDSD_BOOT_CTL_RMSK                                                            0xffff
#define HWIO_TLMM_QDSD_BOOT_CTL_POR                                                         0x00000000
#define HWIO_TLMM_QDSD_BOOT_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_QDSD_BOOT_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_BOOT_CTL_ADDR, HWIO_TLMM_QDSD_BOOT_CTL_RMSK)
#define HWIO_TLMM_QDSD_BOOT_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_BOOT_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_BOOT_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_BOOT_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_BOOT_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_BOOT_CTL_ADDR,m,v,HWIO_TLMM_QDSD_BOOT_CTL_IN)
#define HWIO_TLMM_QDSD_BOOT_CTL_QDSD_BOOT_REG_BMSK                                              0xffff
#define HWIO_TLMM_QDSD_BOOT_CTL_QDSD_BOOT_REG_SHFT                                                 0x0

#define HWIO_TLMM_QDSD_CONFIG_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0019e000)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0019e000)
#define HWIO_TLMM_QDSD_CONFIG_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_CONFIG_CTL_POR                                                       0x00000000
#define HWIO_TLMM_QDSD_CONFIG_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_QDSD_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR, HWIO_TLMM_QDSD_CONFIG_CTL_RMSK)
#define HWIO_TLMM_QDSD_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_CONFIG_CTL_ADDR,m,v,HWIO_TLMM_QDSD_CONFIG_CTL_IN)
#define HWIO_TLMM_QDSD_CONFIG_CTL_QDSD_CONFIG_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_CONFIG_CTL_QDSD_CONFIG_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_STATUS_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0019f000)
#define HWIO_TLMM_QDSD_STATUS_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0019f000)
#define HWIO_TLMM_QDSD_STATUS_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_STATUS_CTL_POR                                                       0x13000081
#define HWIO_TLMM_QDSD_STATUS_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_QDSD_STATUS_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_STATUS_CTL_ADDR, HWIO_TLMM_QDSD_STATUS_CTL_RMSK)
#define HWIO_TLMM_QDSD_STATUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_STATUS_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_STATUS_CTL_QDSD_STATUS_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_STATUS_CTL_QDSD_STATUS_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR                                             (TLMM_CSR_REG_BASE      + 0x001a0000)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_OFFS                                             (TLMM_CSR_REG_BASE_OFFS + 0x001a0000)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_RMSK                                             0x3fffffff
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_POR                                              0x16b5ad6f
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_POR_RMSK                                         0xffffffff
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR, HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_QDSD_DEBUG_HDRV_PULL_REG_BMSK                    0x3fffffff
#define HWIO_TLMM_QDSD_DEBUG_HDRV_PULL_CTL_QDSD_DEBUG_HDRV_PULL_REG_SHFT                           0x0

#define HWIO_TLMM_QDSD_GPIO_CTL_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x001a1000)
#define HWIO_TLMM_QDSD_GPIO_CTL_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x001a1000)
#define HWIO_TLMM_QDSD_GPIO_CTL_RMSK                                                            0xffff
#define HWIO_TLMM_QDSD_GPIO_CTL_POR                                                         0x00000000
#define HWIO_TLMM_QDSD_GPIO_CTL_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_QDSD_GPIO_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_GPIO_CTL_ADDR, HWIO_TLMM_QDSD_GPIO_CTL_RMSK)
#define HWIO_TLMM_QDSD_GPIO_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_GPIO_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_GPIO_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_GPIO_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_GPIO_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_GPIO_CTL_ADDR,m,v,HWIO_TLMM_QDSD_GPIO_CTL_IN)
#define HWIO_TLMM_QDSD_GPIO_CTL_QDSD_GPIO_REG_BMSK                                              0xffff
#define HWIO_TLMM_QDSD_GPIO_CTL_QDSD_GPIO_REG_SHFT                                                 0x0

#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR                                                 (TLMM_CSR_REG_BASE      + 0x001a2000)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OFFS                                                 (TLMM_CSR_REG_BASE_OFFS + 0x001a2000)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_RMSK                                                     0xffff
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_POR                                                  0x00000000
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_POR_RMSK                                             0xffffffff
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR, HWIO_TLMM_QDSD_INTR_ENABLE_CTL_RMSK)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_INTR_ENABLE_CTL_ADDR,m,v,HWIO_TLMM_QDSD_INTR_ENABLE_CTL_IN)
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_QDSD_INTR_ENABLE_REG_BMSK                                0xffff
#define HWIO_TLMM_QDSD_INTR_ENABLE_CTL_QDSD_INTR_ENABLE_REG_SHFT                                   0x0

#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR                                                  (TLMM_CSR_REG_BASE      + 0x001a3000)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OFFS                                                  (TLMM_CSR_REG_BASE_OFFS + 0x001a3000)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_RMSK                                                      0xffff
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_POR                                                   0x00000000
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_POR_RMSK                                              0xffffffff
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR, HWIO_TLMM_QDSD_INTR_CLEAR_CTL_RMSK)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_INTR_CLEAR_CTL_ADDR,m,v,HWIO_TLMM_QDSD_INTR_CLEAR_CTL_IN)
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_QDSD_INTR_CLEAR_REG_BMSK                                  0xffff
#define HWIO_TLMM_QDSD_INTR_CLEAR_CTL_QDSD_INTR_CLEAR_REG_SHFT                                     0x0

#define HWIO_TLMM_QDSD_SPARE1_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x001a5000)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x001a5000)
#define HWIO_TLMM_QDSD_SPARE1_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE1_CTL_POR                                                       0x00000000
#define HWIO_TLMM_QDSD_SPARE1_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_QDSD_SPARE1_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR, HWIO_TLMM_QDSD_SPARE1_CTL_RMSK)
#define HWIO_TLMM_QDSD_SPARE1_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_SPARE1_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_SPARE1_CTL_ADDR,m,v,HWIO_TLMM_QDSD_SPARE1_CTL_IN)
#define HWIO_TLMM_QDSD_SPARE1_CTL_QDSD_SPARE1_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE1_CTL_QDSD_SPARE1_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_SPARE2_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x001a6000)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x001a6000)
#define HWIO_TLMM_QDSD_SPARE2_CTL_RMSK                                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE2_CTL_POR                                                       0x00000000
#define HWIO_TLMM_QDSD_SPARE2_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_QDSD_SPARE2_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR, HWIO_TLMM_QDSD_SPARE2_CTL_RMSK)
#define HWIO_TLMM_QDSD_SPARE2_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_SPARE2_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_SPARE2_CTL_ADDR,m,v,HWIO_TLMM_QDSD_SPARE2_CTL_IN)
#define HWIO_TLMM_QDSD_SPARE2_CTL_QDSD_SPARE2_REG_BMSK                                      0xffffffff
#define HWIO_TLMM_QDSD_SPARE2_CTL_QDSD_SPARE2_REG_SHFT                                             0x0

#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR                                               (TLMM_CSR_REG_BASE      + 0x001a4000)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OFFS                                               (TLMM_CSR_REG_BASE_OFFS + 0x001a4000)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_RMSK                                               0xffffffff
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_POR                                                0x00000000
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_POR_RMSK                                           0xffffffff
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR, HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_RMSK)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR, m)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR,v)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_ADDR,m,v,HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_IN)
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_QDSD_TIMEOUT_VALUE_REG_BMSK                        0xffffffff
#define HWIO_TLMM_QDSD_TIMEOUT_VALUE_CTL_QDSD_TIMEOUT_VALUE_REG_SHFT                               0x0

#define HWIO_TLMM_GPIO_HS_I2C_CTL_ADDR                                                      (TLMM_CSR_REG_BASE      + 0x0010f000)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_OFFS                                                      (TLMM_CSR_REG_BASE_OFFS + 0x0010f000)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_RMSK                                                             0x3
#define HWIO_TLMM_GPIO_HS_I2C_CTL_POR                                                       0x00000000
#define HWIO_TLMM_GPIO_HS_I2C_CTL_POR_RMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_HS_I2C_CTL_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_HS_I2C_CTL_ADDR, HWIO_TLMM_GPIO_HS_I2C_CTL_RMSK)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_HS_I2C_CTL_ADDR, m)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_HS_I2C_CTL_ADDR,v)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_HS_I2C_CTL_ADDR,m,v,HWIO_TLMM_GPIO_HS_I2C_CTL_IN)
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_BMSK                                                        0x3
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_SHFT                                                        0x0
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_GPIO_MODE_FVAL                                              0x0
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_HS_I2C_MODE_FVAL                                            0x1
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_FS_I2C_MODE_FVAL                                            0x2
#define HWIO_TLMM_GPIO_HS_I2C_CTL_MODE_HS_I2C_HIGH_LOAD_MODE_FVAL                                  0x3

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n)                                           (TLMM_CSR_REG_BASE      + 0x00106000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OFFS(n)                                           (TLMM_CSR_REG_BASE_OFFS + 0x00106000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_RMSK                                                   0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_MAXn                                                       1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POR                                               0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POR_RMSK                                          0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_BMSK                                          0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_SHFT                                            0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_POLARITY_0_FVAL                                 0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_POLARITY_1_FVAL                                 0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_GPIO_SEL_BMSK                                           0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_GPIO_SEL_SHFT                                            0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n)                                        (TLMM_CSR_REG_BASE      + 0x00105000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OFFS(n)                                        (TLMM_CSR_REG_BASE_OFFS + 0x00105000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK                                                0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_MAXn                                                    9
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POR                                            0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POR_RMSK                                       0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_BMSK                                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_SHFT                                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_0_FVAL                              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_1_FVAL                              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_BMSK                                        0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_SHFT                                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n)                                        (TLMM_CSR_REG_BASE      + 0x00104000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OFFS(n)                                        (TLMM_CSR_REG_BASE_OFFS + 0x00104000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK                                                0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_MAXn                                                    5
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POR                                            0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POR_RMSK                                       0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_BMSK                                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_SHFT                                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_0_FVAL                              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_1_FVAL                              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_BMSK                                        0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_SHFT                                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n)                                            (TLMM_CSR_REG_BASE      + 0x00103000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OFFS(n)                                            (TLMM_CSR_REG_BASE_OFFS + 0x00103000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK                                                    0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_MAXn                                                        0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POR                                                0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POR_RMSK                                           0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_BMSK                                           0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_SHFT                                             0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_0_FVAL                                  0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_1_FVAL                                  0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_BMSK                                            0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_SHFT                                             0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n)                                           (TLMM_CSR_REG_BASE      + 0x00102000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OFFS(n)                                           (TLMM_CSR_REG_BASE_OFFS + 0x00102000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_RMSK                                                   0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_MAXn                                                       7
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POR                                               0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POR_RMSK                                          0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_BMSK                                          0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_SHFT                                            0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_POLARITY_0_FVAL                                 0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_POLARITY_POLARITY_1_FVAL                                 0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_GPIO_SEL_BMSK                                           0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_APSS_GPIO_SEL_SHFT                                            0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n)                                            (TLMM_CSR_REG_BASE      + 0x00101000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OFFS(n)                                            (TLMM_CSR_REG_BASE_OFFS + 0x00101000 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK                                                    0x17f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_MAXn                                                        1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POR                                                0x00000100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POR_RMSK                                           0xffffffff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), mask)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_BMSK                                           0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_SHFT                                             0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_0_FVAL                                  0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_1_FVAL                                  0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_BMSK                                            0x7f
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_SHFT                                             0x0

#define HWIO_TLMM_GPIO_OUT_0_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200000)
#define HWIO_TLMM_GPIO_OUT_0_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200000)
#define HWIO_TLMM_GPIO_OUT_0_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_POR                                                            0x00000000
#define HWIO_TLMM_GPIO_OUT_0_POR_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, HWIO_TLMM_GPIO_OUT_0_RMSK)
#define HWIO_TLMM_GPIO_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_0_ADDR,m,v,HWIO_TLMM_GPIO_OUT_0_IN)
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_1_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200004)
#define HWIO_TLMM_GPIO_OUT_1_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200004)
#define HWIO_TLMM_GPIO_OUT_1_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_POR                                                            0x00000000
#define HWIO_TLMM_GPIO_OUT_1_POR_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, HWIO_TLMM_GPIO_OUT_1_RMSK)
#define HWIO_TLMM_GPIO_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_1_ADDR,m,v,HWIO_TLMM_GPIO_OUT_1_IN)
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_2_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x00200008)
#define HWIO_TLMM_GPIO_OUT_2_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x00200008)
#define HWIO_TLMM_GPIO_OUT_2_RMSK                                                           0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_POR                                                            0x00000000
#define HWIO_TLMM_GPIO_OUT_2_POR_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, HWIO_TLMM_GPIO_OUT_2_RMSK)
#define HWIO_TLMM_GPIO_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_2_ADDR,m,v,HWIO_TLMM_GPIO_OUT_2_IN)
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_BMSK                                                  0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_3_ADDR                                                           (TLMM_CSR_REG_BASE      + 0x0020000c)
#define HWIO_TLMM_GPIO_OUT_3_OFFS                                                           (TLMM_CSR_REG_BASE_OFFS + 0x0020000c)
#define HWIO_TLMM_GPIO_OUT_3_RMSK                                                            0x3ffffff
#define HWIO_TLMM_GPIO_OUT_3_POR                                                            0x00000000
#define HWIO_TLMM_GPIO_OUT_3_POR_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, HWIO_TLMM_GPIO_OUT_3_RMSK)
#define HWIO_TLMM_GPIO_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_3_ADDR,m,v,HWIO_TLMM_GPIO_OUT_3_IN)
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_BMSK                                                   0x3ffffff
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_SHFT                                                         0x0

#define HWIO_TLMM_GPIO_OUT_CLR_0_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_CLR_0_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_1_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_CLR_1_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_2_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_CLR_2_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_CLR_3_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x0020002c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x0020002c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_RMSK                                                        0x3ffffff
#define HWIO_TLMM_GPIO_OUT_CLR_3_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_CLR_3_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_BMSK                                           0x3ffffff
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_0_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200040)
#define HWIO_TLMM_GPIO_OUT_SET_0_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200040)
#define HWIO_TLMM_GPIO_OUT_SET_0_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_SET_0_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_1_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200044)
#define HWIO_TLMM_GPIO_OUT_SET_1_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200044)
#define HWIO_TLMM_GPIO_OUT_SET_1_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_SET_1_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_2_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x00200048)
#define HWIO_TLMM_GPIO_OUT_SET_2_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x00200048)
#define HWIO_TLMM_GPIO_OUT_SET_2_RMSK                                                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_SET_2_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_BMSK                                          0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_OUT_SET_3_ADDR                                                       (TLMM_CSR_REG_BASE      + 0x0020004c)
#define HWIO_TLMM_GPIO_OUT_SET_3_OFFS                                                       (TLMM_CSR_REG_BASE_OFFS + 0x0020004c)
#define HWIO_TLMM_GPIO_OUT_SET_3_RMSK                                                        0x3ffffff
#define HWIO_TLMM_GPIO_OUT_SET_3_POR                                                        0x00000000
#define HWIO_TLMM_GPIO_OUT_SET_3_POR_RMSK                                                   0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_BMSK                                           0x3ffffff
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_SHFT                                                 0x0

#define HWIO_TLMM_GPIO_IN_0_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200060)
#define HWIO_TLMM_GPIO_IN_0_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200060)
#define HWIO_TLMM_GPIO_IN_0_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_0_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_IN_0_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_IN_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, HWIO_TLMM_GPIO_IN_0_RMSK)
#define HWIO_TLMM_GPIO_IN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, m)
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_1_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200064)
#define HWIO_TLMM_GPIO_IN_1_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200064)
#define HWIO_TLMM_GPIO_IN_1_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_1_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_IN_1_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_IN_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, HWIO_TLMM_GPIO_IN_1_RMSK)
#define HWIO_TLMM_GPIO_IN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, m)
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_2_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200068)
#define HWIO_TLMM_GPIO_IN_2_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200068)
#define HWIO_TLMM_GPIO_IN_2_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_IN_2_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_IN_2_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_IN_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, HWIO_TLMM_GPIO_IN_2_RMSK)
#define HWIO_TLMM_GPIO_IN_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, m)
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_IN_3_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0020006c)
#define HWIO_TLMM_GPIO_IN_3_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0020006c)
#define HWIO_TLMM_GPIO_IN_3_RMSK                                                             0x3ffffff
#define HWIO_TLMM_GPIO_IN_3_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_IN_3_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_IN_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, HWIO_TLMM_GPIO_IN_3_RMSK)
#define HWIO_TLMM_GPIO_IN_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, m)
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_BMSK                                                     0x3ffffff
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_0_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200080)
#define HWIO_TLMM_GPIO_OE_0_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200080)
#define HWIO_TLMM_GPIO_OE_0_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_0_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_OE_0_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, HWIO_TLMM_GPIO_OE_0_RMSK)
#define HWIO_TLMM_GPIO_OE_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, m)
#define HWIO_TLMM_GPIO_OE_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_0_ADDR,m,v,HWIO_TLMM_GPIO_OE_0_IN)
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_1_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200084)
#define HWIO_TLMM_GPIO_OE_1_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200084)
#define HWIO_TLMM_GPIO_OE_1_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_1_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_OE_1_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, HWIO_TLMM_GPIO_OE_1_RMSK)
#define HWIO_TLMM_GPIO_OE_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, m)
#define HWIO_TLMM_GPIO_OE_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_1_ADDR,m,v,HWIO_TLMM_GPIO_OE_1_IN)
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_2_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x00200088)
#define HWIO_TLMM_GPIO_OE_2_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x00200088)
#define HWIO_TLMM_GPIO_OE_2_RMSK                                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_2_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_OE_2_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, HWIO_TLMM_GPIO_OE_2_RMSK)
#define HWIO_TLMM_GPIO_OE_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, m)
#define HWIO_TLMM_GPIO_OE_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_2_ADDR,m,v,HWIO_TLMM_GPIO_OE_2_IN)
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_BMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_3_ADDR                                                            (TLMM_CSR_REG_BASE      + 0x0020008c)
#define HWIO_TLMM_GPIO_OE_3_OFFS                                                            (TLMM_CSR_REG_BASE_OFFS + 0x0020008c)
#define HWIO_TLMM_GPIO_OE_3_RMSK                                                             0x3ffffff
#define HWIO_TLMM_GPIO_OE_3_POR                                                             0x00000000
#define HWIO_TLMM_GPIO_OE_3_POR_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, HWIO_TLMM_GPIO_OE_3_RMSK)
#define HWIO_TLMM_GPIO_OE_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, m)
#define HWIO_TLMM_GPIO_OE_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_3_ADDR,m,v,HWIO_TLMM_GPIO_OE_3_IN)
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_BMSK                                                     0x3ffffff
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_SHFT                                                           0x0

#define HWIO_TLMM_GPIO_OE_CLR_0_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a0)
#define HWIO_TLMM_GPIO_OE_CLR_0_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a0)
#define HWIO_TLMM_GPIO_OE_CLR_0_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_CLR_0_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_1_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a4)
#define HWIO_TLMM_GPIO_OE_CLR_1_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a4)
#define HWIO_TLMM_GPIO_OE_CLR_1_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_CLR_1_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_2_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000a8)
#define HWIO_TLMM_GPIO_OE_CLR_2_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000a8)
#define HWIO_TLMM_GPIO_OE_CLR_2_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_CLR_2_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_CLR_3_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000ac)
#define HWIO_TLMM_GPIO_OE_CLR_3_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000ac)
#define HWIO_TLMM_GPIO_OE_CLR_3_RMSK                                                         0x3ffffff
#define HWIO_TLMM_GPIO_OE_CLR_3_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_CLR_3_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_BMSK                                             0x3ffffff
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_0_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c0)
#define HWIO_TLMM_GPIO_OE_SET_0_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c0)
#define HWIO_TLMM_GPIO_OE_SET_0_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_SET_0_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_1_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c4)
#define HWIO_TLMM_GPIO_OE_SET_1_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c4)
#define HWIO_TLMM_GPIO_OE_SET_1_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_SET_1_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_2_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000c8)
#define HWIO_TLMM_GPIO_OE_SET_2_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000c8)
#define HWIO_TLMM_GPIO_OE_SET_2_RMSK                                                        0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_SET_2_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_BMSK                                            0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_SHFT                                                   0x0

#define HWIO_TLMM_GPIO_OE_SET_3_ADDR                                                        (TLMM_CSR_REG_BASE      + 0x002000cc)
#define HWIO_TLMM_GPIO_OE_SET_3_OFFS                                                        (TLMM_CSR_REG_BASE_OFFS + 0x002000cc)
#define HWIO_TLMM_GPIO_OE_SET_3_RMSK                                                         0x3ffffff
#define HWIO_TLMM_GPIO_OE_SET_3_POR                                                         0x00000000
#define HWIO_TLMM_GPIO_OE_SET_3_POR_RMSK                                                    0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_BMSK                                             0x3ffffff
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_SHFT                                                   0x0


#endif /* __CLOCKPILHWIO_H__ */
