vendor_name = ModelSim
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/memi.hex
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/memoria.qip
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/MemoriaInicia.mif
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux4to1.v
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/db/altsyncram_spa1.tdf
design_name = Processador
instance = comp, \CLOCK_50~input , CLOCK_50~input, Processador, 1
instance = comp, \reset~input , reset~input, Processador, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
