
lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000932c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  080093e8  080093e8  000193e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098dc  080098dc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080098dc  080098dc  000198dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098e4  080098e4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098e4  080098e4  000198e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098e8  080098e8  000198e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080098ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001dc  08009ac8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08009ac8  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df18  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002031  00000000  00000000  0002e11c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  00030150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000918  00000000  00000000  00030b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c695  00000000  00000000  00031448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce7d  00000000  00000000  0004dadd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b28d3  00000000  00000000  0005a95a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010d22d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000330c  00000000  00000000  0010d280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0011058c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  001105c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001dc 	.word	0x200001dc
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080093d0 	.word	0x080093d0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e0 	.word	0x200001e0
 8000100:	080093d0 	.word	0x080093d0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f000 fff9 	bl	8001430 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ff49 	bl	80012e0 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 ffeb 	bl	8001430 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 ffe1 	bl	8001430 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 ff71 	bl	8001364 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 ff67 	bl	8001364 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f001 febe 	bl	8002284 <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f001 feb9 	bl	8002284 <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	469b      	mov	fp, r3
 800051a:	d433      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051c:	465a      	mov	r2, fp
 800051e:	4653      	mov	r3, sl
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83a      	bhi.n	80005a6 <__udivmoddi4+0xc2>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e078      	b.n	8000628 <__udivmoddi4+0x144>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e075      	b.n	800062e <__udivmoddi4+0x14a>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e028      	b.n	80005ae <__udivmoddi4+0xca>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	2320      	movs	r3, #32
 8000588:	1a9b      	subs	r3, r3, r2
 800058a:	4652      	mov	r2, sl
 800058c:	40da      	lsrs	r2, r3
 800058e:	4641      	mov	r1, r8
 8000590:	0013      	movs	r3, r2
 8000592:	464a      	mov	r2, r9
 8000594:	408a      	lsls	r2, r1
 8000596:	0017      	movs	r7, r2
 8000598:	4642      	mov	r2, r8
 800059a:	431f      	orrs	r7, r3
 800059c:	4653      	mov	r3, sl
 800059e:	4093      	lsls	r3, r2
 80005a0:	001e      	movs	r6, r3
 80005a2:	42af      	cmp	r7, r5
 80005a4:	d9c4      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a6:	2200      	movs	r2, #0
 80005a8:	2300      	movs	r3, #0
 80005aa:	9200      	str	r2, [sp, #0]
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	4643      	mov	r3, r8
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d0d9      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b4:	07fb      	lsls	r3, r7, #31
 80005b6:	0872      	lsrs	r2, r6, #1
 80005b8:	431a      	orrs	r2, r3
 80005ba:	4646      	mov	r6, r8
 80005bc:	087b      	lsrs	r3, r7, #1
 80005be:	e00e      	b.n	80005de <__udivmoddi4+0xfa>
 80005c0:	42ab      	cmp	r3, r5
 80005c2:	d101      	bne.n	80005c8 <__udivmoddi4+0xe4>
 80005c4:	42a2      	cmp	r2, r4
 80005c6:	d80c      	bhi.n	80005e2 <__udivmoddi4+0xfe>
 80005c8:	1aa4      	subs	r4, r4, r2
 80005ca:	419d      	sbcs	r5, r3
 80005cc:	2001      	movs	r0, #1
 80005ce:	1924      	adds	r4, r4, r4
 80005d0:	416d      	adcs	r5, r5
 80005d2:	2100      	movs	r1, #0
 80005d4:	3e01      	subs	r6, #1
 80005d6:	1824      	adds	r4, r4, r0
 80005d8:	414d      	adcs	r5, r1
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d006      	beq.n	80005ec <__udivmoddi4+0x108>
 80005de:	42ab      	cmp	r3, r5
 80005e0:	d9ee      	bls.n	80005c0 <__udivmoddi4+0xdc>
 80005e2:	3e01      	subs	r6, #1
 80005e4:	1924      	adds	r4, r4, r4
 80005e6:	416d      	adcs	r5, r5
 80005e8:	2e00      	cmp	r6, #0
 80005ea:	d1f8      	bne.n	80005de <__udivmoddi4+0xfa>
 80005ec:	9800      	ldr	r0, [sp, #0]
 80005ee:	9901      	ldr	r1, [sp, #4]
 80005f0:	465b      	mov	r3, fp
 80005f2:	1900      	adds	r0, r0, r4
 80005f4:	4169      	adcs	r1, r5
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	db24      	blt.n	8000644 <__udivmoddi4+0x160>
 80005fa:	002b      	movs	r3, r5
 80005fc:	465a      	mov	r2, fp
 80005fe:	4644      	mov	r4, r8
 8000600:	40d3      	lsrs	r3, r2
 8000602:	002a      	movs	r2, r5
 8000604:	40e2      	lsrs	r2, r4
 8000606:	001c      	movs	r4, r3
 8000608:	465b      	mov	r3, fp
 800060a:	0015      	movs	r5, r2
 800060c:	2b00      	cmp	r3, #0
 800060e:	db2a      	blt.n	8000666 <__udivmoddi4+0x182>
 8000610:	0026      	movs	r6, r4
 8000612:	409e      	lsls	r6, r3
 8000614:	0033      	movs	r3, r6
 8000616:	0026      	movs	r6, r4
 8000618:	4647      	mov	r7, r8
 800061a:	40be      	lsls	r6, r7
 800061c:	0032      	movs	r2, r6
 800061e:	1a80      	subs	r0, r0, r2
 8000620:	4199      	sbcs	r1, r3
 8000622:	9000      	str	r0, [sp, #0]
 8000624:	9101      	str	r1, [sp, #4]
 8000626:	e79f      	b.n	8000568 <__udivmoddi4+0x84>
 8000628:	42a3      	cmp	r3, r4
 800062a:	d8bc      	bhi.n	80005a6 <__udivmoddi4+0xc2>
 800062c:	e783      	b.n	8000536 <__udivmoddi4+0x52>
 800062e:	4642      	mov	r2, r8
 8000630:	2320      	movs	r3, #32
 8000632:	2100      	movs	r1, #0
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	2200      	movs	r2, #0
 8000638:	9100      	str	r1, [sp, #0]
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	2201      	movs	r2, #1
 800063e:	40da      	lsrs	r2, r3
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	e786      	b.n	8000552 <__udivmoddi4+0x6e>
 8000644:	4642      	mov	r2, r8
 8000646:	2320      	movs	r3, #32
 8000648:	1a9b      	subs	r3, r3, r2
 800064a:	002a      	movs	r2, r5
 800064c:	4646      	mov	r6, r8
 800064e:	409a      	lsls	r2, r3
 8000650:	0023      	movs	r3, r4
 8000652:	40f3      	lsrs	r3, r6
 8000654:	4644      	mov	r4, r8
 8000656:	4313      	orrs	r3, r2
 8000658:	002a      	movs	r2, r5
 800065a:	40e2      	lsrs	r2, r4
 800065c:	001c      	movs	r4, r3
 800065e:	465b      	mov	r3, fp
 8000660:	0015      	movs	r5, r2
 8000662:	2b00      	cmp	r3, #0
 8000664:	dad4      	bge.n	8000610 <__udivmoddi4+0x12c>
 8000666:	4642      	mov	r2, r8
 8000668:	002f      	movs	r7, r5
 800066a:	2320      	movs	r3, #32
 800066c:	0026      	movs	r6, r4
 800066e:	4097      	lsls	r7, r2
 8000670:	1a9b      	subs	r3, r3, r2
 8000672:	40de      	lsrs	r6, r3
 8000674:	003b      	movs	r3, r7
 8000676:	4333      	orrs	r3, r6
 8000678:	e7cd      	b.n	8000616 <__udivmoddi4+0x132>
 800067a:	46c0      	nop			; (mov r8, r8)

0800067c <__aeabi_dadd>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	464f      	mov	r7, r9
 8000680:	4646      	mov	r6, r8
 8000682:	46d6      	mov	lr, sl
 8000684:	000d      	movs	r5, r1
 8000686:	0004      	movs	r4, r0
 8000688:	b5c0      	push	{r6, r7, lr}
 800068a:	001f      	movs	r7, r3
 800068c:	0011      	movs	r1, r2
 800068e:	0328      	lsls	r0, r5, #12
 8000690:	0f62      	lsrs	r2, r4, #29
 8000692:	0a40      	lsrs	r0, r0, #9
 8000694:	4310      	orrs	r0, r2
 8000696:	007a      	lsls	r2, r7, #1
 8000698:	0d52      	lsrs	r2, r2, #21
 800069a:	00e3      	lsls	r3, r4, #3
 800069c:	033c      	lsls	r4, r7, #12
 800069e:	4691      	mov	r9, r2
 80006a0:	0a64      	lsrs	r4, r4, #9
 80006a2:	0ffa      	lsrs	r2, r7, #31
 80006a4:	0f4f      	lsrs	r7, r1, #29
 80006a6:	006e      	lsls	r6, r5, #1
 80006a8:	4327      	orrs	r7, r4
 80006aa:	4692      	mov	sl, r2
 80006ac:	46b8      	mov	r8, r7
 80006ae:	0d76      	lsrs	r6, r6, #21
 80006b0:	0fed      	lsrs	r5, r5, #31
 80006b2:	00c9      	lsls	r1, r1, #3
 80006b4:	4295      	cmp	r5, r2
 80006b6:	d100      	bne.n	80006ba <__aeabi_dadd+0x3e>
 80006b8:	e099      	b.n	80007ee <__aeabi_dadd+0x172>
 80006ba:	464c      	mov	r4, r9
 80006bc:	1b34      	subs	r4, r6, r4
 80006be:	46a4      	mov	ip, r4
 80006c0:	2c00      	cmp	r4, #0
 80006c2:	dc00      	bgt.n	80006c6 <__aeabi_dadd+0x4a>
 80006c4:	e07c      	b.n	80007c0 <__aeabi_dadd+0x144>
 80006c6:	464a      	mov	r2, r9
 80006c8:	2a00      	cmp	r2, #0
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x52>
 80006cc:	e0b8      	b.n	8000840 <__aeabi_dadd+0x1c4>
 80006ce:	4ac5      	ldr	r2, [pc, #788]	; (80009e4 <__aeabi_dadd+0x368>)
 80006d0:	4296      	cmp	r6, r2
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dadd+0x5a>
 80006d4:	e11c      	b.n	8000910 <__aeabi_dadd+0x294>
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	003c      	movs	r4, r7
 80006da:	0412      	lsls	r2, r2, #16
 80006dc:	4314      	orrs	r4, r2
 80006de:	46a0      	mov	r8, r4
 80006e0:	4662      	mov	r2, ip
 80006e2:	2a38      	cmp	r2, #56	; 0x38
 80006e4:	dd00      	ble.n	80006e8 <__aeabi_dadd+0x6c>
 80006e6:	e161      	b.n	80009ac <__aeabi_dadd+0x330>
 80006e8:	2a1f      	cmp	r2, #31
 80006ea:	dd00      	ble.n	80006ee <__aeabi_dadd+0x72>
 80006ec:	e1cc      	b.n	8000a88 <__aeabi_dadd+0x40c>
 80006ee:	4664      	mov	r4, ip
 80006f0:	2220      	movs	r2, #32
 80006f2:	1b12      	subs	r2, r2, r4
 80006f4:	4644      	mov	r4, r8
 80006f6:	4094      	lsls	r4, r2
 80006f8:	000f      	movs	r7, r1
 80006fa:	46a1      	mov	r9, r4
 80006fc:	4664      	mov	r4, ip
 80006fe:	4091      	lsls	r1, r2
 8000700:	40e7      	lsrs	r7, r4
 8000702:	464c      	mov	r4, r9
 8000704:	1e4a      	subs	r2, r1, #1
 8000706:	4191      	sbcs	r1, r2
 8000708:	433c      	orrs	r4, r7
 800070a:	4642      	mov	r2, r8
 800070c:	4321      	orrs	r1, r4
 800070e:	4664      	mov	r4, ip
 8000710:	40e2      	lsrs	r2, r4
 8000712:	1a80      	subs	r0, r0, r2
 8000714:	1a5c      	subs	r4, r3, r1
 8000716:	42a3      	cmp	r3, r4
 8000718:	419b      	sbcs	r3, r3
 800071a:	425f      	negs	r7, r3
 800071c:	1bc7      	subs	r7, r0, r7
 800071e:	023b      	lsls	r3, r7, #8
 8000720:	d400      	bmi.n	8000724 <__aeabi_dadd+0xa8>
 8000722:	e0d0      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000724:	027f      	lsls	r7, r7, #9
 8000726:	0a7f      	lsrs	r7, r7, #9
 8000728:	2f00      	cmp	r7, #0
 800072a:	d100      	bne.n	800072e <__aeabi_dadd+0xb2>
 800072c:	e0ff      	b.n	800092e <__aeabi_dadd+0x2b2>
 800072e:	0038      	movs	r0, r7
 8000730:	f001 fd8a 	bl	8002248 <__clzsi2>
 8000734:	0001      	movs	r1, r0
 8000736:	3908      	subs	r1, #8
 8000738:	2320      	movs	r3, #32
 800073a:	0022      	movs	r2, r4
 800073c:	1a5b      	subs	r3, r3, r1
 800073e:	408f      	lsls	r7, r1
 8000740:	40da      	lsrs	r2, r3
 8000742:	408c      	lsls	r4, r1
 8000744:	4317      	orrs	r7, r2
 8000746:	42b1      	cmp	r1, r6
 8000748:	da00      	bge.n	800074c <__aeabi_dadd+0xd0>
 800074a:	e0ff      	b.n	800094c <__aeabi_dadd+0x2d0>
 800074c:	1b89      	subs	r1, r1, r6
 800074e:	1c4b      	adds	r3, r1, #1
 8000750:	2b1f      	cmp	r3, #31
 8000752:	dd00      	ble.n	8000756 <__aeabi_dadd+0xda>
 8000754:	e0a8      	b.n	80008a8 <__aeabi_dadd+0x22c>
 8000756:	2220      	movs	r2, #32
 8000758:	0039      	movs	r1, r7
 800075a:	1ad2      	subs	r2, r2, r3
 800075c:	0020      	movs	r0, r4
 800075e:	4094      	lsls	r4, r2
 8000760:	4091      	lsls	r1, r2
 8000762:	40d8      	lsrs	r0, r3
 8000764:	1e62      	subs	r2, r4, #1
 8000766:	4194      	sbcs	r4, r2
 8000768:	40df      	lsrs	r7, r3
 800076a:	2600      	movs	r6, #0
 800076c:	4301      	orrs	r1, r0
 800076e:	430c      	orrs	r4, r1
 8000770:	0763      	lsls	r3, r4, #29
 8000772:	d009      	beq.n	8000788 <__aeabi_dadd+0x10c>
 8000774:	230f      	movs	r3, #15
 8000776:	4023      	ands	r3, r4
 8000778:	2b04      	cmp	r3, #4
 800077a:	d005      	beq.n	8000788 <__aeabi_dadd+0x10c>
 800077c:	1d23      	adds	r3, r4, #4
 800077e:	42a3      	cmp	r3, r4
 8000780:	41a4      	sbcs	r4, r4
 8000782:	4264      	negs	r4, r4
 8000784:	193f      	adds	r7, r7, r4
 8000786:	001c      	movs	r4, r3
 8000788:	023b      	lsls	r3, r7, #8
 800078a:	d400      	bmi.n	800078e <__aeabi_dadd+0x112>
 800078c:	e09e      	b.n	80008cc <__aeabi_dadd+0x250>
 800078e:	4b95      	ldr	r3, [pc, #596]	; (80009e4 <__aeabi_dadd+0x368>)
 8000790:	3601      	adds	r6, #1
 8000792:	429e      	cmp	r6, r3
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x11c>
 8000796:	e0b7      	b.n	8000908 <__aeabi_dadd+0x28c>
 8000798:	4a93      	ldr	r2, [pc, #588]	; (80009e8 <__aeabi_dadd+0x36c>)
 800079a:	08e4      	lsrs	r4, r4, #3
 800079c:	4017      	ands	r7, r2
 800079e:	077b      	lsls	r3, r7, #29
 80007a0:	0571      	lsls	r1, r6, #21
 80007a2:	027f      	lsls	r7, r7, #9
 80007a4:	4323      	orrs	r3, r4
 80007a6:	0b3f      	lsrs	r7, r7, #12
 80007a8:	0d4a      	lsrs	r2, r1, #21
 80007aa:	0512      	lsls	r2, r2, #20
 80007ac:	433a      	orrs	r2, r7
 80007ae:	07ed      	lsls	r5, r5, #31
 80007b0:	432a      	orrs	r2, r5
 80007b2:	0018      	movs	r0, r3
 80007b4:	0011      	movs	r1, r2
 80007b6:	bce0      	pop	{r5, r6, r7}
 80007b8:	46ba      	mov	sl, r7
 80007ba:	46b1      	mov	r9, r6
 80007bc:	46a8      	mov	r8, r5
 80007be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c0:	2c00      	cmp	r4, #0
 80007c2:	d04b      	beq.n	800085c <__aeabi_dadd+0x1e0>
 80007c4:	464c      	mov	r4, r9
 80007c6:	1ba4      	subs	r4, r4, r6
 80007c8:	46a4      	mov	ip, r4
 80007ca:	2e00      	cmp	r6, #0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_dadd+0x154>
 80007ce:	e123      	b.n	8000a18 <__aeabi_dadd+0x39c>
 80007d0:	0004      	movs	r4, r0
 80007d2:	431c      	orrs	r4, r3
 80007d4:	d100      	bne.n	80007d8 <__aeabi_dadd+0x15c>
 80007d6:	e1af      	b.n	8000b38 <__aeabi_dadd+0x4bc>
 80007d8:	4662      	mov	r2, ip
 80007da:	1e54      	subs	r4, r2, #1
 80007dc:	2a01      	cmp	r2, #1
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x166>
 80007e0:	e215      	b.n	8000c0e <__aeabi_dadd+0x592>
 80007e2:	4d80      	ldr	r5, [pc, #512]	; (80009e4 <__aeabi_dadd+0x368>)
 80007e4:	45ac      	cmp	ip, r5
 80007e6:	d100      	bne.n	80007ea <__aeabi_dadd+0x16e>
 80007e8:	e1c8      	b.n	8000b7c <__aeabi_dadd+0x500>
 80007ea:	46a4      	mov	ip, r4
 80007ec:	e11b      	b.n	8000a26 <__aeabi_dadd+0x3aa>
 80007ee:	464a      	mov	r2, r9
 80007f0:	1ab2      	subs	r2, r6, r2
 80007f2:	4694      	mov	ip, r2
 80007f4:	2a00      	cmp	r2, #0
 80007f6:	dc00      	bgt.n	80007fa <__aeabi_dadd+0x17e>
 80007f8:	e0ac      	b.n	8000954 <__aeabi_dadd+0x2d8>
 80007fa:	464a      	mov	r2, r9
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d043      	beq.n	8000888 <__aeabi_dadd+0x20c>
 8000800:	4a78      	ldr	r2, [pc, #480]	; (80009e4 <__aeabi_dadd+0x368>)
 8000802:	4296      	cmp	r6, r2
 8000804:	d100      	bne.n	8000808 <__aeabi_dadd+0x18c>
 8000806:	e1af      	b.n	8000b68 <__aeabi_dadd+0x4ec>
 8000808:	2280      	movs	r2, #128	; 0x80
 800080a:	003c      	movs	r4, r7
 800080c:	0412      	lsls	r2, r2, #16
 800080e:	4314      	orrs	r4, r2
 8000810:	46a0      	mov	r8, r4
 8000812:	4662      	mov	r2, ip
 8000814:	2a38      	cmp	r2, #56	; 0x38
 8000816:	dc67      	bgt.n	80008e8 <__aeabi_dadd+0x26c>
 8000818:	2a1f      	cmp	r2, #31
 800081a:	dc00      	bgt.n	800081e <__aeabi_dadd+0x1a2>
 800081c:	e15f      	b.n	8000ade <__aeabi_dadd+0x462>
 800081e:	4647      	mov	r7, r8
 8000820:	3a20      	subs	r2, #32
 8000822:	40d7      	lsrs	r7, r2
 8000824:	4662      	mov	r2, ip
 8000826:	2a20      	cmp	r2, #32
 8000828:	d005      	beq.n	8000836 <__aeabi_dadd+0x1ba>
 800082a:	4664      	mov	r4, ip
 800082c:	2240      	movs	r2, #64	; 0x40
 800082e:	1b12      	subs	r2, r2, r4
 8000830:	4644      	mov	r4, r8
 8000832:	4094      	lsls	r4, r2
 8000834:	4321      	orrs	r1, r4
 8000836:	1e4a      	subs	r2, r1, #1
 8000838:	4191      	sbcs	r1, r2
 800083a:	000c      	movs	r4, r1
 800083c:	433c      	orrs	r4, r7
 800083e:	e057      	b.n	80008f0 <__aeabi_dadd+0x274>
 8000840:	003a      	movs	r2, r7
 8000842:	430a      	orrs	r2, r1
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x1cc>
 8000846:	e105      	b.n	8000a54 <__aeabi_dadd+0x3d8>
 8000848:	0022      	movs	r2, r4
 800084a:	3a01      	subs	r2, #1
 800084c:	2c01      	cmp	r4, #1
 800084e:	d100      	bne.n	8000852 <__aeabi_dadd+0x1d6>
 8000850:	e182      	b.n	8000b58 <__aeabi_dadd+0x4dc>
 8000852:	4c64      	ldr	r4, [pc, #400]	; (80009e4 <__aeabi_dadd+0x368>)
 8000854:	45a4      	cmp	ip, r4
 8000856:	d05b      	beq.n	8000910 <__aeabi_dadd+0x294>
 8000858:	4694      	mov	ip, r2
 800085a:	e741      	b.n	80006e0 <__aeabi_dadd+0x64>
 800085c:	4c63      	ldr	r4, [pc, #396]	; (80009ec <__aeabi_dadd+0x370>)
 800085e:	1c77      	adds	r7, r6, #1
 8000860:	4227      	tst	r7, r4
 8000862:	d000      	beq.n	8000866 <__aeabi_dadd+0x1ea>
 8000864:	e0c4      	b.n	80009f0 <__aeabi_dadd+0x374>
 8000866:	0004      	movs	r4, r0
 8000868:	431c      	orrs	r4, r3
 800086a:	2e00      	cmp	r6, #0
 800086c:	d000      	beq.n	8000870 <__aeabi_dadd+0x1f4>
 800086e:	e169      	b.n	8000b44 <__aeabi_dadd+0x4c8>
 8000870:	2c00      	cmp	r4, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_dadd+0x1fa>
 8000874:	e1bf      	b.n	8000bf6 <__aeabi_dadd+0x57a>
 8000876:	4644      	mov	r4, r8
 8000878:	430c      	orrs	r4, r1
 800087a:	d000      	beq.n	800087e <__aeabi_dadd+0x202>
 800087c:	e1d0      	b.n	8000c20 <__aeabi_dadd+0x5a4>
 800087e:	0742      	lsls	r2, r0, #29
 8000880:	08db      	lsrs	r3, r3, #3
 8000882:	4313      	orrs	r3, r2
 8000884:	08c0      	lsrs	r0, r0, #3
 8000886:	e029      	b.n	80008dc <__aeabi_dadd+0x260>
 8000888:	003a      	movs	r2, r7
 800088a:	430a      	orrs	r2, r1
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x214>
 800088e:	e170      	b.n	8000b72 <__aeabi_dadd+0x4f6>
 8000890:	4662      	mov	r2, ip
 8000892:	4664      	mov	r4, ip
 8000894:	3a01      	subs	r2, #1
 8000896:	2c01      	cmp	r4, #1
 8000898:	d100      	bne.n	800089c <__aeabi_dadd+0x220>
 800089a:	e0e0      	b.n	8000a5e <__aeabi_dadd+0x3e2>
 800089c:	4c51      	ldr	r4, [pc, #324]	; (80009e4 <__aeabi_dadd+0x368>)
 800089e:	45a4      	cmp	ip, r4
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dadd+0x228>
 80008a2:	e161      	b.n	8000b68 <__aeabi_dadd+0x4ec>
 80008a4:	4694      	mov	ip, r2
 80008a6:	e7b4      	b.n	8000812 <__aeabi_dadd+0x196>
 80008a8:	003a      	movs	r2, r7
 80008aa:	391f      	subs	r1, #31
 80008ac:	40ca      	lsrs	r2, r1
 80008ae:	0011      	movs	r1, r2
 80008b0:	2b20      	cmp	r3, #32
 80008b2:	d003      	beq.n	80008bc <__aeabi_dadd+0x240>
 80008b4:	2240      	movs	r2, #64	; 0x40
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	409f      	lsls	r7, r3
 80008ba:	433c      	orrs	r4, r7
 80008bc:	1e63      	subs	r3, r4, #1
 80008be:	419c      	sbcs	r4, r3
 80008c0:	2700      	movs	r7, #0
 80008c2:	2600      	movs	r6, #0
 80008c4:	430c      	orrs	r4, r1
 80008c6:	0763      	lsls	r3, r4, #29
 80008c8:	d000      	beq.n	80008cc <__aeabi_dadd+0x250>
 80008ca:	e753      	b.n	8000774 <__aeabi_dadd+0xf8>
 80008cc:	46b4      	mov	ip, r6
 80008ce:	08e4      	lsrs	r4, r4, #3
 80008d0:	077b      	lsls	r3, r7, #29
 80008d2:	4323      	orrs	r3, r4
 80008d4:	08f8      	lsrs	r0, r7, #3
 80008d6:	4a43      	ldr	r2, [pc, #268]	; (80009e4 <__aeabi_dadd+0x368>)
 80008d8:	4594      	cmp	ip, r2
 80008da:	d01d      	beq.n	8000918 <__aeabi_dadd+0x29c>
 80008dc:	4662      	mov	r2, ip
 80008de:	0307      	lsls	r7, r0, #12
 80008e0:	0552      	lsls	r2, r2, #21
 80008e2:	0b3f      	lsrs	r7, r7, #12
 80008e4:	0d52      	lsrs	r2, r2, #21
 80008e6:	e760      	b.n	80007aa <__aeabi_dadd+0x12e>
 80008e8:	4644      	mov	r4, r8
 80008ea:	430c      	orrs	r4, r1
 80008ec:	1e62      	subs	r2, r4, #1
 80008ee:	4194      	sbcs	r4, r2
 80008f0:	18e4      	adds	r4, r4, r3
 80008f2:	429c      	cmp	r4, r3
 80008f4:	419b      	sbcs	r3, r3
 80008f6:	425f      	negs	r7, r3
 80008f8:	183f      	adds	r7, r7, r0
 80008fa:	023b      	lsls	r3, r7, #8
 80008fc:	d5e3      	bpl.n	80008c6 <__aeabi_dadd+0x24a>
 80008fe:	4b39      	ldr	r3, [pc, #228]	; (80009e4 <__aeabi_dadd+0x368>)
 8000900:	3601      	adds	r6, #1
 8000902:	429e      	cmp	r6, r3
 8000904:	d000      	beq.n	8000908 <__aeabi_dadd+0x28c>
 8000906:	e0b5      	b.n	8000a74 <__aeabi_dadd+0x3f8>
 8000908:	0032      	movs	r2, r6
 800090a:	2700      	movs	r7, #0
 800090c:	2300      	movs	r3, #0
 800090e:	e74c      	b.n	80007aa <__aeabi_dadd+0x12e>
 8000910:	0742      	lsls	r2, r0, #29
 8000912:	08db      	lsrs	r3, r3, #3
 8000914:	4313      	orrs	r3, r2
 8000916:	08c0      	lsrs	r0, r0, #3
 8000918:	001a      	movs	r2, r3
 800091a:	4302      	orrs	r2, r0
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x2a4>
 800091e:	e1e1      	b.n	8000ce4 <__aeabi_dadd+0x668>
 8000920:	2780      	movs	r7, #128	; 0x80
 8000922:	033f      	lsls	r7, r7, #12
 8000924:	4307      	orrs	r7, r0
 8000926:	033f      	lsls	r7, r7, #12
 8000928:	4a2e      	ldr	r2, [pc, #184]	; (80009e4 <__aeabi_dadd+0x368>)
 800092a:	0b3f      	lsrs	r7, r7, #12
 800092c:	e73d      	b.n	80007aa <__aeabi_dadd+0x12e>
 800092e:	0020      	movs	r0, r4
 8000930:	f001 fc8a 	bl	8002248 <__clzsi2>
 8000934:	0001      	movs	r1, r0
 8000936:	3118      	adds	r1, #24
 8000938:	291f      	cmp	r1, #31
 800093a:	dc00      	bgt.n	800093e <__aeabi_dadd+0x2c2>
 800093c:	e6fc      	b.n	8000738 <__aeabi_dadd+0xbc>
 800093e:	3808      	subs	r0, #8
 8000940:	4084      	lsls	r4, r0
 8000942:	0027      	movs	r7, r4
 8000944:	2400      	movs	r4, #0
 8000946:	42b1      	cmp	r1, r6
 8000948:	db00      	blt.n	800094c <__aeabi_dadd+0x2d0>
 800094a:	e6ff      	b.n	800074c <__aeabi_dadd+0xd0>
 800094c:	4a26      	ldr	r2, [pc, #152]	; (80009e8 <__aeabi_dadd+0x36c>)
 800094e:	1a76      	subs	r6, r6, r1
 8000950:	4017      	ands	r7, r2
 8000952:	e70d      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d02f      	beq.n	80009b8 <__aeabi_dadd+0x33c>
 8000958:	464a      	mov	r2, r9
 800095a:	1b92      	subs	r2, r2, r6
 800095c:	4694      	mov	ip, r2
 800095e:	2e00      	cmp	r6, #0
 8000960:	d100      	bne.n	8000964 <__aeabi_dadd+0x2e8>
 8000962:	e0ad      	b.n	8000ac0 <__aeabi_dadd+0x444>
 8000964:	4a1f      	ldr	r2, [pc, #124]	; (80009e4 <__aeabi_dadd+0x368>)
 8000966:	4591      	cmp	r9, r2
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x2f0>
 800096a:	e10f      	b.n	8000b8c <__aeabi_dadd+0x510>
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	0412      	lsls	r2, r2, #16
 8000970:	4310      	orrs	r0, r2
 8000972:	4662      	mov	r2, ip
 8000974:	2a38      	cmp	r2, #56	; 0x38
 8000976:	dd00      	ble.n	800097a <__aeabi_dadd+0x2fe>
 8000978:	e10f      	b.n	8000b9a <__aeabi_dadd+0x51e>
 800097a:	2a1f      	cmp	r2, #31
 800097c:	dd00      	ble.n	8000980 <__aeabi_dadd+0x304>
 800097e:	e180      	b.n	8000c82 <__aeabi_dadd+0x606>
 8000980:	4664      	mov	r4, ip
 8000982:	2220      	movs	r2, #32
 8000984:	001e      	movs	r6, r3
 8000986:	1b12      	subs	r2, r2, r4
 8000988:	4667      	mov	r7, ip
 800098a:	0004      	movs	r4, r0
 800098c:	4093      	lsls	r3, r2
 800098e:	4094      	lsls	r4, r2
 8000990:	40fe      	lsrs	r6, r7
 8000992:	1e5a      	subs	r2, r3, #1
 8000994:	4193      	sbcs	r3, r2
 8000996:	40f8      	lsrs	r0, r7
 8000998:	4334      	orrs	r4, r6
 800099a:	431c      	orrs	r4, r3
 800099c:	4480      	add	r8, r0
 800099e:	1864      	adds	r4, r4, r1
 80009a0:	428c      	cmp	r4, r1
 80009a2:	41bf      	sbcs	r7, r7
 80009a4:	427f      	negs	r7, r7
 80009a6:	464e      	mov	r6, r9
 80009a8:	4447      	add	r7, r8
 80009aa:	e7a6      	b.n	80008fa <__aeabi_dadd+0x27e>
 80009ac:	4642      	mov	r2, r8
 80009ae:	430a      	orrs	r2, r1
 80009b0:	0011      	movs	r1, r2
 80009b2:	1e4a      	subs	r2, r1, #1
 80009b4:	4191      	sbcs	r1, r2
 80009b6:	e6ad      	b.n	8000714 <__aeabi_dadd+0x98>
 80009b8:	4c0c      	ldr	r4, [pc, #48]	; (80009ec <__aeabi_dadd+0x370>)
 80009ba:	1c72      	adds	r2, r6, #1
 80009bc:	4222      	tst	r2, r4
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x346>
 80009c0:	e0a1      	b.n	8000b06 <__aeabi_dadd+0x48a>
 80009c2:	0002      	movs	r2, r0
 80009c4:	431a      	orrs	r2, r3
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	d000      	beq.n	80009cc <__aeabi_dadd+0x350>
 80009ca:	e0fa      	b.n	8000bc2 <__aeabi_dadd+0x546>
 80009cc:	2a00      	cmp	r2, #0
 80009ce:	d100      	bne.n	80009d2 <__aeabi_dadd+0x356>
 80009d0:	e145      	b.n	8000c5e <__aeabi_dadd+0x5e2>
 80009d2:	003a      	movs	r2, r7
 80009d4:	430a      	orrs	r2, r1
 80009d6:	d000      	beq.n	80009da <__aeabi_dadd+0x35e>
 80009d8:	e146      	b.n	8000c68 <__aeabi_dadd+0x5ec>
 80009da:	0742      	lsls	r2, r0, #29
 80009dc:	08db      	lsrs	r3, r3, #3
 80009de:	4313      	orrs	r3, r2
 80009e0:	08c0      	lsrs	r0, r0, #3
 80009e2:	e77b      	b.n	80008dc <__aeabi_dadd+0x260>
 80009e4:	000007ff 	.word	0x000007ff
 80009e8:	ff7fffff 	.word	0xff7fffff
 80009ec:	000007fe 	.word	0x000007fe
 80009f0:	4647      	mov	r7, r8
 80009f2:	1a5c      	subs	r4, r3, r1
 80009f4:	1bc2      	subs	r2, r0, r7
 80009f6:	42a3      	cmp	r3, r4
 80009f8:	41bf      	sbcs	r7, r7
 80009fa:	427f      	negs	r7, r7
 80009fc:	46b9      	mov	r9, r7
 80009fe:	0017      	movs	r7, r2
 8000a00:	464a      	mov	r2, r9
 8000a02:	1abf      	subs	r7, r7, r2
 8000a04:	023a      	lsls	r2, r7, #8
 8000a06:	d500      	bpl.n	8000a0a <__aeabi_dadd+0x38e>
 8000a08:	e08d      	b.n	8000b26 <__aeabi_dadd+0x4aa>
 8000a0a:	0023      	movs	r3, r4
 8000a0c:	433b      	orrs	r3, r7
 8000a0e:	d000      	beq.n	8000a12 <__aeabi_dadd+0x396>
 8000a10:	e68a      	b.n	8000728 <__aeabi_dadd+0xac>
 8000a12:	2000      	movs	r0, #0
 8000a14:	2500      	movs	r5, #0
 8000a16:	e761      	b.n	80008dc <__aeabi_dadd+0x260>
 8000a18:	4cb4      	ldr	r4, [pc, #720]	; (8000cec <__aeabi_dadd+0x670>)
 8000a1a:	45a1      	cmp	r9, r4
 8000a1c:	d100      	bne.n	8000a20 <__aeabi_dadd+0x3a4>
 8000a1e:	e0ad      	b.n	8000b7c <__aeabi_dadd+0x500>
 8000a20:	2480      	movs	r4, #128	; 0x80
 8000a22:	0424      	lsls	r4, r4, #16
 8000a24:	4320      	orrs	r0, r4
 8000a26:	4664      	mov	r4, ip
 8000a28:	2c38      	cmp	r4, #56	; 0x38
 8000a2a:	dc3d      	bgt.n	8000aa8 <__aeabi_dadd+0x42c>
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	2c1f      	cmp	r4, #31
 8000a30:	dd00      	ble.n	8000a34 <__aeabi_dadd+0x3b8>
 8000a32:	e0b7      	b.n	8000ba4 <__aeabi_dadd+0x528>
 8000a34:	2520      	movs	r5, #32
 8000a36:	001e      	movs	r6, r3
 8000a38:	1b2d      	subs	r5, r5, r4
 8000a3a:	0004      	movs	r4, r0
 8000a3c:	40ab      	lsls	r3, r5
 8000a3e:	40ac      	lsls	r4, r5
 8000a40:	40d6      	lsrs	r6, r2
 8000a42:	40d0      	lsrs	r0, r2
 8000a44:	4642      	mov	r2, r8
 8000a46:	1e5d      	subs	r5, r3, #1
 8000a48:	41ab      	sbcs	r3, r5
 8000a4a:	4334      	orrs	r4, r6
 8000a4c:	1a12      	subs	r2, r2, r0
 8000a4e:	4690      	mov	r8, r2
 8000a50:	4323      	orrs	r3, r4
 8000a52:	e02c      	b.n	8000aae <__aeabi_dadd+0x432>
 8000a54:	0742      	lsls	r2, r0, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c0      	lsrs	r0, r0, #3
 8000a5c:	e73b      	b.n	80008d6 <__aeabi_dadd+0x25a>
 8000a5e:	185c      	adds	r4, r3, r1
 8000a60:	429c      	cmp	r4, r3
 8000a62:	419b      	sbcs	r3, r3
 8000a64:	4440      	add	r0, r8
 8000a66:	425b      	negs	r3, r3
 8000a68:	18c7      	adds	r7, r0, r3
 8000a6a:	2601      	movs	r6, #1
 8000a6c:	023b      	lsls	r3, r7, #8
 8000a6e:	d400      	bmi.n	8000a72 <__aeabi_dadd+0x3f6>
 8000a70:	e729      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000a72:	2602      	movs	r6, #2
 8000a74:	4a9e      	ldr	r2, [pc, #632]	; (8000cf0 <__aeabi_dadd+0x674>)
 8000a76:	0863      	lsrs	r3, r4, #1
 8000a78:	4017      	ands	r7, r2
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	4014      	ands	r4, r2
 8000a7e:	431c      	orrs	r4, r3
 8000a80:	07fb      	lsls	r3, r7, #31
 8000a82:	431c      	orrs	r4, r3
 8000a84:	087f      	lsrs	r7, r7, #1
 8000a86:	e673      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000a88:	4644      	mov	r4, r8
 8000a8a:	3a20      	subs	r2, #32
 8000a8c:	40d4      	lsrs	r4, r2
 8000a8e:	4662      	mov	r2, ip
 8000a90:	2a20      	cmp	r2, #32
 8000a92:	d005      	beq.n	8000aa0 <__aeabi_dadd+0x424>
 8000a94:	4667      	mov	r7, ip
 8000a96:	2240      	movs	r2, #64	; 0x40
 8000a98:	1bd2      	subs	r2, r2, r7
 8000a9a:	4647      	mov	r7, r8
 8000a9c:	4097      	lsls	r7, r2
 8000a9e:	4339      	orrs	r1, r7
 8000aa0:	1e4a      	subs	r2, r1, #1
 8000aa2:	4191      	sbcs	r1, r2
 8000aa4:	4321      	orrs	r1, r4
 8000aa6:	e635      	b.n	8000714 <__aeabi_dadd+0x98>
 8000aa8:	4303      	orrs	r3, r0
 8000aaa:	1e58      	subs	r0, r3, #1
 8000aac:	4183      	sbcs	r3, r0
 8000aae:	1acc      	subs	r4, r1, r3
 8000ab0:	42a1      	cmp	r1, r4
 8000ab2:	41bf      	sbcs	r7, r7
 8000ab4:	4643      	mov	r3, r8
 8000ab6:	427f      	negs	r7, r7
 8000ab8:	4655      	mov	r5, sl
 8000aba:	464e      	mov	r6, r9
 8000abc:	1bdf      	subs	r7, r3, r7
 8000abe:	e62e      	b.n	800071e <__aeabi_dadd+0xa2>
 8000ac0:	0002      	movs	r2, r0
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	d100      	bne.n	8000ac8 <__aeabi_dadd+0x44c>
 8000ac6:	e0bd      	b.n	8000c44 <__aeabi_dadd+0x5c8>
 8000ac8:	4662      	mov	r2, ip
 8000aca:	4664      	mov	r4, ip
 8000acc:	3a01      	subs	r2, #1
 8000ace:	2c01      	cmp	r4, #1
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_dadd+0x458>
 8000ad2:	e0e5      	b.n	8000ca0 <__aeabi_dadd+0x624>
 8000ad4:	4c85      	ldr	r4, [pc, #532]	; (8000cec <__aeabi_dadd+0x670>)
 8000ad6:	45a4      	cmp	ip, r4
 8000ad8:	d058      	beq.n	8000b8c <__aeabi_dadd+0x510>
 8000ada:	4694      	mov	ip, r2
 8000adc:	e749      	b.n	8000972 <__aeabi_dadd+0x2f6>
 8000ade:	4664      	mov	r4, ip
 8000ae0:	2220      	movs	r2, #32
 8000ae2:	1b12      	subs	r2, r2, r4
 8000ae4:	4644      	mov	r4, r8
 8000ae6:	4094      	lsls	r4, r2
 8000ae8:	000f      	movs	r7, r1
 8000aea:	46a1      	mov	r9, r4
 8000aec:	4664      	mov	r4, ip
 8000aee:	4091      	lsls	r1, r2
 8000af0:	40e7      	lsrs	r7, r4
 8000af2:	464c      	mov	r4, r9
 8000af4:	1e4a      	subs	r2, r1, #1
 8000af6:	4191      	sbcs	r1, r2
 8000af8:	433c      	orrs	r4, r7
 8000afa:	4642      	mov	r2, r8
 8000afc:	430c      	orrs	r4, r1
 8000afe:	4661      	mov	r1, ip
 8000b00:	40ca      	lsrs	r2, r1
 8000b02:	1880      	adds	r0, r0, r2
 8000b04:	e6f4      	b.n	80008f0 <__aeabi_dadd+0x274>
 8000b06:	4c79      	ldr	r4, [pc, #484]	; (8000cec <__aeabi_dadd+0x670>)
 8000b08:	42a2      	cmp	r2, r4
 8000b0a:	d100      	bne.n	8000b0e <__aeabi_dadd+0x492>
 8000b0c:	e6fd      	b.n	800090a <__aeabi_dadd+0x28e>
 8000b0e:	1859      	adds	r1, r3, r1
 8000b10:	4299      	cmp	r1, r3
 8000b12:	419b      	sbcs	r3, r3
 8000b14:	4440      	add	r0, r8
 8000b16:	425f      	negs	r7, r3
 8000b18:	19c7      	adds	r7, r0, r7
 8000b1a:	07fc      	lsls	r4, r7, #31
 8000b1c:	0849      	lsrs	r1, r1, #1
 8000b1e:	0016      	movs	r6, r2
 8000b20:	430c      	orrs	r4, r1
 8000b22:	087f      	lsrs	r7, r7, #1
 8000b24:	e6cf      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000b26:	1acc      	subs	r4, r1, r3
 8000b28:	42a1      	cmp	r1, r4
 8000b2a:	41bf      	sbcs	r7, r7
 8000b2c:	4643      	mov	r3, r8
 8000b2e:	427f      	negs	r7, r7
 8000b30:	1a18      	subs	r0, r3, r0
 8000b32:	4655      	mov	r5, sl
 8000b34:	1bc7      	subs	r7, r0, r7
 8000b36:	e5f7      	b.n	8000728 <__aeabi_dadd+0xac>
 8000b38:	08c9      	lsrs	r1, r1, #3
 8000b3a:	077b      	lsls	r3, r7, #29
 8000b3c:	4655      	mov	r5, sl
 8000b3e:	430b      	orrs	r3, r1
 8000b40:	08f8      	lsrs	r0, r7, #3
 8000b42:	e6c8      	b.n	80008d6 <__aeabi_dadd+0x25a>
 8000b44:	2c00      	cmp	r4, #0
 8000b46:	d000      	beq.n	8000b4a <__aeabi_dadd+0x4ce>
 8000b48:	e081      	b.n	8000c4e <__aeabi_dadd+0x5d2>
 8000b4a:	4643      	mov	r3, r8
 8000b4c:	430b      	orrs	r3, r1
 8000b4e:	d115      	bne.n	8000b7c <__aeabi_dadd+0x500>
 8000b50:	2080      	movs	r0, #128	; 0x80
 8000b52:	2500      	movs	r5, #0
 8000b54:	0300      	lsls	r0, r0, #12
 8000b56:	e6e3      	b.n	8000920 <__aeabi_dadd+0x2a4>
 8000b58:	1a5c      	subs	r4, r3, r1
 8000b5a:	42a3      	cmp	r3, r4
 8000b5c:	419b      	sbcs	r3, r3
 8000b5e:	1bc7      	subs	r7, r0, r7
 8000b60:	425b      	negs	r3, r3
 8000b62:	2601      	movs	r6, #1
 8000b64:	1aff      	subs	r7, r7, r3
 8000b66:	e5da      	b.n	800071e <__aeabi_dadd+0xa2>
 8000b68:	0742      	lsls	r2, r0, #29
 8000b6a:	08db      	lsrs	r3, r3, #3
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	08c0      	lsrs	r0, r0, #3
 8000b70:	e6d2      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000b72:	0742      	lsls	r2, r0, #29
 8000b74:	08db      	lsrs	r3, r3, #3
 8000b76:	4313      	orrs	r3, r2
 8000b78:	08c0      	lsrs	r0, r0, #3
 8000b7a:	e6ac      	b.n	80008d6 <__aeabi_dadd+0x25a>
 8000b7c:	4643      	mov	r3, r8
 8000b7e:	4642      	mov	r2, r8
 8000b80:	08c9      	lsrs	r1, r1, #3
 8000b82:	075b      	lsls	r3, r3, #29
 8000b84:	4655      	mov	r5, sl
 8000b86:	430b      	orrs	r3, r1
 8000b88:	08d0      	lsrs	r0, r2, #3
 8000b8a:	e6c5      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	4642      	mov	r2, r8
 8000b90:	075b      	lsls	r3, r3, #29
 8000b92:	08c9      	lsrs	r1, r1, #3
 8000b94:	430b      	orrs	r3, r1
 8000b96:	08d0      	lsrs	r0, r2, #3
 8000b98:	e6be      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000b9a:	4303      	orrs	r3, r0
 8000b9c:	001c      	movs	r4, r3
 8000b9e:	1e63      	subs	r3, r4, #1
 8000ba0:	419c      	sbcs	r4, r3
 8000ba2:	e6fc      	b.n	800099e <__aeabi_dadd+0x322>
 8000ba4:	0002      	movs	r2, r0
 8000ba6:	3c20      	subs	r4, #32
 8000ba8:	40e2      	lsrs	r2, r4
 8000baa:	0014      	movs	r4, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	2a20      	cmp	r2, #32
 8000bb0:	d003      	beq.n	8000bba <__aeabi_dadd+0x53e>
 8000bb2:	2540      	movs	r5, #64	; 0x40
 8000bb4:	1aad      	subs	r5, r5, r2
 8000bb6:	40a8      	lsls	r0, r5
 8000bb8:	4303      	orrs	r3, r0
 8000bba:	1e58      	subs	r0, r3, #1
 8000bbc:	4183      	sbcs	r3, r0
 8000bbe:	4323      	orrs	r3, r4
 8000bc0:	e775      	b.n	8000aae <__aeabi_dadd+0x432>
 8000bc2:	2a00      	cmp	r2, #0
 8000bc4:	d0e2      	beq.n	8000b8c <__aeabi_dadd+0x510>
 8000bc6:	003a      	movs	r2, r7
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	d0cd      	beq.n	8000b68 <__aeabi_dadd+0x4ec>
 8000bcc:	0742      	lsls	r2, r0, #29
 8000bce:	08db      	lsrs	r3, r3, #3
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	2280      	movs	r2, #128	; 0x80
 8000bd4:	08c0      	lsrs	r0, r0, #3
 8000bd6:	0312      	lsls	r2, r2, #12
 8000bd8:	4210      	tst	r0, r2
 8000bda:	d006      	beq.n	8000bea <__aeabi_dadd+0x56e>
 8000bdc:	08fc      	lsrs	r4, r7, #3
 8000bde:	4214      	tst	r4, r2
 8000be0:	d103      	bne.n	8000bea <__aeabi_dadd+0x56e>
 8000be2:	0020      	movs	r0, r4
 8000be4:	08cb      	lsrs	r3, r1, #3
 8000be6:	077a      	lsls	r2, r7, #29
 8000be8:	4313      	orrs	r3, r2
 8000bea:	0f5a      	lsrs	r2, r3, #29
 8000bec:	00db      	lsls	r3, r3, #3
 8000bee:	0752      	lsls	r2, r2, #29
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	e690      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000bf6:	4643      	mov	r3, r8
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x582>
 8000bfc:	e709      	b.n	8000a12 <__aeabi_dadd+0x396>
 8000bfe:	4643      	mov	r3, r8
 8000c00:	4642      	mov	r2, r8
 8000c02:	08c9      	lsrs	r1, r1, #3
 8000c04:	075b      	lsls	r3, r3, #29
 8000c06:	4655      	mov	r5, sl
 8000c08:	430b      	orrs	r3, r1
 8000c0a:	08d0      	lsrs	r0, r2, #3
 8000c0c:	e666      	b.n	80008dc <__aeabi_dadd+0x260>
 8000c0e:	1acc      	subs	r4, r1, r3
 8000c10:	42a1      	cmp	r1, r4
 8000c12:	4189      	sbcs	r1, r1
 8000c14:	1a3f      	subs	r7, r7, r0
 8000c16:	4249      	negs	r1, r1
 8000c18:	4655      	mov	r5, sl
 8000c1a:	2601      	movs	r6, #1
 8000c1c:	1a7f      	subs	r7, r7, r1
 8000c1e:	e57e      	b.n	800071e <__aeabi_dadd+0xa2>
 8000c20:	4642      	mov	r2, r8
 8000c22:	1a5c      	subs	r4, r3, r1
 8000c24:	1a87      	subs	r7, r0, r2
 8000c26:	42a3      	cmp	r3, r4
 8000c28:	4192      	sbcs	r2, r2
 8000c2a:	4252      	negs	r2, r2
 8000c2c:	1abf      	subs	r7, r7, r2
 8000c2e:	023a      	lsls	r2, r7, #8
 8000c30:	d53d      	bpl.n	8000cae <__aeabi_dadd+0x632>
 8000c32:	1acc      	subs	r4, r1, r3
 8000c34:	42a1      	cmp	r1, r4
 8000c36:	4189      	sbcs	r1, r1
 8000c38:	4643      	mov	r3, r8
 8000c3a:	4249      	negs	r1, r1
 8000c3c:	1a1f      	subs	r7, r3, r0
 8000c3e:	4655      	mov	r5, sl
 8000c40:	1a7f      	subs	r7, r7, r1
 8000c42:	e595      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000c44:	077b      	lsls	r3, r7, #29
 8000c46:	08c9      	lsrs	r1, r1, #3
 8000c48:	430b      	orrs	r3, r1
 8000c4a:	08f8      	lsrs	r0, r7, #3
 8000c4c:	e643      	b.n	80008d6 <__aeabi_dadd+0x25a>
 8000c4e:	4644      	mov	r4, r8
 8000c50:	08db      	lsrs	r3, r3, #3
 8000c52:	430c      	orrs	r4, r1
 8000c54:	d130      	bne.n	8000cb8 <__aeabi_dadd+0x63c>
 8000c56:	0742      	lsls	r2, r0, #29
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	08c0      	lsrs	r0, r0, #3
 8000c5c:	e65c      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000c5e:	077b      	lsls	r3, r7, #29
 8000c60:	08c9      	lsrs	r1, r1, #3
 8000c62:	430b      	orrs	r3, r1
 8000c64:	08f8      	lsrs	r0, r7, #3
 8000c66:	e639      	b.n	80008dc <__aeabi_dadd+0x260>
 8000c68:	185c      	adds	r4, r3, r1
 8000c6a:	429c      	cmp	r4, r3
 8000c6c:	419b      	sbcs	r3, r3
 8000c6e:	4440      	add	r0, r8
 8000c70:	425b      	negs	r3, r3
 8000c72:	18c7      	adds	r7, r0, r3
 8000c74:	023b      	lsls	r3, r7, #8
 8000c76:	d400      	bmi.n	8000c7a <__aeabi_dadd+0x5fe>
 8000c78:	e625      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000c7a:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <__aeabi_dadd+0x674>)
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	401f      	ands	r7, r3
 8000c80:	e621      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000c82:	0004      	movs	r4, r0
 8000c84:	3a20      	subs	r2, #32
 8000c86:	40d4      	lsrs	r4, r2
 8000c88:	4662      	mov	r2, ip
 8000c8a:	2a20      	cmp	r2, #32
 8000c8c:	d004      	beq.n	8000c98 <__aeabi_dadd+0x61c>
 8000c8e:	2240      	movs	r2, #64	; 0x40
 8000c90:	4666      	mov	r6, ip
 8000c92:	1b92      	subs	r2, r2, r6
 8000c94:	4090      	lsls	r0, r2
 8000c96:	4303      	orrs	r3, r0
 8000c98:	1e5a      	subs	r2, r3, #1
 8000c9a:	4193      	sbcs	r3, r2
 8000c9c:	431c      	orrs	r4, r3
 8000c9e:	e67e      	b.n	800099e <__aeabi_dadd+0x322>
 8000ca0:	185c      	adds	r4, r3, r1
 8000ca2:	428c      	cmp	r4, r1
 8000ca4:	4189      	sbcs	r1, r1
 8000ca6:	4440      	add	r0, r8
 8000ca8:	4249      	negs	r1, r1
 8000caa:	1847      	adds	r7, r0, r1
 8000cac:	e6dd      	b.n	8000a6a <__aeabi_dadd+0x3ee>
 8000cae:	0023      	movs	r3, r4
 8000cb0:	433b      	orrs	r3, r7
 8000cb2:	d100      	bne.n	8000cb6 <__aeabi_dadd+0x63a>
 8000cb4:	e6ad      	b.n	8000a12 <__aeabi_dadd+0x396>
 8000cb6:	e606      	b.n	80008c6 <__aeabi_dadd+0x24a>
 8000cb8:	0744      	lsls	r4, r0, #29
 8000cba:	4323      	orrs	r3, r4
 8000cbc:	2480      	movs	r4, #128	; 0x80
 8000cbe:	08c0      	lsrs	r0, r0, #3
 8000cc0:	0324      	lsls	r4, r4, #12
 8000cc2:	4220      	tst	r0, r4
 8000cc4:	d008      	beq.n	8000cd8 <__aeabi_dadd+0x65c>
 8000cc6:	4642      	mov	r2, r8
 8000cc8:	08d6      	lsrs	r6, r2, #3
 8000cca:	4226      	tst	r6, r4
 8000ccc:	d104      	bne.n	8000cd8 <__aeabi_dadd+0x65c>
 8000cce:	4655      	mov	r5, sl
 8000cd0:	0030      	movs	r0, r6
 8000cd2:	08cb      	lsrs	r3, r1, #3
 8000cd4:	0751      	lsls	r1, r2, #29
 8000cd6:	430b      	orrs	r3, r1
 8000cd8:	0f5a      	lsrs	r2, r3, #29
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	0752      	lsls	r2, r2, #29
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	e619      	b.n	8000918 <__aeabi_dadd+0x29c>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4a01      	ldr	r2, [pc, #4]	; (8000cec <__aeabi_dadd+0x670>)
 8000ce8:	001f      	movs	r7, r3
 8000cea:	e55e      	b.n	80007aa <__aeabi_dadd+0x12e>
 8000cec:	000007ff 	.word	0x000007ff
 8000cf0:	ff7fffff 	.word	0xff7fffff

08000cf4 <__aeabi_ddiv>:
 8000cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf6:	4657      	mov	r7, sl
 8000cf8:	464e      	mov	r6, r9
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	46de      	mov	lr, fp
 8000cfe:	b5e0      	push	{r5, r6, r7, lr}
 8000d00:	4681      	mov	r9, r0
 8000d02:	0005      	movs	r5, r0
 8000d04:	030c      	lsls	r4, r1, #12
 8000d06:	0048      	lsls	r0, r1, #1
 8000d08:	4692      	mov	sl, r2
 8000d0a:	001f      	movs	r7, r3
 8000d0c:	b085      	sub	sp, #20
 8000d0e:	0b24      	lsrs	r4, r4, #12
 8000d10:	0d40      	lsrs	r0, r0, #21
 8000d12:	0fce      	lsrs	r6, r1, #31
 8000d14:	2800      	cmp	r0, #0
 8000d16:	d100      	bne.n	8000d1a <__aeabi_ddiv+0x26>
 8000d18:	e156      	b.n	8000fc8 <__aeabi_ddiv+0x2d4>
 8000d1a:	4bd4      	ldr	r3, [pc, #848]	; (800106c <__aeabi_ddiv+0x378>)
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_ddiv+0x2e>
 8000d20:	e172      	b.n	8001008 <__aeabi_ddiv+0x314>
 8000d22:	0f6b      	lsrs	r3, r5, #29
 8000d24:	00e4      	lsls	r4, r4, #3
 8000d26:	431c      	orrs	r4, r3
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	041b      	lsls	r3, r3, #16
 8000d2c:	4323      	orrs	r3, r4
 8000d2e:	4698      	mov	r8, r3
 8000d30:	4bcf      	ldr	r3, [pc, #828]	; (8001070 <__aeabi_ddiv+0x37c>)
 8000d32:	00ed      	lsls	r5, r5, #3
 8000d34:	469b      	mov	fp, r3
 8000d36:	2300      	movs	r3, #0
 8000d38:	4699      	mov	r9, r3
 8000d3a:	4483      	add	fp, r0
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	033c      	lsls	r4, r7, #12
 8000d40:	007b      	lsls	r3, r7, #1
 8000d42:	4650      	mov	r0, sl
 8000d44:	0b24      	lsrs	r4, r4, #12
 8000d46:	0d5b      	lsrs	r3, r3, #21
 8000d48:	0fff      	lsrs	r7, r7, #31
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_ddiv+0x5c>
 8000d4e:	e11f      	b.n	8000f90 <__aeabi_ddiv+0x29c>
 8000d50:	4ac6      	ldr	r2, [pc, #792]	; (800106c <__aeabi_ddiv+0x378>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d100      	bne.n	8000d58 <__aeabi_ddiv+0x64>
 8000d56:	e162      	b.n	800101e <__aeabi_ddiv+0x32a>
 8000d58:	49c5      	ldr	r1, [pc, #788]	; (8001070 <__aeabi_ddiv+0x37c>)
 8000d5a:	0f42      	lsrs	r2, r0, #29
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	00e4      	lsls	r4, r4, #3
 8000d60:	4659      	mov	r1, fp
 8000d62:	4314      	orrs	r4, r2
 8000d64:	2280      	movs	r2, #128	; 0x80
 8000d66:	4463      	add	r3, ip
 8000d68:	0412      	lsls	r2, r2, #16
 8000d6a:	1acb      	subs	r3, r1, r3
 8000d6c:	4314      	orrs	r4, r2
 8000d6e:	469b      	mov	fp, r3
 8000d70:	00c2      	lsls	r2, r0, #3
 8000d72:	2000      	movs	r0, #0
 8000d74:	0033      	movs	r3, r6
 8000d76:	407b      	eors	r3, r7
 8000d78:	469a      	mov	sl, r3
 8000d7a:	464b      	mov	r3, r9
 8000d7c:	2b0f      	cmp	r3, #15
 8000d7e:	d827      	bhi.n	8000dd0 <__aeabi_ddiv+0xdc>
 8000d80:	49bc      	ldr	r1, [pc, #752]	; (8001074 <__aeabi_ddiv+0x380>)
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	58cb      	ldr	r3, [r1, r3]
 8000d86:	469f      	mov	pc, r3
 8000d88:	46b2      	mov	sl, r6
 8000d8a:	9b00      	ldr	r3, [sp, #0]
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d016      	beq.n	8000dbe <__aeabi_ddiv+0xca>
 8000d90:	2b03      	cmp	r3, #3
 8000d92:	d100      	bne.n	8000d96 <__aeabi_ddiv+0xa2>
 8000d94:	e28e      	b.n	80012b4 <__aeabi_ddiv+0x5c0>
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d000      	beq.n	8000d9c <__aeabi_ddiv+0xa8>
 8000d9a:	e0d9      	b.n	8000f50 <__aeabi_ddiv+0x25c>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	2400      	movs	r4, #0
 8000da0:	2500      	movs	r5, #0
 8000da2:	4652      	mov	r2, sl
 8000da4:	051b      	lsls	r3, r3, #20
 8000da6:	4323      	orrs	r3, r4
 8000da8:	07d2      	lsls	r2, r2, #31
 8000daa:	4313      	orrs	r3, r2
 8000dac:	0028      	movs	r0, r5
 8000dae:	0019      	movs	r1, r3
 8000db0:	b005      	add	sp, #20
 8000db2:	bcf0      	pop	{r4, r5, r6, r7}
 8000db4:	46bb      	mov	fp, r7
 8000db6:	46b2      	mov	sl, r6
 8000db8:	46a9      	mov	r9, r5
 8000dba:	46a0      	mov	r8, r4
 8000dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dbe:	2400      	movs	r4, #0
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	4baa      	ldr	r3, [pc, #680]	; (800106c <__aeabi_ddiv+0x378>)
 8000dc4:	e7ed      	b.n	8000da2 <__aeabi_ddiv+0xae>
 8000dc6:	46ba      	mov	sl, r7
 8000dc8:	46a0      	mov	r8, r4
 8000dca:	0015      	movs	r5, r2
 8000dcc:	9000      	str	r0, [sp, #0]
 8000dce:	e7dc      	b.n	8000d8a <__aeabi_ddiv+0x96>
 8000dd0:	4544      	cmp	r4, r8
 8000dd2:	d200      	bcs.n	8000dd6 <__aeabi_ddiv+0xe2>
 8000dd4:	e1c7      	b.n	8001166 <__aeabi_ddiv+0x472>
 8000dd6:	d100      	bne.n	8000dda <__aeabi_ddiv+0xe6>
 8000dd8:	e1c2      	b.n	8001160 <__aeabi_ddiv+0x46c>
 8000dda:	2301      	movs	r3, #1
 8000ddc:	425b      	negs	r3, r3
 8000dde:	469c      	mov	ip, r3
 8000de0:	002e      	movs	r6, r5
 8000de2:	4640      	mov	r0, r8
 8000de4:	2500      	movs	r5, #0
 8000de6:	44e3      	add	fp, ip
 8000de8:	0223      	lsls	r3, r4, #8
 8000dea:	0e14      	lsrs	r4, r2, #24
 8000dec:	431c      	orrs	r4, r3
 8000dee:	0c1b      	lsrs	r3, r3, #16
 8000df0:	4699      	mov	r9, r3
 8000df2:	0423      	lsls	r3, r4, #16
 8000df4:	0c1f      	lsrs	r7, r3, #16
 8000df6:	0212      	lsls	r2, r2, #8
 8000df8:	4649      	mov	r1, r9
 8000dfa:	9200      	str	r2, [sp, #0]
 8000dfc:	9701      	str	r7, [sp, #4]
 8000dfe:	f7ff fa23 	bl	8000248 <__aeabi_uidivmod>
 8000e02:	0002      	movs	r2, r0
 8000e04:	437a      	muls	r2, r7
 8000e06:	040b      	lsls	r3, r1, #16
 8000e08:	0c31      	lsrs	r1, r6, #16
 8000e0a:	4680      	mov	r8, r0
 8000e0c:	4319      	orrs	r1, r3
 8000e0e:	428a      	cmp	r2, r1
 8000e10:	d907      	bls.n	8000e22 <__aeabi_ddiv+0x12e>
 8000e12:	2301      	movs	r3, #1
 8000e14:	425b      	negs	r3, r3
 8000e16:	469c      	mov	ip, r3
 8000e18:	1909      	adds	r1, r1, r4
 8000e1a:	44e0      	add	r8, ip
 8000e1c:	428c      	cmp	r4, r1
 8000e1e:	d800      	bhi.n	8000e22 <__aeabi_ddiv+0x12e>
 8000e20:	e207      	b.n	8001232 <__aeabi_ddiv+0x53e>
 8000e22:	1a88      	subs	r0, r1, r2
 8000e24:	4649      	mov	r1, r9
 8000e26:	f7ff fa0f 	bl	8000248 <__aeabi_uidivmod>
 8000e2a:	0409      	lsls	r1, r1, #16
 8000e2c:	468c      	mov	ip, r1
 8000e2e:	0431      	lsls	r1, r6, #16
 8000e30:	4666      	mov	r6, ip
 8000e32:	9a01      	ldr	r2, [sp, #4]
 8000e34:	0c09      	lsrs	r1, r1, #16
 8000e36:	4342      	muls	r2, r0
 8000e38:	0003      	movs	r3, r0
 8000e3a:	4331      	orrs	r1, r6
 8000e3c:	428a      	cmp	r2, r1
 8000e3e:	d904      	bls.n	8000e4a <__aeabi_ddiv+0x156>
 8000e40:	1909      	adds	r1, r1, r4
 8000e42:	3b01      	subs	r3, #1
 8000e44:	428c      	cmp	r4, r1
 8000e46:	d800      	bhi.n	8000e4a <__aeabi_ddiv+0x156>
 8000e48:	e1ed      	b.n	8001226 <__aeabi_ddiv+0x532>
 8000e4a:	1a88      	subs	r0, r1, r2
 8000e4c:	4642      	mov	r2, r8
 8000e4e:	0412      	lsls	r2, r2, #16
 8000e50:	431a      	orrs	r2, r3
 8000e52:	4690      	mov	r8, r2
 8000e54:	4641      	mov	r1, r8
 8000e56:	9b00      	ldr	r3, [sp, #0]
 8000e58:	040e      	lsls	r6, r1, #16
 8000e5a:	0c1b      	lsrs	r3, r3, #16
 8000e5c:	001f      	movs	r7, r3
 8000e5e:	9302      	str	r3, [sp, #8]
 8000e60:	9b00      	ldr	r3, [sp, #0]
 8000e62:	0c36      	lsrs	r6, r6, #16
 8000e64:	041b      	lsls	r3, r3, #16
 8000e66:	0c19      	lsrs	r1, r3, #16
 8000e68:	000b      	movs	r3, r1
 8000e6a:	4373      	muls	r3, r6
 8000e6c:	0c12      	lsrs	r2, r2, #16
 8000e6e:	437e      	muls	r6, r7
 8000e70:	9103      	str	r1, [sp, #12]
 8000e72:	4351      	muls	r1, r2
 8000e74:	437a      	muls	r2, r7
 8000e76:	0c1f      	lsrs	r7, r3, #16
 8000e78:	46bc      	mov	ip, r7
 8000e7a:	1876      	adds	r6, r6, r1
 8000e7c:	4466      	add	r6, ip
 8000e7e:	42b1      	cmp	r1, r6
 8000e80:	d903      	bls.n	8000e8a <__aeabi_ddiv+0x196>
 8000e82:	2180      	movs	r1, #128	; 0x80
 8000e84:	0249      	lsls	r1, r1, #9
 8000e86:	468c      	mov	ip, r1
 8000e88:	4462      	add	r2, ip
 8000e8a:	0c31      	lsrs	r1, r6, #16
 8000e8c:	188a      	adds	r2, r1, r2
 8000e8e:	0431      	lsls	r1, r6, #16
 8000e90:	041e      	lsls	r6, r3, #16
 8000e92:	0c36      	lsrs	r6, r6, #16
 8000e94:	198e      	adds	r6, r1, r6
 8000e96:	4290      	cmp	r0, r2
 8000e98:	d302      	bcc.n	8000ea0 <__aeabi_ddiv+0x1ac>
 8000e9a:	d112      	bne.n	8000ec2 <__aeabi_ddiv+0x1ce>
 8000e9c:	42b5      	cmp	r5, r6
 8000e9e:	d210      	bcs.n	8000ec2 <__aeabi_ddiv+0x1ce>
 8000ea0:	4643      	mov	r3, r8
 8000ea2:	1e59      	subs	r1, r3, #1
 8000ea4:	9b00      	ldr	r3, [sp, #0]
 8000ea6:	469c      	mov	ip, r3
 8000ea8:	4465      	add	r5, ip
 8000eaa:	001f      	movs	r7, r3
 8000eac:	429d      	cmp	r5, r3
 8000eae:	419b      	sbcs	r3, r3
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	191b      	adds	r3, r3, r4
 8000eb4:	18c0      	adds	r0, r0, r3
 8000eb6:	4284      	cmp	r4, r0
 8000eb8:	d200      	bcs.n	8000ebc <__aeabi_ddiv+0x1c8>
 8000eba:	e1a0      	b.n	80011fe <__aeabi_ddiv+0x50a>
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_ddiv+0x1cc>
 8000ebe:	e19b      	b.n	80011f8 <__aeabi_ddiv+0x504>
 8000ec0:	4688      	mov	r8, r1
 8000ec2:	1bae      	subs	r6, r5, r6
 8000ec4:	42b5      	cmp	r5, r6
 8000ec6:	41ad      	sbcs	r5, r5
 8000ec8:	1a80      	subs	r0, r0, r2
 8000eca:	426d      	negs	r5, r5
 8000ecc:	1b40      	subs	r0, r0, r5
 8000ece:	4284      	cmp	r4, r0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x1e0>
 8000ed2:	e1d5      	b.n	8001280 <__aeabi_ddiv+0x58c>
 8000ed4:	4649      	mov	r1, r9
 8000ed6:	f7ff f9b7 	bl	8000248 <__aeabi_uidivmod>
 8000eda:	9a01      	ldr	r2, [sp, #4]
 8000edc:	040b      	lsls	r3, r1, #16
 8000ede:	4342      	muls	r2, r0
 8000ee0:	0c31      	lsrs	r1, r6, #16
 8000ee2:	0005      	movs	r5, r0
 8000ee4:	4319      	orrs	r1, r3
 8000ee6:	428a      	cmp	r2, r1
 8000ee8:	d900      	bls.n	8000eec <__aeabi_ddiv+0x1f8>
 8000eea:	e16c      	b.n	80011c6 <__aeabi_ddiv+0x4d2>
 8000eec:	1a88      	subs	r0, r1, r2
 8000eee:	4649      	mov	r1, r9
 8000ef0:	f7ff f9aa 	bl	8000248 <__aeabi_uidivmod>
 8000ef4:	9a01      	ldr	r2, [sp, #4]
 8000ef6:	0436      	lsls	r6, r6, #16
 8000ef8:	4342      	muls	r2, r0
 8000efa:	0409      	lsls	r1, r1, #16
 8000efc:	0c36      	lsrs	r6, r6, #16
 8000efe:	0003      	movs	r3, r0
 8000f00:	430e      	orrs	r6, r1
 8000f02:	42b2      	cmp	r2, r6
 8000f04:	d900      	bls.n	8000f08 <__aeabi_ddiv+0x214>
 8000f06:	e153      	b.n	80011b0 <__aeabi_ddiv+0x4bc>
 8000f08:	9803      	ldr	r0, [sp, #12]
 8000f0a:	1ab6      	subs	r6, r6, r2
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	042d      	lsls	r5, r5, #16
 8000f10:	431d      	orrs	r5, r3
 8000f12:	9f02      	ldr	r7, [sp, #8]
 8000f14:	042b      	lsls	r3, r5, #16
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	435a      	muls	r2, r3
 8000f1a:	437b      	muls	r3, r7
 8000f1c:	469c      	mov	ip, r3
 8000f1e:	0c29      	lsrs	r1, r5, #16
 8000f20:	4348      	muls	r0, r1
 8000f22:	0c13      	lsrs	r3, r2, #16
 8000f24:	4484      	add	ip, r0
 8000f26:	4463      	add	r3, ip
 8000f28:	4379      	muls	r1, r7
 8000f2a:	4298      	cmp	r0, r3
 8000f2c:	d903      	bls.n	8000f36 <__aeabi_ddiv+0x242>
 8000f2e:	2080      	movs	r0, #128	; 0x80
 8000f30:	0240      	lsls	r0, r0, #9
 8000f32:	4684      	mov	ip, r0
 8000f34:	4461      	add	r1, ip
 8000f36:	0c18      	lsrs	r0, r3, #16
 8000f38:	0412      	lsls	r2, r2, #16
 8000f3a:	041b      	lsls	r3, r3, #16
 8000f3c:	0c12      	lsrs	r2, r2, #16
 8000f3e:	1841      	adds	r1, r0, r1
 8000f40:	189b      	adds	r3, r3, r2
 8000f42:	428e      	cmp	r6, r1
 8000f44:	d200      	bcs.n	8000f48 <__aeabi_ddiv+0x254>
 8000f46:	e0ff      	b.n	8001148 <__aeabi_ddiv+0x454>
 8000f48:	d100      	bne.n	8000f4c <__aeabi_ddiv+0x258>
 8000f4a:	e0fa      	b.n	8001142 <__aeabi_ddiv+0x44e>
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	431d      	orrs	r5, r3
 8000f50:	4a49      	ldr	r2, [pc, #292]	; (8001078 <__aeabi_ddiv+0x384>)
 8000f52:	445a      	add	r2, fp
 8000f54:	2a00      	cmp	r2, #0
 8000f56:	dc00      	bgt.n	8000f5a <__aeabi_ddiv+0x266>
 8000f58:	e0aa      	b.n	80010b0 <__aeabi_ddiv+0x3bc>
 8000f5a:	076b      	lsls	r3, r5, #29
 8000f5c:	d000      	beq.n	8000f60 <__aeabi_ddiv+0x26c>
 8000f5e:	e13d      	b.n	80011dc <__aeabi_ddiv+0x4e8>
 8000f60:	08ed      	lsrs	r5, r5, #3
 8000f62:	4643      	mov	r3, r8
 8000f64:	01db      	lsls	r3, r3, #7
 8000f66:	d506      	bpl.n	8000f76 <__aeabi_ddiv+0x282>
 8000f68:	4642      	mov	r2, r8
 8000f6a:	4b44      	ldr	r3, [pc, #272]	; (800107c <__aeabi_ddiv+0x388>)
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	4690      	mov	r8, r2
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	00d2      	lsls	r2, r2, #3
 8000f74:	445a      	add	r2, fp
 8000f76:	4b42      	ldr	r3, [pc, #264]	; (8001080 <__aeabi_ddiv+0x38c>)
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	dd00      	ble.n	8000f7e <__aeabi_ddiv+0x28a>
 8000f7c:	e71f      	b.n	8000dbe <__aeabi_ddiv+0xca>
 8000f7e:	4643      	mov	r3, r8
 8000f80:	075b      	lsls	r3, r3, #29
 8000f82:	431d      	orrs	r5, r3
 8000f84:	4643      	mov	r3, r8
 8000f86:	0552      	lsls	r2, r2, #21
 8000f88:	025c      	lsls	r4, r3, #9
 8000f8a:	0b24      	lsrs	r4, r4, #12
 8000f8c:	0d53      	lsrs	r3, r2, #21
 8000f8e:	e708      	b.n	8000da2 <__aeabi_ddiv+0xae>
 8000f90:	4652      	mov	r2, sl
 8000f92:	4322      	orrs	r2, r4
 8000f94:	d100      	bne.n	8000f98 <__aeabi_ddiv+0x2a4>
 8000f96:	e07b      	b.n	8001090 <__aeabi_ddiv+0x39c>
 8000f98:	2c00      	cmp	r4, #0
 8000f9a:	d100      	bne.n	8000f9e <__aeabi_ddiv+0x2aa>
 8000f9c:	e0fa      	b.n	8001194 <__aeabi_ddiv+0x4a0>
 8000f9e:	0020      	movs	r0, r4
 8000fa0:	f001 f952 	bl	8002248 <__clzsi2>
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	3a0b      	subs	r2, #11
 8000fa8:	231d      	movs	r3, #29
 8000faa:	0001      	movs	r1, r0
 8000fac:	1a9b      	subs	r3, r3, r2
 8000fae:	4652      	mov	r2, sl
 8000fb0:	3908      	subs	r1, #8
 8000fb2:	40da      	lsrs	r2, r3
 8000fb4:	408c      	lsls	r4, r1
 8000fb6:	4314      	orrs	r4, r2
 8000fb8:	4652      	mov	r2, sl
 8000fba:	408a      	lsls	r2, r1
 8000fbc:	4b31      	ldr	r3, [pc, #196]	; (8001084 <__aeabi_ddiv+0x390>)
 8000fbe:	4458      	add	r0, fp
 8000fc0:	469b      	mov	fp, r3
 8000fc2:	4483      	add	fp, r0
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	e6d5      	b.n	8000d74 <__aeabi_ddiv+0x80>
 8000fc8:	464b      	mov	r3, r9
 8000fca:	4323      	orrs	r3, r4
 8000fcc:	4698      	mov	r8, r3
 8000fce:	d044      	beq.n	800105a <__aeabi_ddiv+0x366>
 8000fd0:	2c00      	cmp	r4, #0
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_ddiv+0x2e2>
 8000fd4:	e0ce      	b.n	8001174 <__aeabi_ddiv+0x480>
 8000fd6:	0020      	movs	r0, r4
 8000fd8:	f001 f936 	bl	8002248 <__clzsi2>
 8000fdc:	0001      	movs	r1, r0
 8000fde:	0002      	movs	r2, r0
 8000fe0:	390b      	subs	r1, #11
 8000fe2:	231d      	movs	r3, #29
 8000fe4:	1a5b      	subs	r3, r3, r1
 8000fe6:	4649      	mov	r1, r9
 8000fe8:	0010      	movs	r0, r2
 8000fea:	40d9      	lsrs	r1, r3
 8000fec:	3808      	subs	r0, #8
 8000fee:	4084      	lsls	r4, r0
 8000ff0:	000b      	movs	r3, r1
 8000ff2:	464d      	mov	r5, r9
 8000ff4:	4323      	orrs	r3, r4
 8000ff6:	4698      	mov	r8, r3
 8000ff8:	4085      	lsls	r5, r0
 8000ffa:	4823      	ldr	r0, [pc, #140]	; (8001088 <__aeabi_ddiv+0x394>)
 8000ffc:	1a83      	subs	r3, r0, r2
 8000ffe:	469b      	mov	fp, r3
 8001000:	2300      	movs	r3, #0
 8001002:	4699      	mov	r9, r3
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	e69a      	b.n	8000d3e <__aeabi_ddiv+0x4a>
 8001008:	464b      	mov	r3, r9
 800100a:	4323      	orrs	r3, r4
 800100c:	4698      	mov	r8, r3
 800100e:	d11d      	bne.n	800104c <__aeabi_ddiv+0x358>
 8001010:	2308      	movs	r3, #8
 8001012:	4699      	mov	r9, r3
 8001014:	3b06      	subs	r3, #6
 8001016:	2500      	movs	r5, #0
 8001018:	4683      	mov	fp, r0
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	e68f      	b.n	8000d3e <__aeabi_ddiv+0x4a>
 800101e:	4652      	mov	r2, sl
 8001020:	4322      	orrs	r2, r4
 8001022:	d109      	bne.n	8001038 <__aeabi_ddiv+0x344>
 8001024:	2302      	movs	r3, #2
 8001026:	4649      	mov	r1, r9
 8001028:	4319      	orrs	r1, r3
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <__aeabi_ddiv+0x398>)
 800102c:	4689      	mov	r9, r1
 800102e:	469c      	mov	ip, r3
 8001030:	2400      	movs	r4, #0
 8001032:	2002      	movs	r0, #2
 8001034:	44e3      	add	fp, ip
 8001036:	e69d      	b.n	8000d74 <__aeabi_ddiv+0x80>
 8001038:	2303      	movs	r3, #3
 800103a:	464a      	mov	r2, r9
 800103c:	431a      	orrs	r2, r3
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <__aeabi_ddiv+0x398>)
 8001040:	4691      	mov	r9, r2
 8001042:	469c      	mov	ip, r3
 8001044:	4652      	mov	r2, sl
 8001046:	2003      	movs	r0, #3
 8001048:	44e3      	add	fp, ip
 800104a:	e693      	b.n	8000d74 <__aeabi_ddiv+0x80>
 800104c:	230c      	movs	r3, #12
 800104e:	4699      	mov	r9, r3
 8001050:	3b09      	subs	r3, #9
 8001052:	46a0      	mov	r8, r4
 8001054:	4683      	mov	fp, r0
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	e671      	b.n	8000d3e <__aeabi_ddiv+0x4a>
 800105a:	2304      	movs	r3, #4
 800105c:	4699      	mov	r9, r3
 800105e:	2300      	movs	r3, #0
 8001060:	469b      	mov	fp, r3
 8001062:	3301      	adds	r3, #1
 8001064:	2500      	movs	r5, #0
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	e669      	b.n	8000d3e <__aeabi_ddiv+0x4a>
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	000007ff 	.word	0x000007ff
 8001070:	fffffc01 	.word	0xfffffc01
 8001074:	080093f8 	.word	0x080093f8
 8001078:	000003ff 	.word	0x000003ff
 800107c:	feffffff 	.word	0xfeffffff
 8001080:	000007fe 	.word	0x000007fe
 8001084:	000003f3 	.word	0x000003f3
 8001088:	fffffc0d 	.word	0xfffffc0d
 800108c:	fffff801 	.word	0xfffff801
 8001090:	4649      	mov	r1, r9
 8001092:	2301      	movs	r3, #1
 8001094:	4319      	orrs	r1, r3
 8001096:	4689      	mov	r9, r1
 8001098:	2400      	movs	r4, #0
 800109a:	2001      	movs	r0, #1
 800109c:	e66a      	b.n	8000d74 <__aeabi_ddiv+0x80>
 800109e:	2300      	movs	r3, #0
 80010a0:	2480      	movs	r4, #128	; 0x80
 80010a2:	469a      	mov	sl, r3
 80010a4:	2500      	movs	r5, #0
 80010a6:	4b8a      	ldr	r3, [pc, #552]	; (80012d0 <__aeabi_ddiv+0x5dc>)
 80010a8:	0324      	lsls	r4, r4, #12
 80010aa:	e67a      	b.n	8000da2 <__aeabi_ddiv+0xae>
 80010ac:	2501      	movs	r5, #1
 80010ae:	426d      	negs	r5, r5
 80010b0:	2301      	movs	r3, #1
 80010b2:	1a9b      	subs	r3, r3, r2
 80010b4:	2b38      	cmp	r3, #56	; 0x38
 80010b6:	dd00      	ble.n	80010ba <__aeabi_ddiv+0x3c6>
 80010b8:	e670      	b.n	8000d9c <__aeabi_ddiv+0xa8>
 80010ba:	2b1f      	cmp	r3, #31
 80010bc:	dc00      	bgt.n	80010c0 <__aeabi_ddiv+0x3cc>
 80010be:	e0bf      	b.n	8001240 <__aeabi_ddiv+0x54c>
 80010c0:	211f      	movs	r1, #31
 80010c2:	4249      	negs	r1, r1
 80010c4:	1a8a      	subs	r2, r1, r2
 80010c6:	4641      	mov	r1, r8
 80010c8:	40d1      	lsrs	r1, r2
 80010ca:	000a      	movs	r2, r1
 80010cc:	2b20      	cmp	r3, #32
 80010ce:	d004      	beq.n	80010da <__aeabi_ddiv+0x3e6>
 80010d0:	4641      	mov	r1, r8
 80010d2:	4b80      	ldr	r3, [pc, #512]	; (80012d4 <__aeabi_ddiv+0x5e0>)
 80010d4:	445b      	add	r3, fp
 80010d6:	4099      	lsls	r1, r3
 80010d8:	430d      	orrs	r5, r1
 80010da:	1e6b      	subs	r3, r5, #1
 80010dc:	419d      	sbcs	r5, r3
 80010de:	2307      	movs	r3, #7
 80010e0:	432a      	orrs	r2, r5
 80010e2:	001d      	movs	r5, r3
 80010e4:	2400      	movs	r4, #0
 80010e6:	4015      	ands	r5, r2
 80010e8:	4213      	tst	r3, r2
 80010ea:	d100      	bne.n	80010ee <__aeabi_ddiv+0x3fa>
 80010ec:	e0d4      	b.n	8001298 <__aeabi_ddiv+0x5a4>
 80010ee:	210f      	movs	r1, #15
 80010f0:	2300      	movs	r3, #0
 80010f2:	4011      	ands	r1, r2
 80010f4:	2904      	cmp	r1, #4
 80010f6:	d100      	bne.n	80010fa <__aeabi_ddiv+0x406>
 80010f8:	e0cb      	b.n	8001292 <__aeabi_ddiv+0x59e>
 80010fa:	1d11      	adds	r1, r2, #4
 80010fc:	4291      	cmp	r1, r2
 80010fe:	4192      	sbcs	r2, r2
 8001100:	4252      	negs	r2, r2
 8001102:	189b      	adds	r3, r3, r2
 8001104:	000a      	movs	r2, r1
 8001106:	0219      	lsls	r1, r3, #8
 8001108:	d400      	bmi.n	800110c <__aeabi_ddiv+0x418>
 800110a:	e0c2      	b.n	8001292 <__aeabi_ddiv+0x59e>
 800110c:	2301      	movs	r3, #1
 800110e:	2400      	movs	r4, #0
 8001110:	2500      	movs	r5, #0
 8001112:	e646      	b.n	8000da2 <__aeabi_ddiv+0xae>
 8001114:	2380      	movs	r3, #128	; 0x80
 8001116:	4641      	mov	r1, r8
 8001118:	031b      	lsls	r3, r3, #12
 800111a:	4219      	tst	r1, r3
 800111c:	d008      	beq.n	8001130 <__aeabi_ddiv+0x43c>
 800111e:	421c      	tst	r4, r3
 8001120:	d106      	bne.n	8001130 <__aeabi_ddiv+0x43c>
 8001122:	431c      	orrs	r4, r3
 8001124:	0324      	lsls	r4, r4, #12
 8001126:	46ba      	mov	sl, r7
 8001128:	0015      	movs	r5, r2
 800112a:	4b69      	ldr	r3, [pc, #420]	; (80012d0 <__aeabi_ddiv+0x5dc>)
 800112c:	0b24      	lsrs	r4, r4, #12
 800112e:	e638      	b.n	8000da2 <__aeabi_ddiv+0xae>
 8001130:	2480      	movs	r4, #128	; 0x80
 8001132:	4643      	mov	r3, r8
 8001134:	0324      	lsls	r4, r4, #12
 8001136:	431c      	orrs	r4, r3
 8001138:	0324      	lsls	r4, r4, #12
 800113a:	46b2      	mov	sl, r6
 800113c:	4b64      	ldr	r3, [pc, #400]	; (80012d0 <__aeabi_ddiv+0x5dc>)
 800113e:	0b24      	lsrs	r4, r4, #12
 8001140:	e62f      	b.n	8000da2 <__aeabi_ddiv+0xae>
 8001142:	2b00      	cmp	r3, #0
 8001144:	d100      	bne.n	8001148 <__aeabi_ddiv+0x454>
 8001146:	e703      	b.n	8000f50 <__aeabi_ddiv+0x25c>
 8001148:	19a6      	adds	r6, r4, r6
 800114a:	1e68      	subs	r0, r5, #1
 800114c:	42a6      	cmp	r6, r4
 800114e:	d200      	bcs.n	8001152 <__aeabi_ddiv+0x45e>
 8001150:	e08d      	b.n	800126e <__aeabi_ddiv+0x57a>
 8001152:	428e      	cmp	r6, r1
 8001154:	d200      	bcs.n	8001158 <__aeabi_ddiv+0x464>
 8001156:	e0a3      	b.n	80012a0 <__aeabi_ddiv+0x5ac>
 8001158:	d100      	bne.n	800115c <__aeabi_ddiv+0x468>
 800115a:	e0b3      	b.n	80012c4 <__aeabi_ddiv+0x5d0>
 800115c:	0005      	movs	r5, r0
 800115e:	e6f5      	b.n	8000f4c <__aeabi_ddiv+0x258>
 8001160:	42aa      	cmp	r2, r5
 8001162:	d900      	bls.n	8001166 <__aeabi_ddiv+0x472>
 8001164:	e639      	b.n	8000dda <__aeabi_ddiv+0xe6>
 8001166:	4643      	mov	r3, r8
 8001168:	07de      	lsls	r6, r3, #31
 800116a:	0858      	lsrs	r0, r3, #1
 800116c:	086b      	lsrs	r3, r5, #1
 800116e:	431e      	orrs	r6, r3
 8001170:	07ed      	lsls	r5, r5, #31
 8001172:	e639      	b.n	8000de8 <__aeabi_ddiv+0xf4>
 8001174:	4648      	mov	r0, r9
 8001176:	f001 f867 	bl	8002248 <__clzsi2>
 800117a:	0001      	movs	r1, r0
 800117c:	0002      	movs	r2, r0
 800117e:	3115      	adds	r1, #21
 8001180:	3220      	adds	r2, #32
 8001182:	291c      	cmp	r1, #28
 8001184:	dc00      	bgt.n	8001188 <__aeabi_ddiv+0x494>
 8001186:	e72c      	b.n	8000fe2 <__aeabi_ddiv+0x2ee>
 8001188:	464b      	mov	r3, r9
 800118a:	3808      	subs	r0, #8
 800118c:	4083      	lsls	r3, r0
 800118e:	2500      	movs	r5, #0
 8001190:	4698      	mov	r8, r3
 8001192:	e732      	b.n	8000ffa <__aeabi_ddiv+0x306>
 8001194:	f001 f858 	bl	8002248 <__clzsi2>
 8001198:	0003      	movs	r3, r0
 800119a:	001a      	movs	r2, r3
 800119c:	3215      	adds	r2, #21
 800119e:	3020      	adds	r0, #32
 80011a0:	2a1c      	cmp	r2, #28
 80011a2:	dc00      	bgt.n	80011a6 <__aeabi_ddiv+0x4b2>
 80011a4:	e700      	b.n	8000fa8 <__aeabi_ddiv+0x2b4>
 80011a6:	4654      	mov	r4, sl
 80011a8:	3b08      	subs	r3, #8
 80011aa:	2200      	movs	r2, #0
 80011ac:	409c      	lsls	r4, r3
 80011ae:	e705      	b.n	8000fbc <__aeabi_ddiv+0x2c8>
 80011b0:	1936      	adds	r6, r6, r4
 80011b2:	3b01      	subs	r3, #1
 80011b4:	42b4      	cmp	r4, r6
 80011b6:	d900      	bls.n	80011ba <__aeabi_ddiv+0x4c6>
 80011b8:	e6a6      	b.n	8000f08 <__aeabi_ddiv+0x214>
 80011ba:	42b2      	cmp	r2, r6
 80011bc:	d800      	bhi.n	80011c0 <__aeabi_ddiv+0x4cc>
 80011be:	e6a3      	b.n	8000f08 <__aeabi_ddiv+0x214>
 80011c0:	1e83      	subs	r3, r0, #2
 80011c2:	1936      	adds	r6, r6, r4
 80011c4:	e6a0      	b.n	8000f08 <__aeabi_ddiv+0x214>
 80011c6:	1909      	adds	r1, r1, r4
 80011c8:	3d01      	subs	r5, #1
 80011ca:	428c      	cmp	r4, r1
 80011cc:	d900      	bls.n	80011d0 <__aeabi_ddiv+0x4dc>
 80011ce:	e68d      	b.n	8000eec <__aeabi_ddiv+0x1f8>
 80011d0:	428a      	cmp	r2, r1
 80011d2:	d800      	bhi.n	80011d6 <__aeabi_ddiv+0x4e2>
 80011d4:	e68a      	b.n	8000eec <__aeabi_ddiv+0x1f8>
 80011d6:	1e85      	subs	r5, r0, #2
 80011d8:	1909      	adds	r1, r1, r4
 80011da:	e687      	b.n	8000eec <__aeabi_ddiv+0x1f8>
 80011dc:	230f      	movs	r3, #15
 80011de:	402b      	ands	r3, r5
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x4f2>
 80011e4:	e6bc      	b.n	8000f60 <__aeabi_ddiv+0x26c>
 80011e6:	2305      	movs	r3, #5
 80011e8:	425b      	negs	r3, r3
 80011ea:	42ab      	cmp	r3, r5
 80011ec:	419b      	sbcs	r3, r3
 80011ee:	3504      	adds	r5, #4
 80011f0:	425b      	negs	r3, r3
 80011f2:	08ed      	lsrs	r5, r5, #3
 80011f4:	4498      	add	r8, r3
 80011f6:	e6b4      	b.n	8000f62 <__aeabi_ddiv+0x26e>
 80011f8:	42af      	cmp	r7, r5
 80011fa:	d900      	bls.n	80011fe <__aeabi_ddiv+0x50a>
 80011fc:	e660      	b.n	8000ec0 <__aeabi_ddiv+0x1cc>
 80011fe:	4282      	cmp	r2, r0
 8001200:	d804      	bhi.n	800120c <__aeabi_ddiv+0x518>
 8001202:	d000      	beq.n	8001206 <__aeabi_ddiv+0x512>
 8001204:	e65c      	b.n	8000ec0 <__aeabi_ddiv+0x1cc>
 8001206:	42ae      	cmp	r6, r5
 8001208:	d800      	bhi.n	800120c <__aeabi_ddiv+0x518>
 800120a:	e659      	b.n	8000ec0 <__aeabi_ddiv+0x1cc>
 800120c:	2302      	movs	r3, #2
 800120e:	425b      	negs	r3, r3
 8001210:	469c      	mov	ip, r3
 8001212:	9b00      	ldr	r3, [sp, #0]
 8001214:	44e0      	add	r8, ip
 8001216:	469c      	mov	ip, r3
 8001218:	4465      	add	r5, ip
 800121a:	429d      	cmp	r5, r3
 800121c:	419b      	sbcs	r3, r3
 800121e:	425b      	negs	r3, r3
 8001220:	191b      	adds	r3, r3, r4
 8001222:	18c0      	adds	r0, r0, r3
 8001224:	e64d      	b.n	8000ec2 <__aeabi_ddiv+0x1ce>
 8001226:	428a      	cmp	r2, r1
 8001228:	d800      	bhi.n	800122c <__aeabi_ddiv+0x538>
 800122a:	e60e      	b.n	8000e4a <__aeabi_ddiv+0x156>
 800122c:	1e83      	subs	r3, r0, #2
 800122e:	1909      	adds	r1, r1, r4
 8001230:	e60b      	b.n	8000e4a <__aeabi_ddiv+0x156>
 8001232:	428a      	cmp	r2, r1
 8001234:	d800      	bhi.n	8001238 <__aeabi_ddiv+0x544>
 8001236:	e5f4      	b.n	8000e22 <__aeabi_ddiv+0x12e>
 8001238:	1e83      	subs	r3, r0, #2
 800123a:	4698      	mov	r8, r3
 800123c:	1909      	adds	r1, r1, r4
 800123e:	e5f0      	b.n	8000e22 <__aeabi_ddiv+0x12e>
 8001240:	4925      	ldr	r1, [pc, #148]	; (80012d8 <__aeabi_ddiv+0x5e4>)
 8001242:	0028      	movs	r0, r5
 8001244:	4459      	add	r1, fp
 8001246:	408d      	lsls	r5, r1
 8001248:	4642      	mov	r2, r8
 800124a:	408a      	lsls	r2, r1
 800124c:	1e69      	subs	r1, r5, #1
 800124e:	418d      	sbcs	r5, r1
 8001250:	4641      	mov	r1, r8
 8001252:	40d8      	lsrs	r0, r3
 8001254:	40d9      	lsrs	r1, r3
 8001256:	4302      	orrs	r2, r0
 8001258:	432a      	orrs	r2, r5
 800125a:	000b      	movs	r3, r1
 800125c:	0751      	lsls	r1, r2, #29
 800125e:	d100      	bne.n	8001262 <__aeabi_ddiv+0x56e>
 8001260:	e751      	b.n	8001106 <__aeabi_ddiv+0x412>
 8001262:	210f      	movs	r1, #15
 8001264:	4011      	ands	r1, r2
 8001266:	2904      	cmp	r1, #4
 8001268:	d000      	beq.n	800126c <__aeabi_ddiv+0x578>
 800126a:	e746      	b.n	80010fa <__aeabi_ddiv+0x406>
 800126c:	e74b      	b.n	8001106 <__aeabi_ddiv+0x412>
 800126e:	0005      	movs	r5, r0
 8001270:	428e      	cmp	r6, r1
 8001272:	d000      	beq.n	8001276 <__aeabi_ddiv+0x582>
 8001274:	e66a      	b.n	8000f4c <__aeabi_ddiv+0x258>
 8001276:	9a00      	ldr	r2, [sp, #0]
 8001278:	4293      	cmp	r3, r2
 800127a:	d000      	beq.n	800127e <__aeabi_ddiv+0x58a>
 800127c:	e666      	b.n	8000f4c <__aeabi_ddiv+0x258>
 800127e:	e667      	b.n	8000f50 <__aeabi_ddiv+0x25c>
 8001280:	4a16      	ldr	r2, [pc, #88]	; (80012dc <__aeabi_ddiv+0x5e8>)
 8001282:	445a      	add	r2, fp
 8001284:	2a00      	cmp	r2, #0
 8001286:	dc00      	bgt.n	800128a <__aeabi_ddiv+0x596>
 8001288:	e710      	b.n	80010ac <__aeabi_ddiv+0x3b8>
 800128a:	2301      	movs	r3, #1
 800128c:	2500      	movs	r5, #0
 800128e:	4498      	add	r8, r3
 8001290:	e667      	b.n	8000f62 <__aeabi_ddiv+0x26e>
 8001292:	075d      	lsls	r5, r3, #29
 8001294:	025b      	lsls	r3, r3, #9
 8001296:	0b1c      	lsrs	r4, r3, #12
 8001298:	08d2      	lsrs	r2, r2, #3
 800129a:	2300      	movs	r3, #0
 800129c:	4315      	orrs	r5, r2
 800129e:	e580      	b.n	8000da2 <__aeabi_ddiv+0xae>
 80012a0:	9800      	ldr	r0, [sp, #0]
 80012a2:	3d02      	subs	r5, #2
 80012a4:	0042      	lsls	r2, r0, #1
 80012a6:	4282      	cmp	r2, r0
 80012a8:	41bf      	sbcs	r7, r7
 80012aa:	427f      	negs	r7, r7
 80012ac:	193c      	adds	r4, r7, r4
 80012ae:	1936      	adds	r6, r6, r4
 80012b0:	9200      	str	r2, [sp, #0]
 80012b2:	e7dd      	b.n	8001270 <__aeabi_ddiv+0x57c>
 80012b4:	2480      	movs	r4, #128	; 0x80
 80012b6:	4643      	mov	r3, r8
 80012b8:	0324      	lsls	r4, r4, #12
 80012ba:	431c      	orrs	r4, r3
 80012bc:	0324      	lsls	r4, r4, #12
 80012be:	4b04      	ldr	r3, [pc, #16]	; (80012d0 <__aeabi_ddiv+0x5dc>)
 80012c0:	0b24      	lsrs	r4, r4, #12
 80012c2:	e56e      	b.n	8000da2 <__aeabi_ddiv+0xae>
 80012c4:	9a00      	ldr	r2, [sp, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d3ea      	bcc.n	80012a0 <__aeabi_ddiv+0x5ac>
 80012ca:	0005      	movs	r5, r0
 80012cc:	e7d3      	b.n	8001276 <__aeabi_ddiv+0x582>
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	000007ff 	.word	0x000007ff
 80012d4:	0000043e 	.word	0x0000043e
 80012d8:	0000041e 	.word	0x0000041e
 80012dc:	000003ff 	.word	0x000003ff

080012e0 <__eqdf2>:
 80012e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e2:	464e      	mov	r6, r9
 80012e4:	4645      	mov	r5, r8
 80012e6:	46de      	mov	lr, fp
 80012e8:	4657      	mov	r7, sl
 80012ea:	4690      	mov	r8, r2
 80012ec:	b5e0      	push	{r5, r6, r7, lr}
 80012ee:	0017      	movs	r7, r2
 80012f0:	031a      	lsls	r2, r3, #12
 80012f2:	0b12      	lsrs	r2, r2, #12
 80012f4:	0005      	movs	r5, r0
 80012f6:	4684      	mov	ip, r0
 80012f8:	4819      	ldr	r0, [pc, #100]	; (8001360 <__eqdf2+0x80>)
 80012fa:	030e      	lsls	r6, r1, #12
 80012fc:	004c      	lsls	r4, r1, #1
 80012fe:	4691      	mov	r9, r2
 8001300:	005a      	lsls	r2, r3, #1
 8001302:	0fdb      	lsrs	r3, r3, #31
 8001304:	469b      	mov	fp, r3
 8001306:	0b36      	lsrs	r6, r6, #12
 8001308:	0d64      	lsrs	r4, r4, #21
 800130a:	0fc9      	lsrs	r1, r1, #31
 800130c:	0d52      	lsrs	r2, r2, #21
 800130e:	4284      	cmp	r4, r0
 8001310:	d019      	beq.n	8001346 <__eqdf2+0x66>
 8001312:	4282      	cmp	r2, r0
 8001314:	d010      	beq.n	8001338 <__eqdf2+0x58>
 8001316:	2001      	movs	r0, #1
 8001318:	4294      	cmp	r4, r2
 800131a:	d10e      	bne.n	800133a <__eqdf2+0x5a>
 800131c:	454e      	cmp	r6, r9
 800131e:	d10c      	bne.n	800133a <__eqdf2+0x5a>
 8001320:	2001      	movs	r0, #1
 8001322:	45c4      	cmp	ip, r8
 8001324:	d109      	bne.n	800133a <__eqdf2+0x5a>
 8001326:	4559      	cmp	r1, fp
 8001328:	d017      	beq.n	800135a <__eqdf2+0x7a>
 800132a:	2c00      	cmp	r4, #0
 800132c:	d105      	bne.n	800133a <__eqdf2+0x5a>
 800132e:	0030      	movs	r0, r6
 8001330:	4328      	orrs	r0, r5
 8001332:	1e43      	subs	r3, r0, #1
 8001334:	4198      	sbcs	r0, r3
 8001336:	e000      	b.n	800133a <__eqdf2+0x5a>
 8001338:	2001      	movs	r0, #1
 800133a:	bcf0      	pop	{r4, r5, r6, r7}
 800133c:	46bb      	mov	fp, r7
 800133e:	46b2      	mov	sl, r6
 8001340:	46a9      	mov	r9, r5
 8001342:	46a0      	mov	r8, r4
 8001344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001346:	0033      	movs	r3, r6
 8001348:	2001      	movs	r0, #1
 800134a:	432b      	orrs	r3, r5
 800134c:	d1f5      	bne.n	800133a <__eqdf2+0x5a>
 800134e:	42a2      	cmp	r2, r4
 8001350:	d1f3      	bne.n	800133a <__eqdf2+0x5a>
 8001352:	464b      	mov	r3, r9
 8001354:	433b      	orrs	r3, r7
 8001356:	d1f0      	bne.n	800133a <__eqdf2+0x5a>
 8001358:	e7e2      	b.n	8001320 <__eqdf2+0x40>
 800135a:	2000      	movs	r0, #0
 800135c:	e7ed      	b.n	800133a <__eqdf2+0x5a>
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	000007ff 	.word	0x000007ff

08001364 <__gedf2>:
 8001364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001366:	4647      	mov	r7, r8
 8001368:	46ce      	mov	lr, r9
 800136a:	0004      	movs	r4, r0
 800136c:	0018      	movs	r0, r3
 800136e:	0016      	movs	r6, r2
 8001370:	031b      	lsls	r3, r3, #12
 8001372:	0b1b      	lsrs	r3, r3, #12
 8001374:	4d2d      	ldr	r5, [pc, #180]	; (800142c <__gedf2+0xc8>)
 8001376:	004a      	lsls	r2, r1, #1
 8001378:	4699      	mov	r9, r3
 800137a:	b580      	push	{r7, lr}
 800137c:	0043      	lsls	r3, r0, #1
 800137e:	030f      	lsls	r7, r1, #12
 8001380:	46a4      	mov	ip, r4
 8001382:	46b0      	mov	r8, r6
 8001384:	0b3f      	lsrs	r7, r7, #12
 8001386:	0d52      	lsrs	r2, r2, #21
 8001388:	0fc9      	lsrs	r1, r1, #31
 800138a:	0d5b      	lsrs	r3, r3, #21
 800138c:	0fc0      	lsrs	r0, r0, #31
 800138e:	42aa      	cmp	r2, r5
 8001390:	d021      	beq.n	80013d6 <__gedf2+0x72>
 8001392:	42ab      	cmp	r3, r5
 8001394:	d013      	beq.n	80013be <__gedf2+0x5a>
 8001396:	2a00      	cmp	r2, #0
 8001398:	d122      	bne.n	80013e0 <__gedf2+0x7c>
 800139a:	433c      	orrs	r4, r7
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <__gedf2+0x42>
 80013a0:	464d      	mov	r5, r9
 80013a2:	432e      	orrs	r6, r5
 80013a4:	d022      	beq.n	80013ec <__gedf2+0x88>
 80013a6:	2c00      	cmp	r4, #0
 80013a8:	d010      	beq.n	80013cc <__gedf2+0x68>
 80013aa:	4281      	cmp	r1, r0
 80013ac:	d022      	beq.n	80013f4 <__gedf2+0x90>
 80013ae:	2002      	movs	r0, #2
 80013b0:	3901      	subs	r1, #1
 80013b2:	4008      	ands	r0, r1
 80013b4:	3801      	subs	r0, #1
 80013b6:	bcc0      	pop	{r6, r7}
 80013b8:	46b9      	mov	r9, r7
 80013ba:	46b0      	mov	r8, r6
 80013bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013be:	464d      	mov	r5, r9
 80013c0:	432e      	orrs	r6, r5
 80013c2:	d129      	bne.n	8001418 <__gedf2+0xb4>
 80013c4:	2a00      	cmp	r2, #0
 80013c6:	d1f0      	bne.n	80013aa <__gedf2+0x46>
 80013c8:	433c      	orrs	r4, r7
 80013ca:	d1ee      	bne.n	80013aa <__gedf2+0x46>
 80013cc:	2800      	cmp	r0, #0
 80013ce:	d1f2      	bne.n	80013b6 <__gedf2+0x52>
 80013d0:	2001      	movs	r0, #1
 80013d2:	4240      	negs	r0, r0
 80013d4:	e7ef      	b.n	80013b6 <__gedf2+0x52>
 80013d6:	003d      	movs	r5, r7
 80013d8:	4325      	orrs	r5, r4
 80013da:	d11d      	bne.n	8001418 <__gedf2+0xb4>
 80013dc:	4293      	cmp	r3, r2
 80013de:	d0ee      	beq.n	80013be <__gedf2+0x5a>
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1e2      	bne.n	80013aa <__gedf2+0x46>
 80013e4:	464c      	mov	r4, r9
 80013e6:	4326      	orrs	r6, r4
 80013e8:	d1df      	bne.n	80013aa <__gedf2+0x46>
 80013ea:	e7e0      	b.n	80013ae <__gedf2+0x4a>
 80013ec:	2000      	movs	r0, #0
 80013ee:	2c00      	cmp	r4, #0
 80013f0:	d0e1      	beq.n	80013b6 <__gedf2+0x52>
 80013f2:	e7dc      	b.n	80013ae <__gedf2+0x4a>
 80013f4:	429a      	cmp	r2, r3
 80013f6:	dc0a      	bgt.n	800140e <__gedf2+0xaa>
 80013f8:	dbe8      	blt.n	80013cc <__gedf2+0x68>
 80013fa:	454f      	cmp	r7, r9
 80013fc:	d8d7      	bhi.n	80013ae <__gedf2+0x4a>
 80013fe:	d00e      	beq.n	800141e <__gedf2+0xba>
 8001400:	2000      	movs	r0, #0
 8001402:	454f      	cmp	r7, r9
 8001404:	d2d7      	bcs.n	80013b6 <__gedf2+0x52>
 8001406:	2900      	cmp	r1, #0
 8001408:	d0e2      	beq.n	80013d0 <__gedf2+0x6c>
 800140a:	0008      	movs	r0, r1
 800140c:	e7d3      	b.n	80013b6 <__gedf2+0x52>
 800140e:	4243      	negs	r3, r0
 8001410:	4158      	adcs	r0, r3
 8001412:	0040      	lsls	r0, r0, #1
 8001414:	3801      	subs	r0, #1
 8001416:	e7ce      	b.n	80013b6 <__gedf2+0x52>
 8001418:	2002      	movs	r0, #2
 800141a:	4240      	negs	r0, r0
 800141c:	e7cb      	b.n	80013b6 <__gedf2+0x52>
 800141e:	45c4      	cmp	ip, r8
 8001420:	d8c5      	bhi.n	80013ae <__gedf2+0x4a>
 8001422:	2000      	movs	r0, #0
 8001424:	45c4      	cmp	ip, r8
 8001426:	d2c6      	bcs.n	80013b6 <__gedf2+0x52>
 8001428:	e7ed      	b.n	8001406 <__gedf2+0xa2>
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	000007ff 	.word	0x000007ff

08001430 <__ledf2>:
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001432:	4647      	mov	r7, r8
 8001434:	46ce      	mov	lr, r9
 8001436:	0004      	movs	r4, r0
 8001438:	0018      	movs	r0, r3
 800143a:	0016      	movs	r6, r2
 800143c:	031b      	lsls	r3, r3, #12
 800143e:	0b1b      	lsrs	r3, r3, #12
 8001440:	4d2c      	ldr	r5, [pc, #176]	; (80014f4 <__ledf2+0xc4>)
 8001442:	004a      	lsls	r2, r1, #1
 8001444:	4699      	mov	r9, r3
 8001446:	b580      	push	{r7, lr}
 8001448:	0043      	lsls	r3, r0, #1
 800144a:	030f      	lsls	r7, r1, #12
 800144c:	46a4      	mov	ip, r4
 800144e:	46b0      	mov	r8, r6
 8001450:	0b3f      	lsrs	r7, r7, #12
 8001452:	0d52      	lsrs	r2, r2, #21
 8001454:	0fc9      	lsrs	r1, r1, #31
 8001456:	0d5b      	lsrs	r3, r3, #21
 8001458:	0fc0      	lsrs	r0, r0, #31
 800145a:	42aa      	cmp	r2, r5
 800145c:	d00d      	beq.n	800147a <__ledf2+0x4a>
 800145e:	42ab      	cmp	r3, r5
 8001460:	d010      	beq.n	8001484 <__ledf2+0x54>
 8001462:	2a00      	cmp	r2, #0
 8001464:	d127      	bne.n	80014b6 <__ledf2+0x86>
 8001466:	433c      	orrs	r4, r7
 8001468:	2b00      	cmp	r3, #0
 800146a:	d111      	bne.n	8001490 <__ledf2+0x60>
 800146c:	464d      	mov	r5, r9
 800146e:	432e      	orrs	r6, r5
 8001470:	d10e      	bne.n	8001490 <__ledf2+0x60>
 8001472:	2000      	movs	r0, #0
 8001474:	2c00      	cmp	r4, #0
 8001476:	d015      	beq.n	80014a4 <__ledf2+0x74>
 8001478:	e00e      	b.n	8001498 <__ledf2+0x68>
 800147a:	003d      	movs	r5, r7
 800147c:	4325      	orrs	r5, r4
 800147e:	d110      	bne.n	80014a2 <__ledf2+0x72>
 8001480:	4293      	cmp	r3, r2
 8001482:	d118      	bne.n	80014b6 <__ledf2+0x86>
 8001484:	464d      	mov	r5, r9
 8001486:	432e      	orrs	r6, r5
 8001488:	d10b      	bne.n	80014a2 <__ledf2+0x72>
 800148a:	2a00      	cmp	r2, #0
 800148c:	d102      	bne.n	8001494 <__ledf2+0x64>
 800148e:	433c      	orrs	r4, r7
 8001490:	2c00      	cmp	r4, #0
 8001492:	d00b      	beq.n	80014ac <__ledf2+0x7c>
 8001494:	4281      	cmp	r1, r0
 8001496:	d014      	beq.n	80014c2 <__ledf2+0x92>
 8001498:	2002      	movs	r0, #2
 800149a:	3901      	subs	r1, #1
 800149c:	4008      	ands	r0, r1
 800149e:	3801      	subs	r0, #1
 80014a0:	e000      	b.n	80014a4 <__ledf2+0x74>
 80014a2:	2002      	movs	r0, #2
 80014a4:	bcc0      	pop	{r6, r7}
 80014a6:	46b9      	mov	r9, r7
 80014a8:	46b0      	mov	r8, r6
 80014aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ac:	2800      	cmp	r0, #0
 80014ae:	d1f9      	bne.n	80014a4 <__ledf2+0x74>
 80014b0:	2001      	movs	r0, #1
 80014b2:	4240      	negs	r0, r0
 80014b4:	e7f6      	b.n	80014a4 <__ledf2+0x74>
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1ec      	bne.n	8001494 <__ledf2+0x64>
 80014ba:	464c      	mov	r4, r9
 80014bc:	4326      	orrs	r6, r4
 80014be:	d1e9      	bne.n	8001494 <__ledf2+0x64>
 80014c0:	e7ea      	b.n	8001498 <__ledf2+0x68>
 80014c2:	429a      	cmp	r2, r3
 80014c4:	dd04      	ble.n	80014d0 <__ledf2+0xa0>
 80014c6:	4243      	negs	r3, r0
 80014c8:	4158      	adcs	r0, r3
 80014ca:	0040      	lsls	r0, r0, #1
 80014cc:	3801      	subs	r0, #1
 80014ce:	e7e9      	b.n	80014a4 <__ledf2+0x74>
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dbeb      	blt.n	80014ac <__ledf2+0x7c>
 80014d4:	454f      	cmp	r7, r9
 80014d6:	d8df      	bhi.n	8001498 <__ledf2+0x68>
 80014d8:	d006      	beq.n	80014e8 <__ledf2+0xb8>
 80014da:	2000      	movs	r0, #0
 80014dc:	454f      	cmp	r7, r9
 80014de:	d2e1      	bcs.n	80014a4 <__ledf2+0x74>
 80014e0:	2900      	cmp	r1, #0
 80014e2:	d0e5      	beq.n	80014b0 <__ledf2+0x80>
 80014e4:	0008      	movs	r0, r1
 80014e6:	e7dd      	b.n	80014a4 <__ledf2+0x74>
 80014e8:	45c4      	cmp	ip, r8
 80014ea:	d8d5      	bhi.n	8001498 <__ledf2+0x68>
 80014ec:	2000      	movs	r0, #0
 80014ee:	45c4      	cmp	ip, r8
 80014f0:	d2d8      	bcs.n	80014a4 <__ledf2+0x74>
 80014f2:	e7f5      	b.n	80014e0 <__ledf2+0xb0>
 80014f4:	000007ff 	.word	0x000007ff

080014f8 <__aeabi_dmul>:
 80014f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014fa:	4657      	mov	r7, sl
 80014fc:	464e      	mov	r6, r9
 80014fe:	4645      	mov	r5, r8
 8001500:	46de      	mov	lr, fp
 8001502:	b5e0      	push	{r5, r6, r7, lr}
 8001504:	4698      	mov	r8, r3
 8001506:	030c      	lsls	r4, r1, #12
 8001508:	004b      	lsls	r3, r1, #1
 800150a:	0006      	movs	r6, r0
 800150c:	4692      	mov	sl, r2
 800150e:	b087      	sub	sp, #28
 8001510:	0b24      	lsrs	r4, r4, #12
 8001512:	0d5b      	lsrs	r3, r3, #21
 8001514:	0fcf      	lsrs	r7, r1, #31
 8001516:	2b00      	cmp	r3, #0
 8001518:	d100      	bne.n	800151c <__aeabi_dmul+0x24>
 800151a:	e15c      	b.n	80017d6 <__aeabi_dmul+0x2de>
 800151c:	4ad9      	ldr	r2, [pc, #868]	; (8001884 <__aeabi_dmul+0x38c>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d100      	bne.n	8001524 <__aeabi_dmul+0x2c>
 8001522:	e175      	b.n	8001810 <__aeabi_dmul+0x318>
 8001524:	0f42      	lsrs	r2, r0, #29
 8001526:	00e4      	lsls	r4, r4, #3
 8001528:	4314      	orrs	r4, r2
 800152a:	2280      	movs	r2, #128	; 0x80
 800152c:	0412      	lsls	r2, r2, #16
 800152e:	4314      	orrs	r4, r2
 8001530:	4ad5      	ldr	r2, [pc, #852]	; (8001888 <__aeabi_dmul+0x390>)
 8001532:	00c5      	lsls	r5, r0, #3
 8001534:	4694      	mov	ip, r2
 8001536:	4463      	add	r3, ip
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	2300      	movs	r3, #0
 800153c:	4699      	mov	r9, r3
 800153e:	469b      	mov	fp, r3
 8001540:	4643      	mov	r3, r8
 8001542:	4642      	mov	r2, r8
 8001544:	031e      	lsls	r6, r3, #12
 8001546:	0fd2      	lsrs	r2, r2, #31
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4650      	mov	r0, sl
 800154c:	4690      	mov	r8, r2
 800154e:	0b36      	lsrs	r6, r6, #12
 8001550:	0d5b      	lsrs	r3, r3, #21
 8001552:	d100      	bne.n	8001556 <__aeabi_dmul+0x5e>
 8001554:	e120      	b.n	8001798 <__aeabi_dmul+0x2a0>
 8001556:	4acb      	ldr	r2, [pc, #812]	; (8001884 <__aeabi_dmul+0x38c>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d100      	bne.n	800155e <__aeabi_dmul+0x66>
 800155c:	e162      	b.n	8001824 <__aeabi_dmul+0x32c>
 800155e:	49ca      	ldr	r1, [pc, #808]	; (8001888 <__aeabi_dmul+0x390>)
 8001560:	0f42      	lsrs	r2, r0, #29
 8001562:	468c      	mov	ip, r1
 8001564:	9900      	ldr	r1, [sp, #0]
 8001566:	4463      	add	r3, ip
 8001568:	00f6      	lsls	r6, r6, #3
 800156a:	468c      	mov	ip, r1
 800156c:	4316      	orrs	r6, r2
 800156e:	2280      	movs	r2, #128	; 0x80
 8001570:	449c      	add	ip, r3
 8001572:	0412      	lsls	r2, r2, #16
 8001574:	4663      	mov	r3, ip
 8001576:	4316      	orrs	r6, r2
 8001578:	00c2      	lsls	r2, r0, #3
 800157a:	2000      	movs	r0, #0
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	9900      	ldr	r1, [sp, #0]
 8001580:	4643      	mov	r3, r8
 8001582:	3101      	adds	r1, #1
 8001584:	468c      	mov	ip, r1
 8001586:	4649      	mov	r1, r9
 8001588:	407b      	eors	r3, r7
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	290f      	cmp	r1, #15
 800158e:	d826      	bhi.n	80015de <__aeabi_dmul+0xe6>
 8001590:	4bbe      	ldr	r3, [pc, #760]	; (800188c <__aeabi_dmul+0x394>)
 8001592:	0089      	lsls	r1, r1, #2
 8001594:	5859      	ldr	r1, [r3, r1]
 8001596:	468f      	mov	pc, r1
 8001598:	4643      	mov	r3, r8
 800159a:	9301      	str	r3, [sp, #4]
 800159c:	0034      	movs	r4, r6
 800159e:	0015      	movs	r5, r2
 80015a0:	4683      	mov	fp, r0
 80015a2:	465b      	mov	r3, fp
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d016      	beq.n	80015d6 <__aeabi_dmul+0xde>
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dmul+0xb6>
 80015ac:	e203      	b.n	80019b6 <__aeabi_dmul+0x4be>
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d000      	beq.n	80015b4 <__aeabi_dmul+0xbc>
 80015b2:	e0cd      	b.n	8001750 <__aeabi_dmul+0x258>
 80015b4:	2200      	movs	r2, #0
 80015b6:	2400      	movs	r4, #0
 80015b8:	2500      	movs	r5, #0
 80015ba:	9b01      	ldr	r3, [sp, #4]
 80015bc:	0512      	lsls	r2, r2, #20
 80015be:	4322      	orrs	r2, r4
 80015c0:	07db      	lsls	r3, r3, #31
 80015c2:	431a      	orrs	r2, r3
 80015c4:	0028      	movs	r0, r5
 80015c6:	0011      	movs	r1, r2
 80015c8:	b007      	add	sp, #28
 80015ca:	bcf0      	pop	{r4, r5, r6, r7}
 80015cc:	46bb      	mov	fp, r7
 80015ce:	46b2      	mov	sl, r6
 80015d0:	46a9      	mov	r9, r5
 80015d2:	46a0      	mov	r8, r4
 80015d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d6:	2400      	movs	r4, #0
 80015d8:	2500      	movs	r5, #0
 80015da:	4aaa      	ldr	r2, [pc, #680]	; (8001884 <__aeabi_dmul+0x38c>)
 80015dc:	e7ed      	b.n	80015ba <__aeabi_dmul+0xc2>
 80015de:	0c28      	lsrs	r0, r5, #16
 80015e0:	042d      	lsls	r5, r5, #16
 80015e2:	0c2d      	lsrs	r5, r5, #16
 80015e4:	002b      	movs	r3, r5
 80015e6:	0c11      	lsrs	r1, r2, #16
 80015e8:	0412      	lsls	r2, r2, #16
 80015ea:	0c12      	lsrs	r2, r2, #16
 80015ec:	4353      	muls	r3, r2
 80015ee:	4698      	mov	r8, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	002f      	movs	r7, r5
 80015f4:	4343      	muls	r3, r0
 80015f6:	4699      	mov	r9, r3
 80015f8:	434f      	muls	r7, r1
 80015fa:	444f      	add	r7, r9
 80015fc:	46bb      	mov	fp, r7
 80015fe:	4647      	mov	r7, r8
 8001600:	000b      	movs	r3, r1
 8001602:	0c3f      	lsrs	r7, r7, #16
 8001604:	46ba      	mov	sl, r7
 8001606:	4343      	muls	r3, r0
 8001608:	44da      	add	sl, fp
 800160a:	9302      	str	r3, [sp, #8]
 800160c:	45d1      	cmp	r9, sl
 800160e:	d904      	bls.n	800161a <__aeabi_dmul+0x122>
 8001610:	2780      	movs	r7, #128	; 0x80
 8001612:	027f      	lsls	r7, r7, #9
 8001614:	46b9      	mov	r9, r7
 8001616:	444b      	add	r3, r9
 8001618:	9302      	str	r3, [sp, #8]
 800161a:	4653      	mov	r3, sl
 800161c:	0c1b      	lsrs	r3, r3, #16
 800161e:	469b      	mov	fp, r3
 8001620:	4653      	mov	r3, sl
 8001622:	041f      	lsls	r7, r3, #16
 8001624:	4643      	mov	r3, r8
 8001626:	041b      	lsls	r3, r3, #16
 8001628:	0c1b      	lsrs	r3, r3, #16
 800162a:	4698      	mov	r8, r3
 800162c:	003b      	movs	r3, r7
 800162e:	4443      	add	r3, r8
 8001630:	9304      	str	r3, [sp, #16]
 8001632:	0c33      	lsrs	r3, r6, #16
 8001634:	0436      	lsls	r6, r6, #16
 8001636:	0c36      	lsrs	r6, r6, #16
 8001638:	4698      	mov	r8, r3
 800163a:	0033      	movs	r3, r6
 800163c:	4343      	muls	r3, r0
 800163e:	4699      	mov	r9, r3
 8001640:	4643      	mov	r3, r8
 8001642:	4343      	muls	r3, r0
 8001644:	002f      	movs	r7, r5
 8001646:	469a      	mov	sl, r3
 8001648:	4643      	mov	r3, r8
 800164a:	4377      	muls	r7, r6
 800164c:	435d      	muls	r5, r3
 800164e:	0c38      	lsrs	r0, r7, #16
 8001650:	444d      	add	r5, r9
 8001652:	1945      	adds	r5, r0, r5
 8001654:	45a9      	cmp	r9, r5
 8001656:	d903      	bls.n	8001660 <__aeabi_dmul+0x168>
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	025b      	lsls	r3, r3, #9
 800165c:	4699      	mov	r9, r3
 800165e:	44ca      	add	sl, r9
 8001660:	043f      	lsls	r7, r7, #16
 8001662:	0c28      	lsrs	r0, r5, #16
 8001664:	0c3f      	lsrs	r7, r7, #16
 8001666:	042d      	lsls	r5, r5, #16
 8001668:	19ed      	adds	r5, r5, r7
 800166a:	0c27      	lsrs	r7, r4, #16
 800166c:	0424      	lsls	r4, r4, #16
 800166e:	0c24      	lsrs	r4, r4, #16
 8001670:	0003      	movs	r3, r0
 8001672:	0020      	movs	r0, r4
 8001674:	4350      	muls	r0, r2
 8001676:	437a      	muls	r2, r7
 8001678:	4691      	mov	r9, r2
 800167a:	003a      	movs	r2, r7
 800167c:	4453      	add	r3, sl
 800167e:	9305      	str	r3, [sp, #20]
 8001680:	0c03      	lsrs	r3, r0, #16
 8001682:	469a      	mov	sl, r3
 8001684:	434a      	muls	r2, r1
 8001686:	4361      	muls	r1, r4
 8001688:	4449      	add	r1, r9
 800168a:	4451      	add	r1, sl
 800168c:	44ab      	add	fp, r5
 800168e:	4589      	cmp	r9, r1
 8001690:	d903      	bls.n	800169a <__aeabi_dmul+0x1a2>
 8001692:	2380      	movs	r3, #128	; 0x80
 8001694:	025b      	lsls	r3, r3, #9
 8001696:	4699      	mov	r9, r3
 8001698:	444a      	add	r2, r9
 800169a:	0400      	lsls	r0, r0, #16
 800169c:	0c0b      	lsrs	r3, r1, #16
 800169e:	0c00      	lsrs	r0, r0, #16
 80016a0:	0409      	lsls	r1, r1, #16
 80016a2:	1809      	adds	r1, r1, r0
 80016a4:	0020      	movs	r0, r4
 80016a6:	4699      	mov	r9, r3
 80016a8:	4643      	mov	r3, r8
 80016aa:	4370      	muls	r0, r6
 80016ac:	435c      	muls	r4, r3
 80016ae:	437e      	muls	r6, r7
 80016b0:	435f      	muls	r7, r3
 80016b2:	0c03      	lsrs	r3, r0, #16
 80016b4:	4698      	mov	r8, r3
 80016b6:	19a4      	adds	r4, r4, r6
 80016b8:	4444      	add	r4, r8
 80016ba:	444a      	add	r2, r9
 80016bc:	9703      	str	r7, [sp, #12]
 80016be:	42a6      	cmp	r6, r4
 80016c0:	d904      	bls.n	80016cc <__aeabi_dmul+0x1d4>
 80016c2:	2380      	movs	r3, #128	; 0x80
 80016c4:	025b      	lsls	r3, r3, #9
 80016c6:	4698      	mov	r8, r3
 80016c8:	4447      	add	r7, r8
 80016ca:	9703      	str	r7, [sp, #12]
 80016cc:	0423      	lsls	r3, r4, #16
 80016ce:	9e02      	ldr	r6, [sp, #8]
 80016d0:	469a      	mov	sl, r3
 80016d2:	9b05      	ldr	r3, [sp, #20]
 80016d4:	445e      	add	r6, fp
 80016d6:	4698      	mov	r8, r3
 80016d8:	42ae      	cmp	r6, r5
 80016da:	41ad      	sbcs	r5, r5
 80016dc:	1876      	adds	r6, r6, r1
 80016de:	428e      	cmp	r6, r1
 80016e0:	4189      	sbcs	r1, r1
 80016e2:	0400      	lsls	r0, r0, #16
 80016e4:	0c00      	lsrs	r0, r0, #16
 80016e6:	4450      	add	r0, sl
 80016e8:	4440      	add	r0, r8
 80016ea:	426d      	negs	r5, r5
 80016ec:	1947      	adds	r7, r0, r5
 80016ee:	46b8      	mov	r8, r7
 80016f0:	4693      	mov	fp, r2
 80016f2:	4249      	negs	r1, r1
 80016f4:	4689      	mov	r9, r1
 80016f6:	44c3      	add	fp, r8
 80016f8:	44d9      	add	r9, fp
 80016fa:	4298      	cmp	r0, r3
 80016fc:	4180      	sbcs	r0, r0
 80016fe:	45a8      	cmp	r8, r5
 8001700:	41ad      	sbcs	r5, r5
 8001702:	4593      	cmp	fp, r2
 8001704:	4192      	sbcs	r2, r2
 8001706:	4589      	cmp	r9, r1
 8001708:	4189      	sbcs	r1, r1
 800170a:	426d      	negs	r5, r5
 800170c:	4240      	negs	r0, r0
 800170e:	4328      	orrs	r0, r5
 8001710:	0c24      	lsrs	r4, r4, #16
 8001712:	4252      	negs	r2, r2
 8001714:	4249      	negs	r1, r1
 8001716:	430a      	orrs	r2, r1
 8001718:	9b03      	ldr	r3, [sp, #12]
 800171a:	1900      	adds	r0, r0, r4
 800171c:	1880      	adds	r0, r0, r2
 800171e:	18c7      	adds	r7, r0, r3
 8001720:	464b      	mov	r3, r9
 8001722:	0ddc      	lsrs	r4, r3, #23
 8001724:	9b04      	ldr	r3, [sp, #16]
 8001726:	0275      	lsls	r5, r6, #9
 8001728:	431d      	orrs	r5, r3
 800172a:	1e6a      	subs	r2, r5, #1
 800172c:	4195      	sbcs	r5, r2
 800172e:	464b      	mov	r3, r9
 8001730:	0df6      	lsrs	r6, r6, #23
 8001732:	027f      	lsls	r7, r7, #9
 8001734:	4335      	orrs	r5, r6
 8001736:	025a      	lsls	r2, r3, #9
 8001738:	433c      	orrs	r4, r7
 800173a:	4315      	orrs	r5, r2
 800173c:	01fb      	lsls	r3, r7, #7
 800173e:	d400      	bmi.n	8001742 <__aeabi_dmul+0x24a>
 8001740:	e11c      	b.n	800197c <__aeabi_dmul+0x484>
 8001742:	2101      	movs	r1, #1
 8001744:	086a      	lsrs	r2, r5, #1
 8001746:	400d      	ands	r5, r1
 8001748:	4315      	orrs	r5, r2
 800174a:	07e2      	lsls	r2, r4, #31
 800174c:	4315      	orrs	r5, r2
 800174e:	0864      	lsrs	r4, r4, #1
 8001750:	494f      	ldr	r1, [pc, #316]	; (8001890 <__aeabi_dmul+0x398>)
 8001752:	4461      	add	r1, ip
 8001754:	2900      	cmp	r1, #0
 8001756:	dc00      	bgt.n	800175a <__aeabi_dmul+0x262>
 8001758:	e0b0      	b.n	80018bc <__aeabi_dmul+0x3c4>
 800175a:	076b      	lsls	r3, r5, #29
 800175c:	d009      	beq.n	8001772 <__aeabi_dmul+0x27a>
 800175e:	220f      	movs	r2, #15
 8001760:	402a      	ands	r2, r5
 8001762:	2a04      	cmp	r2, #4
 8001764:	d005      	beq.n	8001772 <__aeabi_dmul+0x27a>
 8001766:	1d2a      	adds	r2, r5, #4
 8001768:	42aa      	cmp	r2, r5
 800176a:	41ad      	sbcs	r5, r5
 800176c:	426d      	negs	r5, r5
 800176e:	1964      	adds	r4, r4, r5
 8001770:	0015      	movs	r5, r2
 8001772:	01e3      	lsls	r3, r4, #7
 8001774:	d504      	bpl.n	8001780 <__aeabi_dmul+0x288>
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	4a46      	ldr	r2, [pc, #280]	; (8001894 <__aeabi_dmul+0x39c>)
 800177a:	00c9      	lsls	r1, r1, #3
 800177c:	4014      	ands	r4, r2
 800177e:	4461      	add	r1, ip
 8001780:	4a45      	ldr	r2, [pc, #276]	; (8001898 <__aeabi_dmul+0x3a0>)
 8001782:	4291      	cmp	r1, r2
 8001784:	dd00      	ble.n	8001788 <__aeabi_dmul+0x290>
 8001786:	e726      	b.n	80015d6 <__aeabi_dmul+0xde>
 8001788:	0762      	lsls	r2, r4, #29
 800178a:	08ed      	lsrs	r5, r5, #3
 800178c:	0264      	lsls	r4, r4, #9
 800178e:	0549      	lsls	r1, r1, #21
 8001790:	4315      	orrs	r5, r2
 8001792:	0b24      	lsrs	r4, r4, #12
 8001794:	0d4a      	lsrs	r2, r1, #21
 8001796:	e710      	b.n	80015ba <__aeabi_dmul+0xc2>
 8001798:	4652      	mov	r2, sl
 800179a:	4332      	orrs	r2, r6
 800179c:	d100      	bne.n	80017a0 <__aeabi_dmul+0x2a8>
 800179e:	e07f      	b.n	80018a0 <__aeabi_dmul+0x3a8>
 80017a0:	2e00      	cmp	r6, #0
 80017a2:	d100      	bne.n	80017a6 <__aeabi_dmul+0x2ae>
 80017a4:	e0dc      	b.n	8001960 <__aeabi_dmul+0x468>
 80017a6:	0030      	movs	r0, r6
 80017a8:	f000 fd4e 	bl	8002248 <__clzsi2>
 80017ac:	0002      	movs	r2, r0
 80017ae:	3a0b      	subs	r2, #11
 80017b0:	231d      	movs	r3, #29
 80017b2:	0001      	movs	r1, r0
 80017b4:	1a9b      	subs	r3, r3, r2
 80017b6:	4652      	mov	r2, sl
 80017b8:	3908      	subs	r1, #8
 80017ba:	40da      	lsrs	r2, r3
 80017bc:	408e      	lsls	r6, r1
 80017be:	4316      	orrs	r6, r2
 80017c0:	4652      	mov	r2, sl
 80017c2:	408a      	lsls	r2, r1
 80017c4:	9b00      	ldr	r3, [sp, #0]
 80017c6:	4935      	ldr	r1, [pc, #212]	; (800189c <__aeabi_dmul+0x3a4>)
 80017c8:	1a18      	subs	r0, r3, r0
 80017ca:	0003      	movs	r3, r0
 80017cc:	468c      	mov	ip, r1
 80017ce:	4463      	add	r3, ip
 80017d0:	2000      	movs	r0, #0
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	e6d3      	b.n	800157e <__aeabi_dmul+0x86>
 80017d6:	0025      	movs	r5, r4
 80017d8:	4305      	orrs	r5, r0
 80017da:	d04a      	beq.n	8001872 <__aeabi_dmul+0x37a>
 80017dc:	2c00      	cmp	r4, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x2ea>
 80017e0:	e0b0      	b.n	8001944 <__aeabi_dmul+0x44c>
 80017e2:	0020      	movs	r0, r4
 80017e4:	f000 fd30 	bl	8002248 <__clzsi2>
 80017e8:	0001      	movs	r1, r0
 80017ea:	0002      	movs	r2, r0
 80017ec:	390b      	subs	r1, #11
 80017ee:	231d      	movs	r3, #29
 80017f0:	0010      	movs	r0, r2
 80017f2:	1a5b      	subs	r3, r3, r1
 80017f4:	0031      	movs	r1, r6
 80017f6:	0035      	movs	r5, r6
 80017f8:	3808      	subs	r0, #8
 80017fa:	4084      	lsls	r4, r0
 80017fc:	40d9      	lsrs	r1, r3
 80017fe:	4085      	lsls	r5, r0
 8001800:	430c      	orrs	r4, r1
 8001802:	4826      	ldr	r0, [pc, #152]	; (800189c <__aeabi_dmul+0x3a4>)
 8001804:	1a83      	subs	r3, r0, r2
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	4699      	mov	r9, r3
 800180c:	469b      	mov	fp, r3
 800180e:	e697      	b.n	8001540 <__aeabi_dmul+0x48>
 8001810:	0005      	movs	r5, r0
 8001812:	4325      	orrs	r5, r4
 8001814:	d126      	bne.n	8001864 <__aeabi_dmul+0x36c>
 8001816:	2208      	movs	r2, #8
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	2302      	movs	r3, #2
 800181c:	2400      	movs	r4, #0
 800181e:	4691      	mov	r9, r2
 8001820:	469b      	mov	fp, r3
 8001822:	e68d      	b.n	8001540 <__aeabi_dmul+0x48>
 8001824:	4652      	mov	r2, sl
 8001826:	9b00      	ldr	r3, [sp, #0]
 8001828:	4332      	orrs	r2, r6
 800182a:	d110      	bne.n	800184e <__aeabi_dmul+0x356>
 800182c:	4915      	ldr	r1, [pc, #84]	; (8001884 <__aeabi_dmul+0x38c>)
 800182e:	2600      	movs	r6, #0
 8001830:	468c      	mov	ip, r1
 8001832:	4463      	add	r3, ip
 8001834:	4649      	mov	r1, r9
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2302      	movs	r3, #2
 800183a:	4319      	orrs	r1, r3
 800183c:	4689      	mov	r9, r1
 800183e:	2002      	movs	r0, #2
 8001840:	e69d      	b.n	800157e <__aeabi_dmul+0x86>
 8001842:	465b      	mov	r3, fp
 8001844:	9701      	str	r7, [sp, #4]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d000      	beq.n	800184c <__aeabi_dmul+0x354>
 800184a:	e6ad      	b.n	80015a8 <__aeabi_dmul+0xb0>
 800184c:	e6c3      	b.n	80015d6 <__aeabi_dmul+0xde>
 800184e:	4a0d      	ldr	r2, [pc, #52]	; (8001884 <__aeabi_dmul+0x38c>)
 8001850:	2003      	movs	r0, #3
 8001852:	4694      	mov	ip, r2
 8001854:	4463      	add	r3, ip
 8001856:	464a      	mov	r2, r9
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	2303      	movs	r3, #3
 800185c:	431a      	orrs	r2, r3
 800185e:	4691      	mov	r9, r2
 8001860:	4652      	mov	r2, sl
 8001862:	e68c      	b.n	800157e <__aeabi_dmul+0x86>
 8001864:	220c      	movs	r2, #12
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2303      	movs	r3, #3
 800186a:	0005      	movs	r5, r0
 800186c:	4691      	mov	r9, r2
 800186e:	469b      	mov	fp, r3
 8001870:	e666      	b.n	8001540 <__aeabi_dmul+0x48>
 8001872:	2304      	movs	r3, #4
 8001874:	4699      	mov	r9, r3
 8001876:	2300      	movs	r3, #0
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	3301      	adds	r3, #1
 800187c:	2400      	movs	r4, #0
 800187e:	469b      	mov	fp, r3
 8001880:	e65e      	b.n	8001540 <__aeabi_dmul+0x48>
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	000007ff 	.word	0x000007ff
 8001888:	fffffc01 	.word	0xfffffc01
 800188c:	08009438 	.word	0x08009438
 8001890:	000003ff 	.word	0x000003ff
 8001894:	feffffff 	.word	0xfeffffff
 8001898:	000007fe 	.word	0x000007fe
 800189c:	fffffc0d 	.word	0xfffffc0d
 80018a0:	4649      	mov	r1, r9
 80018a2:	2301      	movs	r3, #1
 80018a4:	4319      	orrs	r1, r3
 80018a6:	4689      	mov	r9, r1
 80018a8:	2600      	movs	r6, #0
 80018aa:	2001      	movs	r0, #1
 80018ac:	e667      	b.n	800157e <__aeabi_dmul+0x86>
 80018ae:	2300      	movs	r3, #0
 80018b0:	2480      	movs	r4, #128	; 0x80
 80018b2:	2500      	movs	r5, #0
 80018b4:	4a43      	ldr	r2, [pc, #268]	; (80019c4 <__aeabi_dmul+0x4cc>)
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	0324      	lsls	r4, r4, #12
 80018ba:	e67e      	b.n	80015ba <__aeabi_dmul+0xc2>
 80018bc:	2001      	movs	r0, #1
 80018be:	1a40      	subs	r0, r0, r1
 80018c0:	2838      	cmp	r0, #56	; 0x38
 80018c2:	dd00      	ble.n	80018c6 <__aeabi_dmul+0x3ce>
 80018c4:	e676      	b.n	80015b4 <__aeabi_dmul+0xbc>
 80018c6:	281f      	cmp	r0, #31
 80018c8:	dd5b      	ble.n	8001982 <__aeabi_dmul+0x48a>
 80018ca:	221f      	movs	r2, #31
 80018cc:	0023      	movs	r3, r4
 80018ce:	4252      	negs	r2, r2
 80018d0:	1a51      	subs	r1, r2, r1
 80018d2:	40cb      	lsrs	r3, r1
 80018d4:	0019      	movs	r1, r3
 80018d6:	2820      	cmp	r0, #32
 80018d8:	d003      	beq.n	80018e2 <__aeabi_dmul+0x3ea>
 80018da:	4a3b      	ldr	r2, [pc, #236]	; (80019c8 <__aeabi_dmul+0x4d0>)
 80018dc:	4462      	add	r2, ip
 80018de:	4094      	lsls	r4, r2
 80018e0:	4325      	orrs	r5, r4
 80018e2:	1e6a      	subs	r2, r5, #1
 80018e4:	4195      	sbcs	r5, r2
 80018e6:	002a      	movs	r2, r5
 80018e8:	430a      	orrs	r2, r1
 80018ea:	2107      	movs	r1, #7
 80018ec:	000d      	movs	r5, r1
 80018ee:	2400      	movs	r4, #0
 80018f0:	4015      	ands	r5, r2
 80018f2:	4211      	tst	r1, r2
 80018f4:	d05b      	beq.n	80019ae <__aeabi_dmul+0x4b6>
 80018f6:	210f      	movs	r1, #15
 80018f8:	2400      	movs	r4, #0
 80018fa:	4011      	ands	r1, r2
 80018fc:	2904      	cmp	r1, #4
 80018fe:	d053      	beq.n	80019a8 <__aeabi_dmul+0x4b0>
 8001900:	1d11      	adds	r1, r2, #4
 8001902:	4291      	cmp	r1, r2
 8001904:	4192      	sbcs	r2, r2
 8001906:	4252      	negs	r2, r2
 8001908:	18a4      	adds	r4, r4, r2
 800190a:	000a      	movs	r2, r1
 800190c:	0223      	lsls	r3, r4, #8
 800190e:	d54b      	bpl.n	80019a8 <__aeabi_dmul+0x4b0>
 8001910:	2201      	movs	r2, #1
 8001912:	2400      	movs	r4, #0
 8001914:	2500      	movs	r5, #0
 8001916:	e650      	b.n	80015ba <__aeabi_dmul+0xc2>
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	031b      	lsls	r3, r3, #12
 800191c:	421c      	tst	r4, r3
 800191e:	d009      	beq.n	8001934 <__aeabi_dmul+0x43c>
 8001920:	421e      	tst	r6, r3
 8001922:	d107      	bne.n	8001934 <__aeabi_dmul+0x43c>
 8001924:	4333      	orrs	r3, r6
 8001926:	031c      	lsls	r4, r3, #12
 8001928:	4643      	mov	r3, r8
 800192a:	0015      	movs	r5, r2
 800192c:	0b24      	lsrs	r4, r4, #12
 800192e:	4a25      	ldr	r2, [pc, #148]	; (80019c4 <__aeabi_dmul+0x4cc>)
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	e642      	b.n	80015ba <__aeabi_dmul+0xc2>
 8001934:	2280      	movs	r2, #128	; 0x80
 8001936:	0312      	lsls	r2, r2, #12
 8001938:	4314      	orrs	r4, r2
 800193a:	0324      	lsls	r4, r4, #12
 800193c:	4a21      	ldr	r2, [pc, #132]	; (80019c4 <__aeabi_dmul+0x4cc>)
 800193e:	0b24      	lsrs	r4, r4, #12
 8001940:	9701      	str	r7, [sp, #4]
 8001942:	e63a      	b.n	80015ba <__aeabi_dmul+0xc2>
 8001944:	f000 fc80 	bl	8002248 <__clzsi2>
 8001948:	0001      	movs	r1, r0
 800194a:	0002      	movs	r2, r0
 800194c:	3115      	adds	r1, #21
 800194e:	3220      	adds	r2, #32
 8001950:	291c      	cmp	r1, #28
 8001952:	dc00      	bgt.n	8001956 <__aeabi_dmul+0x45e>
 8001954:	e74b      	b.n	80017ee <__aeabi_dmul+0x2f6>
 8001956:	0034      	movs	r4, r6
 8001958:	3808      	subs	r0, #8
 800195a:	2500      	movs	r5, #0
 800195c:	4084      	lsls	r4, r0
 800195e:	e750      	b.n	8001802 <__aeabi_dmul+0x30a>
 8001960:	f000 fc72 	bl	8002248 <__clzsi2>
 8001964:	0003      	movs	r3, r0
 8001966:	001a      	movs	r2, r3
 8001968:	3215      	adds	r2, #21
 800196a:	3020      	adds	r0, #32
 800196c:	2a1c      	cmp	r2, #28
 800196e:	dc00      	bgt.n	8001972 <__aeabi_dmul+0x47a>
 8001970:	e71e      	b.n	80017b0 <__aeabi_dmul+0x2b8>
 8001972:	4656      	mov	r6, sl
 8001974:	3b08      	subs	r3, #8
 8001976:	2200      	movs	r2, #0
 8001978:	409e      	lsls	r6, r3
 800197a:	e723      	b.n	80017c4 <__aeabi_dmul+0x2cc>
 800197c:	9b00      	ldr	r3, [sp, #0]
 800197e:	469c      	mov	ip, r3
 8001980:	e6e6      	b.n	8001750 <__aeabi_dmul+0x258>
 8001982:	4912      	ldr	r1, [pc, #72]	; (80019cc <__aeabi_dmul+0x4d4>)
 8001984:	0022      	movs	r2, r4
 8001986:	4461      	add	r1, ip
 8001988:	002e      	movs	r6, r5
 800198a:	408d      	lsls	r5, r1
 800198c:	408a      	lsls	r2, r1
 800198e:	40c6      	lsrs	r6, r0
 8001990:	1e69      	subs	r1, r5, #1
 8001992:	418d      	sbcs	r5, r1
 8001994:	4332      	orrs	r2, r6
 8001996:	432a      	orrs	r2, r5
 8001998:	40c4      	lsrs	r4, r0
 800199a:	0753      	lsls	r3, r2, #29
 800199c:	d0b6      	beq.n	800190c <__aeabi_dmul+0x414>
 800199e:	210f      	movs	r1, #15
 80019a0:	4011      	ands	r1, r2
 80019a2:	2904      	cmp	r1, #4
 80019a4:	d1ac      	bne.n	8001900 <__aeabi_dmul+0x408>
 80019a6:	e7b1      	b.n	800190c <__aeabi_dmul+0x414>
 80019a8:	0765      	lsls	r5, r4, #29
 80019aa:	0264      	lsls	r4, r4, #9
 80019ac:	0b24      	lsrs	r4, r4, #12
 80019ae:	08d2      	lsrs	r2, r2, #3
 80019b0:	4315      	orrs	r5, r2
 80019b2:	2200      	movs	r2, #0
 80019b4:	e601      	b.n	80015ba <__aeabi_dmul+0xc2>
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	0312      	lsls	r2, r2, #12
 80019ba:	4314      	orrs	r4, r2
 80019bc:	0324      	lsls	r4, r4, #12
 80019be:	4a01      	ldr	r2, [pc, #4]	; (80019c4 <__aeabi_dmul+0x4cc>)
 80019c0:	0b24      	lsrs	r4, r4, #12
 80019c2:	e5fa      	b.n	80015ba <__aeabi_dmul+0xc2>
 80019c4:	000007ff 	.word	0x000007ff
 80019c8:	0000043e 	.word	0x0000043e
 80019cc:	0000041e 	.word	0x0000041e

080019d0 <__aeabi_dsub>:
 80019d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d2:	4657      	mov	r7, sl
 80019d4:	464e      	mov	r6, r9
 80019d6:	4645      	mov	r5, r8
 80019d8:	46de      	mov	lr, fp
 80019da:	b5e0      	push	{r5, r6, r7, lr}
 80019dc:	001e      	movs	r6, r3
 80019de:	0017      	movs	r7, r2
 80019e0:	004a      	lsls	r2, r1, #1
 80019e2:	030b      	lsls	r3, r1, #12
 80019e4:	0d52      	lsrs	r2, r2, #21
 80019e6:	0a5b      	lsrs	r3, r3, #9
 80019e8:	4690      	mov	r8, r2
 80019ea:	0f42      	lsrs	r2, r0, #29
 80019ec:	431a      	orrs	r2, r3
 80019ee:	0fcd      	lsrs	r5, r1, #31
 80019f0:	4ccd      	ldr	r4, [pc, #820]	; (8001d28 <__aeabi_dsub+0x358>)
 80019f2:	0331      	lsls	r1, r6, #12
 80019f4:	00c3      	lsls	r3, r0, #3
 80019f6:	4694      	mov	ip, r2
 80019f8:	0070      	lsls	r0, r6, #1
 80019fa:	0f7a      	lsrs	r2, r7, #29
 80019fc:	0a49      	lsrs	r1, r1, #9
 80019fe:	00ff      	lsls	r7, r7, #3
 8001a00:	469a      	mov	sl, r3
 8001a02:	46b9      	mov	r9, r7
 8001a04:	0d40      	lsrs	r0, r0, #21
 8001a06:	0ff6      	lsrs	r6, r6, #31
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	42a0      	cmp	r0, r4
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dsub+0x40>
 8001a0e:	e0b1      	b.n	8001b74 <__aeabi_dsub+0x1a4>
 8001a10:	2201      	movs	r2, #1
 8001a12:	4056      	eors	r6, r2
 8001a14:	46b3      	mov	fp, r6
 8001a16:	42b5      	cmp	r5, r6
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dsub+0x4c>
 8001a1a:	e088      	b.n	8001b2e <__aeabi_dsub+0x15e>
 8001a1c:	4642      	mov	r2, r8
 8001a1e:	1a12      	subs	r2, r2, r0
 8001a20:	2a00      	cmp	r2, #0
 8001a22:	dc00      	bgt.n	8001a26 <__aeabi_dsub+0x56>
 8001a24:	e0ae      	b.n	8001b84 <__aeabi_dsub+0x1b4>
 8001a26:	2800      	cmp	r0, #0
 8001a28:	d100      	bne.n	8001a2c <__aeabi_dsub+0x5c>
 8001a2a:	e0c1      	b.n	8001bb0 <__aeabi_dsub+0x1e0>
 8001a2c:	48be      	ldr	r0, [pc, #760]	; (8001d28 <__aeabi_dsub+0x358>)
 8001a2e:	4580      	cmp	r8, r0
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dsub+0x64>
 8001a32:	e151      	b.n	8001cd8 <__aeabi_dsub+0x308>
 8001a34:	2080      	movs	r0, #128	; 0x80
 8001a36:	0400      	lsls	r0, r0, #16
 8001a38:	4301      	orrs	r1, r0
 8001a3a:	2a38      	cmp	r2, #56	; 0x38
 8001a3c:	dd00      	ble.n	8001a40 <__aeabi_dsub+0x70>
 8001a3e:	e17b      	b.n	8001d38 <__aeabi_dsub+0x368>
 8001a40:	2a1f      	cmp	r2, #31
 8001a42:	dd00      	ble.n	8001a46 <__aeabi_dsub+0x76>
 8001a44:	e1ee      	b.n	8001e24 <__aeabi_dsub+0x454>
 8001a46:	2020      	movs	r0, #32
 8001a48:	003e      	movs	r6, r7
 8001a4a:	1a80      	subs	r0, r0, r2
 8001a4c:	000c      	movs	r4, r1
 8001a4e:	40d6      	lsrs	r6, r2
 8001a50:	40d1      	lsrs	r1, r2
 8001a52:	4087      	lsls	r7, r0
 8001a54:	4662      	mov	r2, ip
 8001a56:	4084      	lsls	r4, r0
 8001a58:	1a52      	subs	r2, r2, r1
 8001a5a:	1e78      	subs	r0, r7, #1
 8001a5c:	4187      	sbcs	r7, r0
 8001a5e:	4694      	mov	ip, r2
 8001a60:	4334      	orrs	r4, r6
 8001a62:	4327      	orrs	r7, r4
 8001a64:	1bdc      	subs	r4, r3, r7
 8001a66:	42a3      	cmp	r3, r4
 8001a68:	419b      	sbcs	r3, r3
 8001a6a:	4662      	mov	r2, ip
 8001a6c:	425b      	negs	r3, r3
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	4699      	mov	r9, r3
 8001a72:	464b      	mov	r3, r9
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	d400      	bmi.n	8001a7a <__aeabi_dsub+0xaa>
 8001a78:	e118      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8001a7a:	464b      	mov	r3, r9
 8001a7c:	0258      	lsls	r0, r3, #9
 8001a7e:	0a43      	lsrs	r3, r0, #9
 8001a80:	4699      	mov	r9, r3
 8001a82:	464b      	mov	r3, r9
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d100      	bne.n	8001a8a <__aeabi_dsub+0xba>
 8001a88:	e137      	b.n	8001cfa <__aeabi_dsub+0x32a>
 8001a8a:	4648      	mov	r0, r9
 8001a8c:	f000 fbdc 	bl	8002248 <__clzsi2>
 8001a90:	0001      	movs	r1, r0
 8001a92:	3908      	subs	r1, #8
 8001a94:	2320      	movs	r3, #32
 8001a96:	0022      	movs	r2, r4
 8001a98:	4648      	mov	r0, r9
 8001a9a:	1a5b      	subs	r3, r3, r1
 8001a9c:	40da      	lsrs	r2, r3
 8001a9e:	4088      	lsls	r0, r1
 8001aa0:	408c      	lsls	r4, r1
 8001aa2:	4643      	mov	r3, r8
 8001aa4:	4310      	orrs	r0, r2
 8001aa6:	4588      	cmp	r8, r1
 8001aa8:	dd00      	ble.n	8001aac <__aeabi_dsub+0xdc>
 8001aaa:	e136      	b.n	8001d1a <__aeabi_dsub+0x34a>
 8001aac:	1ac9      	subs	r1, r1, r3
 8001aae:	1c4b      	adds	r3, r1, #1
 8001ab0:	2b1f      	cmp	r3, #31
 8001ab2:	dd00      	ble.n	8001ab6 <__aeabi_dsub+0xe6>
 8001ab4:	e0ea      	b.n	8001c8c <__aeabi_dsub+0x2bc>
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	0026      	movs	r6, r4
 8001aba:	1ad2      	subs	r2, r2, r3
 8001abc:	0001      	movs	r1, r0
 8001abe:	4094      	lsls	r4, r2
 8001ac0:	40de      	lsrs	r6, r3
 8001ac2:	40d8      	lsrs	r0, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4091      	lsls	r1, r2
 8001ac8:	1e62      	subs	r2, r4, #1
 8001aca:	4194      	sbcs	r4, r2
 8001acc:	4681      	mov	r9, r0
 8001ace:	4698      	mov	r8, r3
 8001ad0:	4331      	orrs	r1, r6
 8001ad2:	430c      	orrs	r4, r1
 8001ad4:	0763      	lsls	r3, r4, #29
 8001ad6:	d009      	beq.n	8001aec <__aeabi_dsub+0x11c>
 8001ad8:	230f      	movs	r3, #15
 8001ada:	4023      	ands	r3, r4
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	d005      	beq.n	8001aec <__aeabi_dsub+0x11c>
 8001ae0:	1d23      	adds	r3, r4, #4
 8001ae2:	42a3      	cmp	r3, r4
 8001ae4:	41a4      	sbcs	r4, r4
 8001ae6:	4264      	negs	r4, r4
 8001ae8:	44a1      	add	r9, r4
 8001aea:	001c      	movs	r4, r3
 8001aec:	464b      	mov	r3, r9
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	d400      	bmi.n	8001af4 <__aeabi_dsub+0x124>
 8001af2:	e0de      	b.n	8001cb2 <__aeabi_dsub+0x2e2>
 8001af4:	4641      	mov	r1, r8
 8001af6:	4b8c      	ldr	r3, [pc, #560]	; (8001d28 <__aeabi_dsub+0x358>)
 8001af8:	3101      	adds	r1, #1
 8001afa:	4299      	cmp	r1, r3
 8001afc:	d100      	bne.n	8001b00 <__aeabi_dsub+0x130>
 8001afe:	e0e7      	b.n	8001cd0 <__aeabi_dsub+0x300>
 8001b00:	464b      	mov	r3, r9
 8001b02:	488a      	ldr	r0, [pc, #552]	; (8001d2c <__aeabi_dsub+0x35c>)
 8001b04:	08e4      	lsrs	r4, r4, #3
 8001b06:	4003      	ands	r3, r0
 8001b08:	0018      	movs	r0, r3
 8001b0a:	0549      	lsls	r1, r1, #21
 8001b0c:	075b      	lsls	r3, r3, #29
 8001b0e:	0240      	lsls	r0, r0, #9
 8001b10:	4323      	orrs	r3, r4
 8001b12:	0d4a      	lsrs	r2, r1, #21
 8001b14:	0b04      	lsrs	r4, r0, #12
 8001b16:	0512      	lsls	r2, r2, #20
 8001b18:	07ed      	lsls	r5, r5, #31
 8001b1a:	4322      	orrs	r2, r4
 8001b1c:	432a      	orrs	r2, r5
 8001b1e:	0018      	movs	r0, r3
 8001b20:	0011      	movs	r1, r2
 8001b22:	bcf0      	pop	{r4, r5, r6, r7}
 8001b24:	46bb      	mov	fp, r7
 8001b26:	46b2      	mov	sl, r6
 8001b28:	46a9      	mov	r9, r5
 8001b2a:	46a0      	mov	r8, r4
 8001b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b2e:	4642      	mov	r2, r8
 8001b30:	1a12      	subs	r2, r2, r0
 8001b32:	2a00      	cmp	r2, #0
 8001b34:	dd52      	ble.n	8001bdc <__aeabi_dsub+0x20c>
 8001b36:	2800      	cmp	r0, #0
 8001b38:	d100      	bne.n	8001b3c <__aeabi_dsub+0x16c>
 8001b3a:	e09c      	b.n	8001c76 <__aeabi_dsub+0x2a6>
 8001b3c:	45a0      	cmp	r8, r4
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_dsub+0x172>
 8001b40:	e0ca      	b.n	8001cd8 <__aeabi_dsub+0x308>
 8001b42:	2080      	movs	r0, #128	; 0x80
 8001b44:	0400      	lsls	r0, r0, #16
 8001b46:	4301      	orrs	r1, r0
 8001b48:	2a38      	cmp	r2, #56	; 0x38
 8001b4a:	dd00      	ble.n	8001b4e <__aeabi_dsub+0x17e>
 8001b4c:	e149      	b.n	8001de2 <__aeabi_dsub+0x412>
 8001b4e:	2a1f      	cmp	r2, #31
 8001b50:	dc00      	bgt.n	8001b54 <__aeabi_dsub+0x184>
 8001b52:	e197      	b.n	8001e84 <__aeabi_dsub+0x4b4>
 8001b54:	0010      	movs	r0, r2
 8001b56:	000e      	movs	r6, r1
 8001b58:	3820      	subs	r0, #32
 8001b5a:	40c6      	lsrs	r6, r0
 8001b5c:	2a20      	cmp	r2, #32
 8001b5e:	d004      	beq.n	8001b6a <__aeabi_dsub+0x19a>
 8001b60:	2040      	movs	r0, #64	; 0x40
 8001b62:	1a82      	subs	r2, r0, r2
 8001b64:	4091      	lsls	r1, r2
 8001b66:	430f      	orrs	r7, r1
 8001b68:	46b9      	mov	r9, r7
 8001b6a:	464c      	mov	r4, r9
 8001b6c:	1e62      	subs	r2, r4, #1
 8001b6e:	4194      	sbcs	r4, r2
 8001b70:	4334      	orrs	r4, r6
 8001b72:	e13a      	b.n	8001dea <__aeabi_dsub+0x41a>
 8001b74:	000a      	movs	r2, r1
 8001b76:	433a      	orrs	r2, r7
 8001b78:	d028      	beq.n	8001bcc <__aeabi_dsub+0x1fc>
 8001b7a:	46b3      	mov	fp, r6
 8001b7c:	42b5      	cmp	r5, r6
 8001b7e:	d02b      	beq.n	8001bd8 <__aeabi_dsub+0x208>
 8001b80:	4a6b      	ldr	r2, [pc, #428]	; (8001d30 <__aeabi_dsub+0x360>)
 8001b82:	4442      	add	r2, r8
 8001b84:	2a00      	cmp	r2, #0
 8001b86:	d05d      	beq.n	8001c44 <__aeabi_dsub+0x274>
 8001b88:	4642      	mov	r2, r8
 8001b8a:	4644      	mov	r4, r8
 8001b8c:	1a82      	subs	r2, r0, r2
 8001b8e:	2c00      	cmp	r4, #0
 8001b90:	d000      	beq.n	8001b94 <__aeabi_dsub+0x1c4>
 8001b92:	e0f5      	b.n	8001d80 <__aeabi_dsub+0x3b0>
 8001b94:	4665      	mov	r5, ip
 8001b96:	431d      	orrs	r5, r3
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x1cc>
 8001b9a:	e19c      	b.n	8001ed6 <__aeabi_dsub+0x506>
 8001b9c:	1e55      	subs	r5, r2, #1
 8001b9e:	2a01      	cmp	r2, #1
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_dsub+0x1d4>
 8001ba2:	e1fb      	b.n	8001f9c <__aeabi_dsub+0x5cc>
 8001ba4:	4c60      	ldr	r4, [pc, #384]	; (8001d28 <__aeabi_dsub+0x358>)
 8001ba6:	42a2      	cmp	r2, r4
 8001ba8:	d100      	bne.n	8001bac <__aeabi_dsub+0x1dc>
 8001baa:	e1bd      	b.n	8001f28 <__aeabi_dsub+0x558>
 8001bac:	002a      	movs	r2, r5
 8001bae:	e0f0      	b.n	8001d92 <__aeabi_dsub+0x3c2>
 8001bb0:	0008      	movs	r0, r1
 8001bb2:	4338      	orrs	r0, r7
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_dsub+0x1e8>
 8001bb6:	e0c3      	b.n	8001d40 <__aeabi_dsub+0x370>
 8001bb8:	1e50      	subs	r0, r2, #1
 8001bba:	2a01      	cmp	r2, #1
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_dsub+0x1f0>
 8001bbe:	e1a8      	b.n	8001f12 <__aeabi_dsub+0x542>
 8001bc0:	4c59      	ldr	r4, [pc, #356]	; (8001d28 <__aeabi_dsub+0x358>)
 8001bc2:	42a2      	cmp	r2, r4
 8001bc4:	d100      	bne.n	8001bc8 <__aeabi_dsub+0x1f8>
 8001bc6:	e087      	b.n	8001cd8 <__aeabi_dsub+0x308>
 8001bc8:	0002      	movs	r2, r0
 8001bca:	e736      	b.n	8001a3a <__aeabi_dsub+0x6a>
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4056      	eors	r6, r2
 8001bd0:	46b3      	mov	fp, r6
 8001bd2:	42b5      	cmp	r5, r6
 8001bd4:	d000      	beq.n	8001bd8 <__aeabi_dsub+0x208>
 8001bd6:	e721      	b.n	8001a1c <__aeabi_dsub+0x4c>
 8001bd8:	4a55      	ldr	r2, [pc, #340]	; (8001d30 <__aeabi_dsub+0x360>)
 8001bda:	4442      	add	r2, r8
 8001bdc:	2a00      	cmp	r2, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_dsub+0x212>
 8001be0:	e0b5      	b.n	8001d4e <__aeabi_dsub+0x37e>
 8001be2:	4642      	mov	r2, r8
 8001be4:	4644      	mov	r4, r8
 8001be6:	1a82      	subs	r2, r0, r2
 8001be8:	2c00      	cmp	r4, #0
 8001bea:	d100      	bne.n	8001bee <__aeabi_dsub+0x21e>
 8001bec:	e138      	b.n	8001e60 <__aeabi_dsub+0x490>
 8001bee:	4e4e      	ldr	r6, [pc, #312]	; (8001d28 <__aeabi_dsub+0x358>)
 8001bf0:	42b0      	cmp	r0, r6
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x226>
 8001bf4:	e1de      	b.n	8001fb4 <__aeabi_dsub+0x5e4>
 8001bf6:	2680      	movs	r6, #128	; 0x80
 8001bf8:	4664      	mov	r4, ip
 8001bfa:	0436      	lsls	r6, r6, #16
 8001bfc:	4334      	orrs	r4, r6
 8001bfe:	46a4      	mov	ip, r4
 8001c00:	2a38      	cmp	r2, #56	; 0x38
 8001c02:	dd00      	ble.n	8001c06 <__aeabi_dsub+0x236>
 8001c04:	e196      	b.n	8001f34 <__aeabi_dsub+0x564>
 8001c06:	2a1f      	cmp	r2, #31
 8001c08:	dd00      	ble.n	8001c0c <__aeabi_dsub+0x23c>
 8001c0a:	e224      	b.n	8002056 <__aeabi_dsub+0x686>
 8001c0c:	2620      	movs	r6, #32
 8001c0e:	1ab4      	subs	r4, r6, r2
 8001c10:	46a2      	mov	sl, r4
 8001c12:	4664      	mov	r4, ip
 8001c14:	4656      	mov	r6, sl
 8001c16:	40b4      	lsls	r4, r6
 8001c18:	46a1      	mov	r9, r4
 8001c1a:	001c      	movs	r4, r3
 8001c1c:	464e      	mov	r6, r9
 8001c1e:	40d4      	lsrs	r4, r2
 8001c20:	4326      	orrs	r6, r4
 8001c22:	0034      	movs	r4, r6
 8001c24:	4656      	mov	r6, sl
 8001c26:	40b3      	lsls	r3, r6
 8001c28:	1e5e      	subs	r6, r3, #1
 8001c2a:	41b3      	sbcs	r3, r6
 8001c2c:	431c      	orrs	r4, r3
 8001c2e:	4663      	mov	r3, ip
 8001c30:	40d3      	lsrs	r3, r2
 8001c32:	18c9      	adds	r1, r1, r3
 8001c34:	19e4      	adds	r4, r4, r7
 8001c36:	42bc      	cmp	r4, r7
 8001c38:	41bf      	sbcs	r7, r7
 8001c3a:	427f      	negs	r7, r7
 8001c3c:	46b9      	mov	r9, r7
 8001c3e:	4680      	mov	r8, r0
 8001c40:	4489      	add	r9, r1
 8001c42:	e0d8      	b.n	8001df6 <__aeabi_dsub+0x426>
 8001c44:	4640      	mov	r0, r8
 8001c46:	4c3b      	ldr	r4, [pc, #236]	; (8001d34 <__aeabi_dsub+0x364>)
 8001c48:	3001      	adds	r0, #1
 8001c4a:	4220      	tst	r0, r4
 8001c4c:	d000      	beq.n	8001c50 <__aeabi_dsub+0x280>
 8001c4e:	e0b4      	b.n	8001dba <__aeabi_dsub+0x3ea>
 8001c50:	4640      	mov	r0, r8
 8001c52:	2800      	cmp	r0, #0
 8001c54:	d000      	beq.n	8001c58 <__aeabi_dsub+0x288>
 8001c56:	e144      	b.n	8001ee2 <__aeabi_dsub+0x512>
 8001c58:	4660      	mov	r0, ip
 8001c5a:	4318      	orrs	r0, r3
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x290>
 8001c5e:	e190      	b.n	8001f82 <__aeabi_dsub+0x5b2>
 8001c60:	0008      	movs	r0, r1
 8001c62:	4338      	orrs	r0, r7
 8001c64:	d000      	beq.n	8001c68 <__aeabi_dsub+0x298>
 8001c66:	e1aa      	b.n	8001fbe <__aeabi_dsub+0x5ee>
 8001c68:	4661      	mov	r1, ip
 8001c6a:	08db      	lsrs	r3, r3, #3
 8001c6c:	0749      	lsls	r1, r1, #29
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	4661      	mov	r1, ip
 8001c72:	08cc      	lsrs	r4, r1, #3
 8001c74:	e027      	b.n	8001cc6 <__aeabi_dsub+0x2f6>
 8001c76:	0008      	movs	r0, r1
 8001c78:	4338      	orrs	r0, r7
 8001c7a:	d061      	beq.n	8001d40 <__aeabi_dsub+0x370>
 8001c7c:	1e50      	subs	r0, r2, #1
 8001c7e:	2a01      	cmp	r2, #1
 8001c80:	d100      	bne.n	8001c84 <__aeabi_dsub+0x2b4>
 8001c82:	e139      	b.n	8001ef8 <__aeabi_dsub+0x528>
 8001c84:	42a2      	cmp	r2, r4
 8001c86:	d027      	beq.n	8001cd8 <__aeabi_dsub+0x308>
 8001c88:	0002      	movs	r2, r0
 8001c8a:	e75d      	b.n	8001b48 <__aeabi_dsub+0x178>
 8001c8c:	0002      	movs	r2, r0
 8001c8e:	391f      	subs	r1, #31
 8001c90:	40ca      	lsrs	r2, r1
 8001c92:	0011      	movs	r1, r2
 8001c94:	2b20      	cmp	r3, #32
 8001c96:	d003      	beq.n	8001ca0 <__aeabi_dsub+0x2d0>
 8001c98:	2240      	movs	r2, #64	; 0x40
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	4098      	lsls	r0, r3
 8001c9e:	4304      	orrs	r4, r0
 8001ca0:	1e63      	subs	r3, r4, #1
 8001ca2:	419c      	sbcs	r4, r3
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4699      	mov	r9, r3
 8001ca8:	4698      	mov	r8, r3
 8001caa:	430c      	orrs	r4, r1
 8001cac:	0763      	lsls	r3, r4, #29
 8001cae:	d000      	beq.n	8001cb2 <__aeabi_dsub+0x2e2>
 8001cb0:	e712      	b.n	8001ad8 <__aeabi_dsub+0x108>
 8001cb2:	464b      	mov	r3, r9
 8001cb4:	464a      	mov	r2, r9
 8001cb6:	08e4      	lsrs	r4, r4, #3
 8001cb8:	075b      	lsls	r3, r3, #29
 8001cba:	4323      	orrs	r3, r4
 8001cbc:	08d4      	lsrs	r4, r2, #3
 8001cbe:	4642      	mov	r2, r8
 8001cc0:	4919      	ldr	r1, [pc, #100]	; (8001d28 <__aeabi_dsub+0x358>)
 8001cc2:	428a      	cmp	r2, r1
 8001cc4:	d00e      	beq.n	8001ce4 <__aeabi_dsub+0x314>
 8001cc6:	0324      	lsls	r4, r4, #12
 8001cc8:	0552      	lsls	r2, r2, #21
 8001cca:	0b24      	lsrs	r4, r4, #12
 8001ccc:	0d52      	lsrs	r2, r2, #21
 8001cce:	e722      	b.n	8001b16 <__aeabi_dsub+0x146>
 8001cd0:	000a      	movs	r2, r1
 8001cd2:	2400      	movs	r4, #0
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e71e      	b.n	8001b16 <__aeabi_dsub+0x146>
 8001cd8:	08db      	lsrs	r3, r3, #3
 8001cda:	4662      	mov	r2, ip
 8001cdc:	0752      	lsls	r2, r2, #29
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	4662      	mov	r2, ip
 8001ce2:	08d4      	lsrs	r4, r2, #3
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	4322      	orrs	r2, r4
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x31c>
 8001cea:	e1fc      	b.n	80020e6 <__aeabi_dsub+0x716>
 8001cec:	2280      	movs	r2, #128	; 0x80
 8001cee:	0312      	lsls	r2, r2, #12
 8001cf0:	4314      	orrs	r4, r2
 8001cf2:	0324      	lsls	r4, r4, #12
 8001cf4:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <__aeabi_dsub+0x358>)
 8001cf6:	0b24      	lsrs	r4, r4, #12
 8001cf8:	e70d      	b.n	8001b16 <__aeabi_dsub+0x146>
 8001cfa:	0020      	movs	r0, r4
 8001cfc:	f000 faa4 	bl	8002248 <__clzsi2>
 8001d00:	0001      	movs	r1, r0
 8001d02:	3118      	adds	r1, #24
 8001d04:	291f      	cmp	r1, #31
 8001d06:	dc00      	bgt.n	8001d0a <__aeabi_dsub+0x33a>
 8001d08:	e6c4      	b.n	8001a94 <__aeabi_dsub+0xc4>
 8001d0a:	3808      	subs	r0, #8
 8001d0c:	4084      	lsls	r4, r0
 8001d0e:	4643      	mov	r3, r8
 8001d10:	0020      	movs	r0, r4
 8001d12:	2400      	movs	r4, #0
 8001d14:	4588      	cmp	r8, r1
 8001d16:	dc00      	bgt.n	8001d1a <__aeabi_dsub+0x34a>
 8001d18:	e6c8      	b.n	8001aac <__aeabi_dsub+0xdc>
 8001d1a:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <__aeabi_dsub+0x35c>)
 8001d1c:	1a5b      	subs	r3, r3, r1
 8001d1e:	4010      	ands	r0, r2
 8001d20:	4698      	mov	r8, r3
 8001d22:	4681      	mov	r9, r0
 8001d24:	e6d6      	b.n	8001ad4 <__aeabi_dsub+0x104>
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff
 8001d2c:	ff7fffff 	.word	0xff7fffff
 8001d30:	fffff801 	.word	0xfffff801
 8001d34:	000007fe 	.word	0x000007fe
 8001d38:	430f      	orrs	r7, r1
 8001d3a:	1e7a      	subs	r2, r7, #1
 8001d3c:	4197      	sbcs	r7, r2
 8001d3e:	e691      	b.n	8001a64 <__aeabi_dsub+0x94>
 8001d40:	4661      	mov	r1, ip
 8001d42:	08db      	lsrs	r3, r3, #3
 8001d44:	0749      	lsls	r1, r1, #29
 8001d46:	430b      	orrs	r3, r1
 8001d48:	4661      	mov	r1, ip
 8001d4a:	08cc      	lsrs	r4, r1, #3
 8001d4c:	e7b8      	b.n	8001cc0 <__aeabi_dsub+0x2f0>
 8001d4e:	4640      	mov	r0, r8
 8001d50:	4cd3      	ldr	r4, [pc, #844]	; (80020a0 <__aeabi_dsub+0x6d0>)
 8001d52:	3001      	adds	r0, #1
 8001d54:	4220      	tst	r0, r4
 8001d56:	d000      	beq.n	8001d5a <__aeabi_dsub+0x38a>
 8001d58:	e0a2      	b.n	8001ea0 <__aeabi_dsub+0x4d0>
 8001d5a:	4640      	mov	r0, r8
 8001d5c:	2800      	cmp	r0, #0
 8001d5e:	d000      	beq.n	8001d62 <__aeabi_dsub+0x392>
 8001d60:	e101      	b.n	8001f66 <__aeabi_dsub+0x596>
 8001d62:	4660      	mov	r0, ip
 8001d64:	4318      	orrs	r0, r3
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x39a>
 8001d68:	e15e      	b.n	8002028 <__aeabi_dsub+0x658>
 8001d6a:	0008      	movs	r0, r1
 8001d6c:	4338      	orrs	r0, r7
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_dsub+0x3a2>
 8001d70:	e15f      	b.n	8002032 <__aeabi_dsub+0x662>
 8001d72:	4661      	mov	r1, ip
 8001d74:	08db      	lsrs	r3, r3, #3
 8001d76:	0749      	lsls	r1, r1, #29
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	4661      	mov	r1, ip
 8001d7c:	08cc      	lsrs	r4, r1, #3
 8001d7e:	e7a2      	b.n	8001cc6 <__aeabi_dsub+0x2f6>
 8001d80:	4dc8      	ldr	r5, [pc, #800]	; (80020a4 <__aeabi_dsub+0x6d4>)
 8001d82:	42a8      	cmp	r0, r5
 8001d84:	d100      	bne.n	8001d88 <__aeabi_dsub+0x3b8>
 8001d86:	e0cf      	b.n	8001f28 <__aeabi_dsub+0x558>
 8001d88:	2580      	movs	r5, #128	; 0x80
 8001d8a:	4664      	mov	r4, ip
 8001d8c:	042d      	lsls	r5, r5, #16
 8001d8e:	432c      	orrs	r4, r5
 8001d90:	46a4      	mov	ip, r4
 8001d92:	2a38      	cmp	r2, #56	; 0x38
 8001d94:	dc56      	bgt.n	8001e44 <__aeabi_dsub+0x474>
 8001d96:	2a1f      	cmp	r2, #31
 8001d98:	dd00      	ble.n	8001d9c <__aeabi_dsub+0x3cc>
 8001d9a:	e0d1      	b.n	8001f40 <__aeabi_dsub+0x570>
 8001d9c:	2520      	movs	r5, #32
 8001d9e:	001e      	movs	r6, r3
 8001da0:	1aad      	subs	r5, r5, r2
 8001da2:	4664      	mov	r4, ip
 8001da4:	40ab      	lsls	r3, r5
 8001da6:	40ac      	lsls	r4, r5
 8001da8:	40d6      	lsrs	r6, r2
 8001daa:	1e5d      	subs	r5, r3, #1
 8001dac:	41ab      	sbcs	r3, r5
 8001dae:	4334      	orrs	r4, r6
 8001db0:	4323      	orrs	r3, r4
 8001db2:	4664      	mov	r4, ip
 8001db4:	40d4      	lsrs	r4, r2
 8001db6:	1b09      	subs	r1, r1, r4
 8001db8:	e049      	b.n	8001e4e <__aeabi_dsub+0x47e>
 8001dba:	4660      	mov	r0, ip
 8001dbc:	1bdc      	subs	r4, r3, r7
 8001dbe:	1a46      	subs	r6, r0, r1
 8001dc0:	42a3      	cmp	r3, r4
 8001dc2:	4180      	sbcs	r0, r0
 8001dc4:	4240      	negs	r0, r0
 8001dc6:	4681      	mov	r9, r0
 8001dc8:	0030      	movs	r0, r6
 8001dca:	464e      	mov	r6, r9
 8001dcc:	1b80      	subs	r0, r0, r6
 8001dce:	4681      	mov	r9, r0
 8001dd0:	0200      	lsls	r0, r0, #8
 8001dd2:	d476      	bmi.n	8001ec2 <__aeabi_dsub+0x4f2>
 8001dd4:	464b      	mov	r3, r9
 8001dd6:	4323      	orrs	r3, r4
 8001dd8:	d000      	beq.n	8001ddc <__aeabi_dsub+0x40c>
 8001dda:	e652      	b.n	8001a82 <__aeabi_dsub+0xb2>
 8001ddc:	2400      	movs	r4, #0
 8001dde:	2500      	movs	r5, #0
 8001de0:	e771      	b.n	8001cc6 <__aeabi_dsub+0x2f6>
 8001de2:	4339      	orrs	r1, r7
 8001de4:	000c      	movs	r4, r1
 8001de6:	1e62      	subs	r2, r4, #1
 8001de8:	4194      	sbcs	r4, r2
 8001dea:	18e4      	adds	r4, r4, r3
 8001dec:	429c      	cmp	r4, r3
 8001dee:	419b      	sbcs	r3, r3
 8001df0:	425b      	negs	r3, r3
 8001df2:	4463      	add	r3, ip
 8001df4:	4699      	mov	r9, r3
 8001df6:	464b      	mov	r3, r9
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	d400      	bmi.n	8001dfe <__aeabi_dsub+0x42e>
 8001dfc:	e756      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	469c      	mov	ip, r3
 8001e02:	4ba8      	ldr	r3, [pc, #672]	; (80020a4 <__aeabi_dsub+0x6d4>)
 8001e04:	44e0      	add	r8, ip
 8001e06:	4598      	cmp	r8, r3
 8001e08:	d038      	beq.n	8001e7c <__aeabi_dsub+0x4ac>
 8001e0a:	464b      	mov	r3, r9
 8001e0c:	48a6      	ldr	r0, [pc, #664]	; (80020a8 <__aeabi_dsub+0x6d8>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4003      	ands	r3, r0
 8001e12:	0018      	movs	r0, r3
 8001e14:	0863      	lsrs	r3, r4, #1
 8001e16:	4014      	ands	r4, r2
 8001e18:	431c      	orrs	r4, r3
 8001e1a:	07c3      	lsls	r3, r0, #31
 8001e1c:	431c      	orrs	r4, r3
 8001e1e:	0843      	lsrs	r3, r0, #1
 8001e20:	4699      	mov	r9, r3
 8001e22:	e657      	b.n	8001ad4 <__aeabi_dsub+0x104>
 8001e24:	0010      	movs	r0, r2
 8001e26:	000e      	movs	r6, r1
 8001e28:	3820      	subs	r0, #32
 8001e2a:	40c6      	lsrs	r6, r0
 8001e2c:	2a20      	cmp	r2, #32
 8001e2e:	d004      	beq.n	8001e3a <__aeabi_dsub+0x46a>
 8001e30:	2040      	movs	r0, #64	; 0x40
 8001e32:	1a82      	subs	r2, r0, r2
 8001e34:	4091      	lsls	r1, r2
 8001e36:	430f      	orrs	r7, r1
 8001e38:	46b9      	mov	r9, r7
 8001e3a:	464f      	mov	r7, r9
 8001e3c:	1e7a      	subs	r2, r7, #1
 8001e3e:	4197      	sbcs	r7, r2
 8001e40:	4337      	orrs	r7, r6
 8001e42:	e60f      	b.n	8001a64 <__aeabi_dsub+0x94>
 8001e44:	4662      	mov	r2, ip
 8001e46:	431a      	orrs	r2, r3
 8001e48:	0013      	movs	r3, r2
 8001e4a:	1e5a      	subs	r2, r3, #1
 8001e4c:	4193      	sbcs	r3, r2
 8001e4e:	1afc      	subs	r4, r7, r3
 8001e50:	42a7      	cmp	r7, r4
 8001e52:	41bf      	sbcs	r7, r7
 8001e54:	427f      	negs	r7, r7
 8001e56:	1bcb      	subs	r3, r1, r7
 8001e58:	4699      	mov	r9, r3
 8001e5a:	465d      	mov	r5, fp
 8001e5c:	4680      	mov	r8, r0
 8001e5e:	e608      	b.n	8001a72 <__aeabi_dsub+0xa2>
 8001e60:	4666      	mov	r6, ip
 8001e62:	431e      	orrs	r6, r3
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x498>
 8001e66:	e0be      	b.n	8001fe6 <__aeabi_dsub+0x616>
 8001e68:	1e56      	subs	r6, r2, #1
 8001e6a:	2a01      	cmp	r2, #1
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x4a0>
 8001e6e:	e109      	b.n	8002084 <__aeabi_dsub+0x6b4>
 8001e70:	4c8c      	ldr	r4, [pc, #560]	; (80020a4 <__aeabi_dsub+0x6d4>)
 8001e72:	42a2      	cmp	r2, r4
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dsub+0x4a8>
 8001e76:	e119      	b.n	80020ac <__aeabi_dsub+0x6dc>
 8001e78:	0032      	movs	r2, r6
 8001e7a:	e6c1      	b.n	8001c00 <__aeabi_dsub+0x230>
 8001e7c:	4642      	mov	r2, r8
 8001e7e:	2400      	movs	r4, #0
 8001e80:	2300      	movs	r3, #0
 8001e82:	e648      	b.n	8001b16 <__aeabi_dsub+0x146>
 8001e84:	2020      	movs	r0, #32
 8001e86:	000c      	movs	r4, r1
 8001e88:	1a80      	subs	r0, r0, r2
 8001e8a:	003e      	movs	r6, r7
 8001e8c:	4087      	lsls	r7, r0
 8001e8e:	4084      	lsls	r4, r0
 8001e90:	40d6      	lsrs	r6, r2
 8001e92:	1e78      	subs	r0, r7, #1
 8001e94:	4187      	sbcs	r7, r0
 8001e96:	40d1      	lsrs	r1, r2
 8001e98:	4334      	orrs	r4, r6
 8001e9a:	433c      	orrs	r4, r7
 8001e9c:	448c      	add	ip, r1
 8001e9e:	e7a4      	b.n	8001dea <__aeabi_dsub+0x41a>
 8001ea0:	4a80      	ldr	r2, [pc, #512]	; (80020a4 <__aeabi_dsub+0x6d4>)
 8001ea2:	4290      	cmp	r0, r2
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x4d8>
 8001ea6:	e0e9      	b.n	800207c <__aeabi_dsub+0x6ac>
 8001ea8:	19df      	adds	r7, r3, r7
 8001eaa:	429f      	cmp	r7, r3
 8001eac:	419b      	sbcs	r3, r3
 8001eae:	4461      	add	r1, ip
 8001eb0:	425b      	negs	r3, r3
 8001eb2:	18c9      	adds	r1, r1, r3
 8001eb4:	07cc      	lsls	r4, r1, #31
 8001eb6:	087f      	lsrs	r7, r7, #1
 8001eb8:	084b      	lsrs	r3, r1, #1
 8001eba:	4699      	mov	r9, r3
 8001ebc:	4680      	mov	r8, r0
 8001ebe:	433c      	orrs	r4, r7
 8001ec0:	e6f4      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8001ec2:	1afc      	subs	r4, r7, r3
 8001ec4:	42a7      	cmp	r7, r4
 8001ec6:	41bf      	sbcs	r7, r7
 8001ec8:	4663      	mov	r3, ip
 8001eca:	427f      	negs	r7, r7
 8001ecc:	1ac9      	subs	r1, r1, r3
 8001ece:	1bcb      	subs	r3, r1, r7
 8001ed0:	4699      	mov	r9, r3
 8001ed2:	465d      	mov	r5, fp
 8001ed4:	e5d5      	b.n	8001a82 <__aeabi_dsub+0xb2>
 8001ed6:	08ff      	lsrs	r7, r7, #3
 8001ed8:	074b      	lsls	r3, r1, #29
 8001eda:	465d      	mov	r5, fp
 8001edc:	433b      	orrs	r3, r7
 8001ede:	08cc      	lsrs	r4, r1, #3
 8001ee0:	e6ee      	b.n	8001cc0 <__aeabi_dsub+0x2f0>
 8001ee2:	4662      	mov	r2, ip
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	d000      	beq.n	8001eea <__aeabi_dsub+0x51a>
 8001ee8:	e082      	b.n	8001ff0 <__aeabi_dsub+0x620>
 8001eea:	000b      	movs	r3, r1
 8001eec:	433b      	orrs	r3, r7
 8001eee:	d11b      	bne.n	8001f28 <__aeabi_dsub+0x558>
 8001ef0:	2480      	movs	r4, #128	; 0x80
 8001ef2:	2500      	movs	r5, #0
 8001ef4:	0324      	lsls	r4, r4, #12
 8001ef6:	e6f9      	b.n	8001cec <__aeabi_dsub+0x31c>
 8001ef8:	19dc      	adds	r4, r3, r7
 8001efa:	429c      	cmp	r4, r3
 8001efc:	419b      	sbcs	r3, r3
 8001efe:	4461      	add	r1, ip
 8001f00:	4689      	mov	r9, r1
 8001f02:	425b      	negs	r3, r3
 8001f04:	4499      	add	r9, r3
 8001f06:	464b      	mov	r3, r9
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	d444      	bmi.n	8001f96 <__aeabi_dsub+0x5c6>
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	4698      	mov	r8, r3
 8001f10:	e6cc      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8001f12:	1bdc      	subs	r4, r3, r7
 8001f14:	4662      	mov	r2, ip
 8001f16:	42a3      	cmp	r3, r4
 8001f18:	419b      	sbcs	r3, r3
 8001f1a:	1a51      	subs	r1, r2, r1
 8001f1c:	425b      	negs	r3, r3
 8001f1e:	1acb      	subs	r3, r1, r3
 8001f20:	4699      	mov	r9, r3
 8001f22:	2301      	movs	r3, #1
 8001f24:	4698      	mov	r8, r3
 8001f26:	e5a4      	b.n	8001a72 <__aeabi_dsub+0xa2>
 8001f28:	08ff      	lsrs	r7, r7, #3
 8001f2a:	074b      	lsls	r3, r1, #29
 8001f2c:	465d      	mov	r5, fp
 8001f2e:	433b      	orrs	r3, r7
 8001f30:	08cc      	lsrs	r4, r1, #3
 8001f32:	e6d7      	b.n	8001ce4 <__aeabi_dsub+0x314>
 8001f34:	4662      	mov	r2, ip
 8001f36:	431a      	orrs	r2, r3
 8001f38:	0014      	movs	r4, r2
 8001f3a:	1e63      	subs	r3, r4, #1
 8001f3c:	419c      	sbcs	r4, r3
 8001f3e:	e679      	b.n	8001c34 <__aeabi_dsub+0x264>
 8001f40:	0015      	movs	r5, r2
 8001f42:	4664      	mov	r4, ip
 8001f44:	3d20      	subs	r5, #32
 8001f46:	40ec      	lsrs	r4, r5
 8001f48:	46a0      	mov	r8, r4
 8001f4a:	2a20      	cmp	r2, #32
 8001f4c:	d005      	beq.n	8001f5a <__aeabi_dsub+0x58a>
 8001f4e:	2540      	movs	r5, #64	; 0x40
 8001f50:	4664      	mov	r4, ip
 8001f52:	1aaa      	subs	r2, r5, r2
 8001f54:	4094      	lsls	r4, r2
 8001f56:	4323      	orrs	r3, r4
 8001f58:	469a      	mov	sl, r3
 8001f5a:	4654      	mov	r4, sl
 8001f5c:	1e63      	subs	r3, r4, #1
 8001f5e:	419c      	sbcs	r4, r3
 8001f60:	4643      	mov	r3, r8
 8001f62:	4323      	orrs	r3, r4
 8001f64:	e773      	b.n	8001e4e <__aeabi_dsub+0x47e>
 8001f66:	4662      	mov	r2, ip
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	d023      	beq.n	8001fb4 <__aeabi_dsub+0x5e4>
 8001f6c:	000a      	movs	r2, r1
 8001f6e:	433a      	orrs	r2, r7
 8001f70:	d000      	beq.n	8001f74 <__aeabi_dsub+0x5a4>
 8001f72:	e0a0      	b.n	80020b6 <__aeabi_dsub+0x6e6>
 8001f74:	4662      	mov	r2, ip
 8001f76:	08db      	lsrs	r3, r3, #3
 8001f78:	0752      	lsls	r2, r2, #29
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	4662      	mov	r2, ip
 8001f7e:	08d4      	lsrs	r4, r2, #3
 8001f80:	e6b0      	b.n	8001ce4 <__aeabi_dsub+0x314>
 8001f82:	000b      	movs	r3, r1
 8001f84:	433b      	orrs	r3, r7
 8001f86:	d100      	bne.n	8001f8a <__aeabi_dsub+0x5ba>
 8001f88:	e728      	b.n	8001ddc <__aeabi_dsub+0x40c>
 8001f8a:	08ff      	lsrs	r7, r7, #3
 8001f8c:	074b      	lsls	r3, r1, #29
 8001f8e:	465d      	mov	r5, fp
 8001f90:	433b      	orrs	r3, r7
 8001f92:	08cc      	lsrs	r4, r1, #3
 8001f94:	e697      	b.n	8001cc6 <__aeabi_dsub+0x2f6>
 8001f96:	2302      	movs	r3, #2
 8001f98:	4698      	mov	r8, r3
 8001f9a:	e736      	b.n	8001e0a <__aeabi_dsub+0x43a>
 8001f9c:	1afc      	subs	r4, r7, r3
 8001f9e:	42a7      	cmp	r7, r4
 8001fa0:	41bf      	sbcs	r7, r7
 8001fa2:	4663      	mov	r3, ip
 8001fa4:	427f      	negs	r7, r7
 8001fa6:	1ac9      	subs	r1, r1, r3
 8001fa8:	1bcb      	subs	r3, r1, r7
 8001faa:	4699      	mov	r9, r3
 8001fac:	2301      	movs	r3, #1
 8001fae:	465d      	mov	r5, fp
 8001fb0:	4698      	mov	r8, r3
 8001fb2:	e55e      	b.n	8001a72 <__aeabi_dsub+0xa2>
 8001fb4:	074b      	lsls	r3, r1, #29
 8001fb6:	08ff      	lsrs	r7, r7, #3
 8001fb8:	433b      	orrs	r3, r7
 8001fba:	08cc      	lsrs	r4, r1, #3
 8001fbc:	e692      	b.n	8001ce4 <__aeabi_dsub+0x314>
 8001fbe:	1bdc      	subs	r4, r3, r7
 8001fc0:	4660      	mov	r0, ip
 8001fc2:	42a3      	cmp	r3, r4
 8001fc4:	41b6      	sbcs	r6, r6
 8001fc6:	1a40      	subs	r0, r0, r1
 8001fc8:	4276      	negs	r6, r6
 8001fca:	1b80      	subs	r0, r0, r6
 8001fcc:	4681      	mov	r9, r0
 8001fce:	0200      	lsls	r0, r0, #8
 8001fd0:	d560      	bpl.n	8002094 <__aeabi_dsub+0x6c4>
 8001fd2:	1afc      	subs	r4, r7, r3
 8001fd4:	42a7      	cmp	r7, r4
 8001fd6:	41bf      	sbcs	r7, r7
 8001fd8:	4663      	mov	r3, ip
 8001fda:	427f      	negs	r7, r7
 8001fdc:	1ac9      	subs	r1, r1, r3
 8001fde:	1bcb      	subs	r3, r1, r7
 8001fe0:	4699      	mov	r9, r3
 8001fe2:	465d      	mov	r5, fp
 8001fe4:	e576      	b.n	8001ad4 <__aeabi_dsub+0x104>
 8001fe6:	08ff      	lsrs	r7, r7, #3
 8001fe8:	074b      	lsls	r3, r1, #29
 8001fea:	433b      	orrs	r3, r7
 8001fec:	08cc      	lsrs	r4, r1, #3
 8001fee:	e667      	b.n	8001cc0 <__aeabi_dsub+0x2f0>
 8001ff0:	000a      	movs	r2, r1
 8001ff2:	08db      	lsrs	r3, r3, #3
 8001ff4:	433a      	orrs	r2, r7
 8001ff6:	d100      	bne.n	8001ffa <__aeabi_dsub+0x62a>
 8001ff8:	e66f      	b.n	8001cda <__aeabi_dsub+0x30a>
 8001ffa:	4662      	mov	r2, ip
 8001ffc:	0752      	lsls	r2, r2, #29
 8001ffe:	4313      	orrs	r3, r2
 8002000:	4662      	mov	r2, ip
 8002002:	08d4      	lsrs	r4, r2, #3
 8002004:	2280      	movs	r2, #128	; 0x80
 8002006:	0312      	lsls	r2, r2, #12
 8002008:	4214      	tst	r4, r2
 800200a:	d007      	beq.n	800201c <__aeabi_dsub+0x64c>
 800200c:	08c8      	lsrs	r0, r1, #3
 800200e:	4210      	tst	r0, r2
 8002010:	d104      	bne.n	800201c <__aeabi_dsub+0x64c>
 8002012:	465d      	mov	r5, fp
 8002014:	0004      	movs	r4, r0
 8002016:	08fb      	lsrs	r3, r7, #3
 8002018:	0749      	lsls	r1, r1, #29
 800201a:	430b      	orrs	r3, r1
 800201c:	0f5a      	lsrs	r2, r3, #29
 800201e:	00db      	lsls	r3, r3, #3
 8002020:	08db      	lsrs	r3, r3, #3
 8002022:	0752      	lsls	r2, r2, #29
 8002024:	4313      	orrs	r3, r2
 8002026:	e65d      	b.n	8001ce4 <__aeabi_dsub+0x314>
 8002028:	074b      	lsls	r3, r1, #29
 800202a:	08ff      	lsrs	r7, r7, #3
 800202c:	433b      	orrs	r3, r7
 800202e:	08cc      	lsrs	r4, r1, #3
 8002030:	e649      	b.n	8001cc6 <__aeabi_dsub+0x2f6>
 8002032:	19dc      	adds	r4, r3, r7
 8002034:	429c      	cmp	r4, r3
 8002036:	419b      	sbcs	r3, r3
 8002038:	4461      	add	r1, ip
 800203a:	4689      	mov	r9, r1
 800203c:	425b      	negs	r3, r3
 800203e:	4499      	add	r9, r3
 8002040:	464b      	mov	r3, r9
 8002042:	021b      	lsls	r3, r3, #8
 8002044:	d400      	bmi.n	8002048 <__aeabi_dsub+0x678>
 8002046:	e631      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8002048:	464a      	mov	r2, r9
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <__aeabi_dsub+0x6d8>)
 800204c:	401a      	ands	r2, r3
 800204e:	2301      	movs	r3, #1
 8002050:	4691      	mov	r9, r2
 8002052:	4698      	mov	r8, r3
 8002054:	e62a      	b.n	8001cac <__aeabi_dsub+0x2dc>
 8002056:	0016      	movs	r6, r2
 8002058:	4664      	mov	r4, ip
 800205a:	3e20      	subs	r6, #32
 800205c:	40f4      	lsrs	r4, r6
 800205e:	46a0      	mov	r8, r4
 8002060:	2a20      	cmp	r2, #32
 8002062:	d005      	beq.n	8002070 <__aeabi_dsub+0x6a0>
 8002064:	2640      	movs	r6, #64	; 0x40
 8002066:	4664      	mov	r4, ip
 8002068:	1ab2      	subs	r2, r6, r2
 800206a:	4094      	lsls	r4, r2
 800206c:	4323      	orrs	r3, r4
 800206e:	469a      	mov	sl, r3
 8002070:	4654      	mov	r4, sl
 8002072:	1e63      	subs	r3, r4, #1
 8002074:	419c      	sbcs	r4, r3
 8002076:	4643      	mov	r3, r8
 8002078:	431c      	orrs	r4, r3
 800207a:	e5db      	b.n	8001c34 <__aeabi_dsub+0x264>
 800207c:	0002      	movs	r2, r0
 800207e:	2400      	movs	r4, #0
 8002080:	2300      	movs	r3, #0
 8002082:	e548      	b.n	8001b16 <__aeabi_dsub+0x146>
 8002084:	19dc      	adds	r4, r3, r7
 8002086:	42bc      	cmp	r4, r7
 8002088:	41bf      	sbcs	r7, r7
 800208a:	4461      	add	r1, ip
 800208c:	4689      	mov	r9, r1
 800208e:	427f      	negs	r7, r7
 8002090:	44b9      	add	r9, r7
 8002092:	e738      	b.n	8001f06 <__aeabi_dsub+0x536>
 8002094:	464b      	mov	r3, r9
 8002096:	4323      	orrs	r3, r4
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x6cc>
 800209a:	e69f      	b.n	8001ddc <__aeabi_dsub+0x40c>
 800209c:	e606      	b.n	8001cac <__aeabi_dsub+0x2dc>
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	000007fe 	.word	0x000007fe
 80020a4:	000007ff 	.word	0x000007ff
 80020a8:	ff7fffff 	.word	0xff7fffff
 80020ac:	08ff      	lsrs	r7, r7, #3
 80020ae:	074b      	lsls	r3, r1, #29
 80020b0:	433b      	orrs	r3, r7
 80020b2:	08cc      	lsrs	r4, r1, #3
 80020b4:	e616      	b.n	8001ce4 <__aeabi_dsub+0x314>
 80020b6:	4662      	mov	r2, ip
 80020b8:	08db      	lsrs	r3, r3, #3
 80020ba:	0752      	lsls	r2, r2, #29
 80020bc:	4313      	orrs	r3, r2
 80020be:	4662      	mov	r2, ip
 80020c0:	08d4      	lsrs	r4, r2, #3
 80020c2:	2280      	movs	r2, #128	; 0x80
 80020c4:	0312      	lsls	r2, r2, #12
 80020c6:	4214      	tst	r4, r2
 80020c8:	d007      	beq.n	80020da <__aeabi_dsub+0x70a>
 80020ca:	08c8      	lsrs	r0, r1, #3
 80020cc:	4210      	tst	r0, r2
 80020ce:	d104      	bne.n	80020da <__aeabi_dsub+0x70a>
 80020d0:	465d      	mov	r5, fp
 80020d2:	0004      	movs	r4, r0
 80020d4:	08fb      	lsrs	r3, r7, #3
 80020d6:	0749      	lsls	r1, r1, #29
 80020d8:	430b      	orrs	r3, r1
 80020da:	0f5a      	lsrs	r2, r3, #29
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	0752      	lsls	r2, r2, #29
 80020e0:	08db      	lsrs	r3, r3, #3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	e5fe      	b.n	8001ce4 <__aeabi_dsub+0x314>
 80020e6:	2300      	movs	r3, #0
 80020e8:	4a01      	ldr	r2, [pc, #4]	; (80020f0 <__aeabi_dsub+0x720>)
 80020ea:	001c      	movs	r4, r3
 80020ec:	e513      	b.n	8001b16 <__aeabi_dsub+0x146>
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	000007ff 	.word	0x000007ff

080020f4 <__aeabi_dcmpun>:
 80020f4:	b570      	push	{r4, r5, r6, lr}
 80020f6:	0005      	movs	r5, r0
 80020f8:	480c      	ldr	r0, [pc, #48]	; (800212c <__aeabi_dcmpun+0x38>)
 80020fa:	031c      	lsls	r4, r3, #12
 80020fc:	0016      	movs	r6, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	030a      	lsls	r2, r1, #12
 8002102:	0049      	lsls	r1, r1, #1
 8002104:	0b12      	lsrs	r2, r2, #12
 8002106:	0d49      	lsrs	r1, r1, #21
 8002108:	0b24      	lsrs	r4, r4, #12
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	4281      	cmp	r1, r0
 800210e:	d008      	beq.n	8002122 <__aeabi_dcmpun+0x2e>
 8002110:	4a06      	ldr	r2, [pc, #24]	; (800212c <__aeabi_dcmpun+0x38>)
 8002112:	2000      	movs	r0, #0
 8002114:	4293      	cmp	r3, r2
 8002116:	d103      	bne.n	8002120 <__aeabi_dcmpun+0x2c>
 8002118:	0020      	movs	r0, r4
 800211a:	4330      	orrs	r0, r6
 800211c:	1e43      	subs	r3, r0, #1
 800211e:	4198      	sbcs	r0, r3
 8002120:	bd70      	pop	{r4, r5, r6, pc}
 8002122:	2001      	movs	r0, #1
 8002124:	432a      	orrs	r2, r5
 8002126:	d1fb      	bne.n	8002120 <__aeabi_dcmpun+0x2c>
 8002128:	e7f2      	b.n	8002110 <__aeabi_dcmpun+0x1c>
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	000007ff 	.word	0x000007ff

08002130 <__aeabi_d2iz>:
 8002130:	000a      	movs	r2, r1
 8002132:	b530      	push	{r4, r5, lr}
 8002134:	4c13      	ldr	r4, [pc, #76]	; (8002184 <__aeabi_d2iz+0x54>)
 8002136:	0053      	lsls	r3, r2, #1
 8002138:	0309      	lsls	r1, r1, #12
 800213a:	0005      	movs	r5, r0
 800213c:	0b09      	lsrs	r1, r1, #12
 800213e:	2000      	movs	r0, #0
 8002140:	0d5b      	lsrs	r3, r3, #21
 8002142:	0fd2      	lsrs	r2, r2, #31
 8002144:	42a3      	cmp	r3, r4
 8002146:	dd04      	ble.n	8002152 <__aeabi_d2iz+0x22>
 8002148:	480f      	ldr	r0, [pc, #60]	; (8002188 <__aeabi_d2iz+0x58>)
 800214a:	4283      	cmp	r3, r0
 800214c:	dd02      	ble.n	8002154 <__aeabi_d2iz+0x24>
 800214e:	4b0f      	ldr	r3, [pc, #60]	; (800218c <__aeabi_d2iz+0x5c>)
 8002150:	18d0      	adds	r0, r2, r3
 8002152:	bd30      	pop	{r4, r5, pc}
 8002154:	2080      	movs	r0, #128	; 0x80
 8002156:	0340      	lsls	r0, r0, #13
 8002158:	4301      	orrs	r1, r0
 800215a:	480d      	ldr	r0, [pc, #52]	; (8002190 <__aeabi_d2iz+0x60>)
 800215c:	1ac0      	subs	r0, r0, r3
 800215e:	281f      	cmp	r0, #31
 8002160:	dd08      	ble.n	8002174 <__aeabi_d2iz+0x44>
 8002162:	480c      	ldr	r0, [pc, #48]	; (8002194 <__aeabi_d2iz+0x64>)
 8002164:	1ac3      	subs	r3, r0, r3
 8002166:	40d9      	lsrs	r1, r3
 8002168:	000b      	movs	r3, r1
 800216a:	4258      	negs	r0, r3
 800216c:	2a00      	cmp	r2, #0
 800216e:	d1f0      	bne.n	8002152 <__aeabi_d2iz+0x22>
 8002170:	0018      	movs	r0, r3
 8002172:	e7ee      	b.n	8002152 <__aeabi_d2iz+0x22>
 8002174:	4c08      	ldr	r4, [pc, #32]	; (8002198 <__aeabi_d2iz+0x68>)
 8002176:	40c5      	lsrs	r5, r0
 8002178:	46a4      	mov	ip, r4
 800217a:	4463      	add	r3, ip
 800217c:	4099      	lsls	r1, r3
 800217e:	000b      	movs	r3, r1
 8002180:	432b      	orrs	r3, r5
 8002182:	e7f2      	b.n	800216a <__aeabi_d2iz+0x3a>
 8002184:	000003fe 	.word	0x000003fe
 8002188:	0000041d 	.word	0x0000041d
 800218c:	7fffffff 	.word	0x7fffffff
 8002190:	00000433 	.word	0x00000433
 8002194:	00000413 	.word	0x00000413
 8002198:	fffffbed 	.word	0xfffffbed

0800219c <__aeabi_i2d>:
 800219c:	b570      	push	{r4, r5, r6, lr}
 800219e:	2800      	cmp	r0, #0
 80021a0:	d016      	beq.n	80021d0 <__aeabi_i2d+0x34>
 80021a2:	17c3      	asrs	r3, r0, #31
 80021a4:	18c5      	adds	r5, r0, r3
 80021a6:	405d      	eors	r5, r3
 80021a8:	0fc4      	lsrs	r4, r0, #31
 80021aa:	0028      	movs	r0, r5
 80021ac:	f000 f84c 	bl	8002248 <__clzsi2>
 80021b0:	4a11      	ldr	r2, [pc, #68]	; (80021f8 <__aeabi_i2d+0x5c>)
 80021b2:	1a12      	subs	r2, r2, r0
 80021b4:	280a      	cmp	r0, #10
 80021b6:	dc16      	bgt.n	80021e6 <__aeabi_i2d+0x4a>
 80021b8:	0003      	movs	r3, r0
 80021ba:	002e      	movs	r6, r5
 80021bc:	3315      	adds	r3, #21
 80021be:	409e      	lsls	r6, r3
 80021c0:	230b      	movs	r3, #11
 80021c2:	1a18      	subs	r0, r3, r0
 80021c4:	40c5      	lsrs	r5, r0
 80021c6:	0552      	lsls	r2, r2, #21
 80021c8:	032d      	lsls	r5, r5, #12
 80021ca:	0b2d      	lsrs	r5, r5, #12
 80021cc:	0d53      	lsrs	r3, r2, #21
 80021ce:	e003      	b.n	80021d8 <__aeabi_i2d+0x3c>
 80021d0:	2400      	movs	r4, #0
 80021d2:	2300      	movs	r3, #0
 80021d4:	2500      	movs	r5, #0
 80021d6:	2600      	movs	r6, #0
 80021d8:	051b      	lsls	r3, r3, #20
 80021da:	432b      	orrs	r3, r5
 80021dc:	07e4      	lsls	r4, r4, #31
 80021de:	4323      	orrs	r3, r4
 80021e0:	0030      	movs	r0, r6
 80021e2:	0019      	movs	r1, r3
 80021e4:	bd70      	pop	{r4, r5, r6, pc}
 80021e6:	380b      	subs	r0, #11
 80021e8:	4085      	lsls	r5, r0
 80021ea:	0552      	lsls	r2, r2, #21
 80021ec:	032d      	lsls	r5, r5, #12
 80021ee:	2600      	movs	r6, #0
 80021f0:	0b2d      	lsrs	r5, r5, #12
 80021f2:	0d53      	lsrs	r3, r2, #21
 80021f4:	e7f0      	b.n	80021d8 <__aeabi_i2d+0x3c>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	0000041e 	.word	0x0000041e

080021fc <__aeabi_ui2d>:
 80021fc:	b510      	push	{r4, lr}
 80021fe:	1e04      	subs	r4, r0, #0
 8002200:	d010      	beq.n	8002224 <__aeabi_ui2d+0x28>
 8002202:	f000 f821 	bl	8002248 <__clzsi2>
 8002206:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <__aeabi_ui2d+0x48>)
 8002208:	1a1b      	subs	r3, r3, r0
 800220a:	280a      	cmp	r0, #10
 800220c:	dc11      	bgt.n	8002232 <__aeabi_ui2d+0x36>
 800220e:	220b      	movs	r2, #11
 8002210:	0021      	movs	r1, r4
 8002212:	1a12      	subs	r2, r2, r0
 8002214:	40d1      	lsrs	r1, r2
 8002216:	3015      	adds	r0, #21
 8002218:	030a      	lsls	r2, r1, #12
 800221a:	055b      	lsls	r3, r3, #21
 800221c:	4084      	lsls	r4, r0
 800221e:	0b12      	lsrs	r2, r2, #12
 8002220:	0d5b      	lsrs	r3, r3, #21
 8002222:	e001      	b.n	8002228 <__aeabi_ui2d+0x2c>
 8002224:	2300      	movs	r3, #0
 8002226:	2200      	movs	r2, #0
 8002228:	051b      	lsls	r3, r3, #20
 800222a:	4313      	orrs	r3, r2
 800222c:	0020      	movs	r0, r4
 800222e:	0019      	movs	r1, r3
 8002230:	bd10      	pop	{r4, pc}
 8002232:	0022      	movs	r2, r4
 8002234:	380b      	subs	r0, #11
 8002236:	4082      	lsls	r2, r0
 8002238:	055b      	lsls	r3, r3, #21
 800223a:	0312      	lsls	r2, r2, #12
 800223c:	2400      	movs	r4, #0
 800223e:	0b12      	lsrs	r2, r2, #12
 8002240:	0d5b      	lsrs	r3, r3, #21
 8002242:	e7f1      	b.n	8002228 <__aeabi_ui2d+0x2c>
 8002244:	0000041e 	.word	0x0000041e

08002248 <__clzsi2>:
 8002248:	211c      	movs	r1, #28
 800224a:	2301      	movs	r3, #1
 800224c:	041b      	lsls	r3, r3, #16
 800224e:	4298      	cmp	r0, r3
 8002250:	d301      	bcc.n	8002256 <__clzsi2+0xe>
 8002252:	0c00      	lsrs	r0, r0, #16
 8002254:	3910      	subs	r1, #16
 8002256:	0a1b      	lsrs	r3, r3, #8
 8002258:	4298      	cmp	r0, r3
 800225a:	d301      	bcc.n	8002260 <__clzsi2+0x18>
 800225c:	0a00      	lsrs	r0, r0, #8
 800225e:	3908      	subs	r1, #8
 8002260:	091b      	lsrs	r3, r3, #4
 8002262:	4298      	cmp	r0, r3
 8002264:	d301      	bcc.n	800226a <__clzsi2+0x22>
 8002266:	0900      	lsrs	r0, r0, #4
 8002268:	3904      	subs	r1, #4
 800226a:	a202      	add	r2, pc, #8	; (adr r2, 8002274 <__clzsi2+0x2c>)
 800226c:	5c10      	ldrb	r0, [r2, r0]
 800226e:	1840      	adds	r0, r0, r1
 8002270:	4770      	bx	lr
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	02020304 	.word	0x02020304
 8002278:	01010101 	.word	0x01010101
	...

08002284 <__clzdi2>:
 8002284:	b510      	push	{r4, lr}
 8002286:	2900      	cmp	r1, #0
 8002288:	d103      	bne.n	8002292 <__clzdi2+0xe>
 800228a:	f7ff ffdd 	bl	8002248 <__clzsi2>
 800228e:	3020      	adds	r0, #32
 8002290:	e002      	b.n	8002298 <__clzdi2+0x14>
 8002292:	0008      	movs	r0, r1
 8002294:	f7ff ffd8 	bl	8002248 <__clzsi2>
 8002298:	bd10      	pop	{r4, pc}
 800229a:	46c0      	nop			; (mov r8, r8)

0800229c <UART_SET_Interruption>:
}

*/

void UART_SET_Interruption(UART_HandleTypeDef * istance) // inicializa la interrupcion
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  __HAL_UART_ENABLE_IT(&huart2,UART_IT_IDLE);
 80022a4:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2110      	movs	r1, #16
 80022b0:	430a      	orrs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
  __HAL_UART_FLUSH_DRREGISTER(&huart2);
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	699a      	ldr	r2, [r3, #24]
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2108      	movs	r1, #8
 80022c0:	430a      	orrs	r2, r1
 80022c2:	619a      	str	r2, [r3, #24]
 80022c4:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	699a      	ldr	r2, [r3, #24]
 80022ca:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2110      	movs	r1, #16
 80022d0:	430a      	orrs	r2, r1
 80022d2:	619a      	str	r2, [r3, #24]
  //DMAEnable = true;
 HAL_UART_Receive_DMA(&huart2, (uint8_t *) rx_buff, sizeof(rx_buff));
 80022d4:	4905      	ldr	r1, [pc, #20]	; (80022ec <UART_SET_Interruption+0x50>)
 80022d6:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <UART_SET_Interruption+0x4c>)
 80022d8:	2232      	movs	r2, #50	; 0x32
 80022da:	0018      	movs	r0, r3
 80022dc:	f002 fbfa 	bl	8004ad4 <HAL_UART_Receive_DMA>
}
 80022e0:	46c0      	nop			; (mov r8, r8)
 80022e2:	46bd      	mov	sp, r7
 80022e4:	b002      	add	sp, #8
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	200001f8 	.word	0x200001f8
 80022ec:	20000350 	.word	0x20000350

080022f0 <UART_ASCII_IRQHandler>:

void UART_ASCII_IRQHandler(UART_HandleTypeDef * istance)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if(RESET != __HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE))
 80022f8:	4b08      	ldr	r3, [pc, #32]	; (800231c <UART_ASCII_IRQHandler+0x2c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	2210      	movs	r2, #16
 8002300:	4013      	ands	r3, r2
 8002302:	2b10      	cmp	r3, #16
 8002304:	d105      	bne.n	8002312 <UART_ASCII_IRQHandler+0x22>
  {
	  __HAL_UART_CLEAR_IDLEFLAG(&huart2); // limpia la bandera
 8002306:	4b05      	ldr	r3, [pc, #20]	; (800231c <UART_ASCII_IRQHandler+0x2c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2210      	movs	r2, #16
 800230c:	621a      	str	r2, [r3, #32]
	  UART_ASCII_receive_callback(); // interrupcion
 800230e:	f000 f807 	bl	8002320 <UART_ASCII_receive_callback>
  }
}
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	46bd      	mov	sp, r7
 8002316:	b002      	add	sp, #8
 8002318:	bd80      	pop	{r7, pc}
 800231a:	46c0      	nop			; (mov r8, r8)
 800231c:	200001f8 	.word	0x200001f8

08002320 <UART_ASCII_receive_callback>:

void UART_ASCII_receive_callback(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(&huart2);
 8002324:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <UART_ASCII_receive_callback+0x30>)
 8002326:	0018      	movs	r0, r3
 8002328:	f002 fc3a 	bl	8004ba0 <HAL_UART_DMAStop>
    HAL_UART_Receive_DMA(&huart2,(uint8_t*) rx_buff, sizeof(rx_buff));
 800232c:	4909      	ldr	r1, [pc, #36]	; (8002354 <UART_ASCII_receive_callback+0x34>)
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <UART_ASCII_receive_callback+0x30>)
 8002330:	2232      	movs	r2, #50	; 0x32
 8002332:	0018      	movs	r0, r3
 8002334:	f002 fbce 	bl	8004ad4 <HAL_UART_Receive_DMA>
    //get_command(rx_buff);
    dato_recivido = true;
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <UART_ASCII_receive_callback+0x38>)
 800233a:	2201      	movs	r2, #1
 800233c:	701a      	strb	r2, [r3, #0]
    memset(rx_buff,'\0',sizeof(rx_buff));
 800233e:	4b05      	ldr	r3, [pc, #20]	; (8002354 <UART_ASCII_receive_callback+0x34>)
 8002340:	2232      	movs	r2, #50	; 0x32
 8002342:	2100      	movs	r1, #0
 8002344:	0018      	movs	r0, r3
 8002346:	f004 f919 	bl	800657c <memset>
}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	200001f8 	.word	0x200001f8
 8002354:	20000350 	.word	0x20000350
 8002358:	2000034c 	.word	0x2000034c

0800235c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002360:	f000 fbf2 	bl	8002b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002364:	f000 f820 	bl	80023a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002368:	f000 f8da 	bl	8002520 <MX_GPIO_Init>
  MX_DMA_Init();
 800236c:	f000 f8b2 	bl	80024d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002370:	f000 f862 	bl	8002438 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_SET_Interruption(&huart2);
 8002374:	4b09      	ldr	r3, [pc, #36]	; (800239c <main+0x40>)
 8002376:	0018      	movs	r0, r3
 8002378:	f7ff ff90 	bl	800229c <UART_SET_Interruption>
  HAL_UART_Receive_DMA(&huart2,rx_buff, sizeof(rx_buff));
 800237c:	4908      	ldr	r1, [pc, #32]	; (80023a0 <main+0x44>)
 800237e:	4b07      	ldr	r3, [pc, #28]	; (800239c <main+0x40>)
 8002380:	2232      	movs	r2, #50	; 0x32
 8002382:	0018      	movs	r0, r3
 8002384:	f002 fba6 	bl	8004ad4 <HAL_UART_Receive_DMA>
  RetargetInit(&huart2);
 8002388:	4b04      	ldr	r3, [pc, #16]	; (800239c <main+0x40>)
 800238a:	0018      	movs	r0, r3
 800238c:	f000 f984 	bl	8002698 <RetargetInit>

  printf("\r LCD project \r\n");
 8002390:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <main+0x48>)
 8002392:	0018      	movs	r0, r3
 8002394:	f004 fdda 	bl	8006f4c <puts>
  */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002398:	e7fe      	b.n	8002398 <main+0x3c>
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	200001f8 	.word	0x200001f8
 80023a0:	20000350 	.word	0x20000350
 80023a4:	080093e8 	.word	0x080093e8

080023a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b095      	sub	sp, #84	; 0x54
 80023ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ae:	2414      	movs	r4, #20
 80023b0:	193b      	adds	r3, r7, r4
 80023b2:	0018      	movs	r0, r3
 80023b4:	233c      	movs	r3, #60	; 0x3c
 80023b6:	001a      	movs	r2, r3
 80023b8:	2100      	movs	r1, #0
 80023ba:	f004 f8df 	bl	800657c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	0018      	movs	r0, r3
 80023c2:	2310      	movs	r3, #16
 80023c4:	001a      	movs	r2, r3
 80023c6:	2100      	movs	r1, #0
 80023c8:	f004 f8d8 	bl	800657c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	0018      	movs	r0, r3
 80023d2:	f001 fa19 	bl	8003808 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023d6:	193b      	adds	r3, r7, r4
 80023d8:	2202      	movs	r2, #2
 80023da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023dc:	193b      	adds	r3, r7, r4
 80023de:	2280      	movs	r2, #128	; 0x80
 80023e0:	0052      	lsls	r2, r2, #1
 80023e2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80023e4:	193b      	adds	r3, r7, r4
 80023e6:	2200      	movs	r2, #0
 80023e8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023ea:	193b      	adds	r3, r7, r4
 80023ec:	2240      	movs	r2, #64	; 0x40
 80023ee:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023f0:	193b      	adds	r3, r7, r4
 80023f2:	2200      	movs	r2, #0
 80023f4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023f6:	193b      	adds	r3, r7, r4
 80023f8:	0018      	movs	r0, r3
 80023fa:	f001 fa51 	bl	80038a0 <HAL_RCC_OscConfig>
 80023fe:	1e03      	subs	r3, r0, #0
 8002400:	d001      	beq.n	8002406 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002402:	f000 f943 	bl	800268c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	2207      	movs	r2, #7
 800240a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800240c:	1d3b      	adds	r3, r7, #4
 800240e:	2200      	movs	r2, #0
 8002410:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	2100      	movs	r1, #0
 8002422:	0018      	movs	r0, r3
 8002424:	f001 fd9c 	bl	8003f60 <HAL_RCC_ClockConfig>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d001      	beq.n	8002430 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800242c:	f000 f92e 	bl	800268c <Error_Handler>
  }
}
 8002430:	46c0      	nop			; (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b015      	add	sp, #84	; 0x54
 8002436:	bd90      	pop	{r4, r7, pc}

08002438 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800243c:	4b23      	ldr	r3, [pc, #140]	; (80024cc <MX_USART2_UART_Init+0x94>)
 800243e:	4a24      	ldr	r2, [pc, #144]	; (80024d0 <MX_USART2_UART_Init+0x98>)
 8002440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8002442:	4b22      	ldr	r3, [pc, #136]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002444:	22e1      	movs	r2, #225	; 0xe1
 8002446:	0212      	lsls	r2, r2, #8
 8002448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	4b20      	ldr	r3, [pc, #128]	; (80024cc <MX_USART2_UART_Init+0x94>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002450:	4b1e      	ldr	r3, [pc, #120]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002456:	4b1d      	ldr	r3, [pc, #116]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800245c:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <MX_USART2_UART_Init+0x94>)
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	4b18      	ldr	r3, [pc, #96]	; (80024cc <MX_USART2_UART_Init+0x94>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	4b17      	ldr	r3, [pc, #92]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002474:	4b15      	ldr	r3, [pc, #84]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800247a:	4b14      	ldr	r3, [pc, #80]	; (80024cc <MX_USART2_UART_Init+0x94>)
 800247c:	2200      	movs	r2, #0
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002480:	4b12      	ldr	r3, [pc, #72]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002482:	0018      	movs	r0, r3
 8002484:	f002 f952 	bl	800472c <HAL_UART_Init>
 8002488:	1e03      	subs	r3, r0, #0
 800248a:	d001      	beq.n	8002490 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800248c:	f000 f8fe 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <MX_USART2_UART_Init+0x94>)
 8002492:	2100      	movs	r1, #0
 8002494:	0018      	movs	r0, r3
 8002496:	f003 ff67 	bl	8006368 <HAL_UARTEx_SetTxFifoThreshold>
 800249a:	1e03      	subs	r3, r0, #0
 800249c:	d001      	beq.n	80024a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800249e:	f000 f8f5 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a2:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <MX_USART2_UART_Init+0x94>)
 80024a4:	2100      	movs	r1, #0
 80024a6:	0018      	movs	r0, r3
 80024a8:	f003 ff9e 	bl	80063e8 <HAL_UARTEx_SetRxFifoThreshold>
 80024ac:	1e03      	subs	r3, r0, #0
 80024ae:	d001      	beq.n	80024b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80024b0:	f000 f8ec 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <MX_USART2_UART_Init+0x94>)
 80024b6:	0018      	movs	r0, r3
 80024b8:	f003 ff1c 	bl	80062f4 <HAL_UARTEx_DisableFifoMode>
 80024bc:	1e03      	subs	r3, r0, #0
 80024be:	d001      	beq.n	80024c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80024c0:	f000 f8e4 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	200001f8 	.word	0x200001f8
 80024d0:	40004400 	.word	0x40004400

080024d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024da:	4b10      	ldr	r3, [pc, #64]	; (800251c <MX_DMA_Init+0x48>)
 80024dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <MX_DMA_Init+0x48>)
 80024e0:	2101      	movs	r1, #1
 80024e2:	430a      	orrs	r2, r1
 80024e4:	639a      	str	r2, [r3, #56]	; 0x38
 80024e6:	4b0d      	ldr	r3, [pc, #52]	; (800251c <MX_DMA_Init+0x48>)
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	2201      	movs	r2, #1
 80024ec:	4013      	ands	r3, r2
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2100      	movs	r1, #0
 80024f6:	2009      	movs	r0, #9
 80024f8:	f000 fc58 	bl	8002dac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80024fc:	2009      	movs	r0, #9
 80024fe:	f000 fc6a 	bl	8002dd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	200a      	movs	r0, #10
 8002508:	f000 fc50 	bl	8002dac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800250c:	200a      	movs	r0, #10
 800250e:	f000 fc62 	bl	8002dd6 <HAL_NVIC_EnableIRQ>

}
 8002512:	46c0      	nop			; (mov r8, r8)
 8002514:	46bd      	mov	sp, r7
 8002516:	b002      	add	sp, #8
 8002518:	bd80      	pop	{r7, pc}
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	40021000 	.word	0x40021000

08002520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b08b      	sub	sp, #44	; 0x2c
 8002524:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002526:	2414      	movs	r4, #20
 8002528:	193b      	adds	r3, r7, r4
 800252a:	0018      	movs	r0, r3
 800252c:	2314      	movs	r3, #20
 800252e:	001a      	movs	r2, r3
 8002530:	2100      	movs	r1, #0
 8002532:	f004 f823 	bl	800657c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002536:	4b52      	ldr	r3, [pc, #328]	; (8002680 <MX_GPIO_Init+0x160>)
 8002538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800253a:	4b51      	ldr	r3, [pc, #324]	; (8002680 <MX_GPIO_Init+0x160>)
 800253c:	2104      	movs	r1, #4
 800253e:	430a      	orrs	r2, r1
 8002540:	635a      	str	r2, [r3, #52]	; 0x34
 8002542:	4b4f      	ldr	r3, [pc, #316]	; (8002680 <MX_GPIO_Init+0x160>)
 8002544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002546:	2204      	movs	r2, #4
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
 800254c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800254e:	4b4c      	ldr	r3, [pc, #304]	; (8002680 <MX_GPIO_Init+0x160>)
 8002550:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002552:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <MX_GPIO_Init+0x160>)
 8002554:	2120      	movs	r1, #32
 8002556:	430a      	orrs	r2, r1
 8002558:	635a      	str	r2, [r3, #52]	; 0x34
 800255a:	4b49      	ldr	r3, [pc, #292]	; (8002680 <MX_GPIO_Init+0x160>)
 800255c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800255e:	2220      	movs	r2, #32
 8002560:	4013      	ands	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002566:	4b46      	ldr	r3, [pc, #280]	; (8002680 <MX_GPIO_Init+0x160>)
 8002568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800256a:	4b45      	ldr	r3, [pc, #276]	; (8002680 <MX_GPIO_Init+0x160>)
 800256c:	2101      	movs	r1, #1
 800256e:	430a      	orrs	r2, r1
 8002570:	635a      	str	r2, [r3, #52]	; 0x34
 8002572:	4b43      	ldr	r3, [pc, #268]	; (8002680 <MX_GPIO_Init+0x160>)
 8002574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002576:	2201      	movs	r2, #1
 8002578:	4013      	ands	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
 800257c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800257e:	4b40      	ldr	r3, [pc, #256]	; (8002680 <MX_GPIO_Init+0x160>)
 8002580:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002582:	4b3f      	ldr	r3, [pc, #252]	; (8002680 <MX_GPIO_Init+0x160>)
 8002584:	2102      	movs	r1, #2
 8002586:	430a      	orrs	r2, r1
 8002588:	635a      	str	r2, [r3, #52]	; 0x34
 800258a:	4b3d      	ldr	r3, [pc, #244]	; (8002680 <MX_GPIO_Init+0x160>)
 800258c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800258e:	2202      	movs	r2, #2
 8002590:	4013      	ands	r3, r2
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|ENABLE_Pin, GPIO_PIN_RESET);
 8002596:	2384      	movs	r3, #132	; 0x84
 8002598:	00d9      	lsls	r1, r3, #3
 800259a:	23a0      	movs	r3, #160	; 0xa0
 800259c:	05db      	lsls	r3, r3, #23
 800259e:	2200      	movs	r2, #0
 80025a0:	0018      	movs	r0, r3
 80025a2:	f001 f913 	bl	80037cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RW_Pin|RS_Pin, GPIO_PIN_RESET);
 80025a6:	4b37      	ldr	r3, [pc, #220]	; (8002684 <MX_GPIO_Init+0x164>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	2130      	movs	r1, #48	; 0x30
 80025ac:	0018      	movs	r0, r3
 80025ae:	f001 f90d 	bl	80037cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DATA_0_Pin|DATA_1_Pin|DATA_2_Pin|DATA_3_Pin
 80025b2:	4b35      	ldr	r3, [pc, #212]	; (8002688 <MX_GPIO_Init+0x168>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	21ff      	movs	r1, #255	; 0xff
 80025b8:	0018      	movs	r0, r3
 80025ba:	f001 f907 	bl	80037cc <HAL_GPIO_WritePin>
                          |DATA_4_Pin|DATA_5_Pin|DATA_6_Pin|DATA_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80025be:	193b      	adds	r3, r7, r4
 80025c0:	2280      	movs	r2, #128	; 0x80
 80025c2:	0192      	lsls	r2, r2, #6
 80025c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c6:	193b      	adds	r3, r7, r4
 80025c8:	2200      	movs	r2, #0
 80025ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	193b      	adds	r3, r7, r4
 80025ce:	2200      	movs	r2, #0
 80025d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80025d2:	193b      	adds	r3, r7, r4
 80025d4:	4a2b      	ldr	r2, [pc, #172]	; (8002684 <MX_GPIO_Init+0x164>)
 80025d6:	0019      	movs	r1, r3
 80025d8:	0010      	movs	r0, r2
 80025da:	f000 ff8b 	bl	80034f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80025de:	193b      	adds	r3, r7, r4
 80025e0:	2220      	movs	r2, #32
 80025e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e4:	193b      	adds	r3, r7, r4
 80025e6:	2201      	movs	r2, #1
 80025e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ea:	193b      	adds	r3, r7, r4
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025f0:	193b      	adds	r3, r7, r4
 80025f2:	2202      	movs	r2, #2
 80025f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80025f6:	193a      	adds	r2, r7, r4
 80025f8:	23a0      	movs	r3, #160	; 0xa0
 80025fa:	05db      	lsls	r3, r3, #23
 80025fc:	0011      	movs	r1, r2
 80025fe:	0018      	movs	r0, r3
 8002600:	f000 ff78 	bl	80034f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RW_Pin RS_Pin */
  GPIO_InitStruct.Pin = RW_Pin|RS_Pin;
 8002604:	193b      	adds	r3, r7, r4
 8002606:	2230      	movs	r2, #48	; 0x30
 8002608:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260a:	193b      	adds	r3, r7, r4
 800260c:	2201      	movs	r2, #1
 800260e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	193b      	adds	r3, r7, r4
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002616:	193b      	adds	r3, r7, r4
 8002618:	2200      	movs	r2, #0
 800261a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261c:	193b      	adds	r3, r7, r4
 800261e:	4a19      	ldr	r2, [pc, #100]	; (8002684 <MX_GPIO_Init+0x164>)
 8002620:	0019      	movs	r1, r3
 8002622:	0010      	movs	r0, r2
 8002624:	f000 ff66 	bl	80034f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_0_Pin DATA_1_Pin DATA_2_Pin DATA_3_Pin
                           DATA_4_Pin DATA_5_Pin DATA_6_Pin DATA_7_Pin */
  GPIO_InitStruct.Pin = DATA_0_Pin|DATA_1_Pin|DATA_2_Pin|DATA_3_Pin
 8002628:	193b      	adds	r3, r7, r4
 800262a:	22ff      	movs	r2, #255	; 0xff
 800262c:	601a      	str	r2, [r3, #0]
                          |DATA_4_Pin|DATA_5_Pin|DATA_6_Pin|DATA_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262e:	193b      	adds	r3, r7, r4
 8002630:	2201      	movs	r2, #1
 8002632:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	193b      	adds	r3, r7, r4
 8002636:	2200      	movs	r2, #0
 8002638:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263a:	193b      	adds	r3, r7, r4
 800263c:	2200      	movs	r2, #0
 800263e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002640:	193b      	adds	r3, r7, r4
 8002642:	4a11      	ldr	r2, [pc, #68]	; (8002688 <MX_GPIO_Init+0x168>)
 8002644:	0019      	movs	r1, r3
 8002646:	0010      	movs	r0, r2
 8002648:	f000 ff54 	bl	80034f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 800264c:	0021      	movs	r1, r4
 800264e:	187b      	adds	r3, r7, r1
 8002650:	2280      	movs	r2, #128	; 0x80
 8002652:	00d2      	lsls	r2, r2, #3
 8002654:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	187b      	adds	r3, r7, r1
 8002658:	2201      	movs	r2, #1
 800265a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	187b      	adds	r3, r7, r1
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002662:	187b      	adds	r3, r7, r1
 8002664:	2200      	movs	r2, #0
 8002666:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002668:	187a      	adds	r2, r7, r1
 800266a:	23a0      	movs	r3, #160	; 0xa0
 800266c:	05db      	lsls	r3, r3, #23
 800266e:	0011      	movs	r1, r2
 8002670:	0018      	movs	r0, r3
 8002672:	f000 ff3f 	bl	80034f4 <HAL_GPIO_Init>

}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	b00b      	add	sp, #44	; 0x2c
 800267c:	bd90      	pop	{r4, r7, pc}
 800267e:	46c0      	nop			; (mov r8, r8)
 8002680:	40021000 	.word	0x40021000
 8002684:	50000800 	.word	0x50000800
 8002688:	50000400 	.word	0x50000400

0800268c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002690:	b672      	cpsid	i
}
 8002692:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002694:	e7fe      	b.n	8002694 <Error_Handler+0x8>
	...

08002698 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80026a0:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <RetargetInit+0x28>)
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	601a      	str	r2, [r3, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80026a6:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <RetargetInit+0x2c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6898      	ldr	r0, [r3, #8]
 80026ac:	2300      	movs	r3, #0
 80026ae:	2202      	movs	r2, #2
 80026b0:	2100      	movs	r1, #0
 80026b2:	f004 fc55 	bl	8006f60 <setvbuf>
}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b002      	add	sp, #8
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	20000384 	.word	0x20000384
 80026c4:	2000000c 	.word	0x2000000c

080026c8 <_isatty>:

int _isatty(int fd) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	db04      	blt.n	80026e0 <_isatty+0x18>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	dc01      	bgt.n	80026e0 <_isatty+0x18>
    return 1;
 80026dc:	2301      	movs	r3, #1
 80026de:	e005      	b.n	80026ec <_isatty+0x24>

  errno = EBADF;
 80026e0:	f003 ff22 	bl	8006528 <__errno>
 80026e4:	0003      	movs	r3, r0
 80026e6:	2209      	movs	r2, #9
 80026e8:	601a      	str	r2, [r3, #0]
  return 0;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_write>:

int _write(int fd, char* ptr, int len) {
 80026f4:	b5b0      	push	{r4, r5, r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d002      	beq.n	800270c <_write+0x18>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2b02      	cmp	r3, #2
 800270a:	d114      	bne.n	8002736 <_write+0x42>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <_write+0x58>)
 800270e:	6818      	ldr	r0, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	b29a      	uxth	r2, r3
 8002714:	2517      	movs	r5, #23
 8002716:	197c      	adds	r4, r7, r5
 8002718:	2301      	movs	r3, #1
 800271a:	425b      	negs	r3, r3
 800271c:	68b9      	ldr	r1, [r7, #8]
 800271e:	f002 f85b 	bl	80047d8 <HAL_UART_Transmit>
 8002722:	0003      	movs	r3, r0
 8002724:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 8002726:	197b      	adds	r3, r7, r5
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <_write+0x3e>
      return len;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	e008      	b.n	8002744 <_write+0x50>
    else
      return EIO;
 8002732:	2305      	movs	r3, #5
 8002734:	e006      	b.n	8002744 <_write+0x50>
  }
  errno = EBADF;
 8002736:	f003 fef7 	bl	8006528 <__errno>
 800273a:	0003      	movs	r3, r0
 800273c:	2209      	movs	r2, #9
 800273e:	601a      	str	r2, [r3, #0]
  return -1;
 8002740:	2301      	movs	r3, #1
 8002742:	425b      	negs	r3, r3
}
 8002744:	0018      	movs	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	b006      	add	sp, #24
 800274a:	bdb0      	pop	{r4, r5, r7, pc}
 800274c:	20000384 	.word	0x20000384

08002750 <_close>:

int _close(int fd) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	db04      	blt.n	8002768 <_close+0x18>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b02      	cmp	r3, #2
 8002762:	dc01      	bgt.n	8002768 <_close+0x18>
    return 0;
 8002764:	2300      	movs	r3, #0
 8002766:	e006      	b.n	8002776 <_close+0x26>

  errno = EBADF;
 8002768:	f003 fede 	bl	8006528 <__errno>
 800276c:	0003      	movs	r3, r0
 800276e:	2209      	movs	r2, #9
 8002770:	601a      	str	r2, [r3, #0]
  return -1;
 8002772:	2301      	movs	r3, #1
 8002774:	425b      	negs	r3, r3
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b002      	add	sp, #8
 800277c:	bd80      	pop	{r7, pc}

0800277e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800277e:	b580      	push	{r7, lr}
 8002780:	b084      	sub	sp, #16
 8002782:	af00      	add	r7, sp, #0
 8002784:	60f8      	str	r0, [r7, #12]
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800278a:	f003 fecd 	bl	8006528 <__errno>
 800278e:	0003      	movs	r3, r0
 8002790:	2209      	movs	r2, #9
 8002792:	601a      	str	r2, [r3, #0]
  return -1;
 8002794:	2301      	movs	r3, #1
 8002796:	425b      	negs	r3, r3
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	b004      	add	sp, #16
 800279e:	bd80      	pop	{r7, pc}

080027a0 <_read>:

int _read(int fd, char* ptr, int len) {
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d113      	bne.n	80027da <_read+0x3a>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80027b2:	4b0f      	ldr	r3, [pc, #60]	; (80027f0 <_read+0x50>)
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	2517      	movs	r5, #23
 80027b8:	197c      	adds	r4, r7, r5
 80027ba:	2301      	movs	r3, #1
 80027bc:	425b      	negs	r3, r3
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f002 f8a5 	bl	8004910 <HAL_UART_Receive>
 80027c6:	0003      	movs	r3, r0
 80027c8:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 80027ca:	197b      	adds	r3, r7, r5
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <_read+0x36>
      return 1;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e008      	b.n	80027e8 <_read+0x48>
    else
      return EIO;
 80027d6:	2305      	movs	r3, #5
 80027d8:	e006      	b.n	80027e8 <_read+0x48>
  }
  errno = EBADF;
 80027da:	f003 fea5 	bl	8006528 <__errno>
 80027de:	0003      	movs	r3, r0
 80027e0:	2209      	movs	r2, #9
 80027e2:	601a      	str	r2, [r3, #0]
  return -1;
 80027e4:	2301      	movs	r3, #1
 80027e6:	425b      	negs	r3, r3
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b006      	add	sp, #24
 80027ee:	bdb0      	pop	{r4, r5, r7, pc}
 80027f0:	20000384 	.word	0x20000384

080027f4 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db08      	blt.n	8002816 <_fstat+0x22>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b02      	cmp	r3, #2
 8002808:	dc05      	bgt.n	8002816 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	2280      	movs	r2, #128	; 0x80
 800280e:	0192      	lsls	r2, r2, #6
 8002810:	605a      	str	r2, [r3, #4]
    return 0;
 8002812:	2300      	movs	r3, #0
 8002814:	e005      	b.n	8002822 <_fstat+0x2e>
  }

  errno = EBADF;
 8002816:	f003 fe87 	bl	8006528 <__errno>
 800281a:	0003      	movs	r3, r0
 800281c:	2209      	movs	r2, #9
 800281e:	601a      	str	r2, [r3, #0]
  return 0;
 8002820:	2300      	movs	r3, #0
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	b002      	add	sp, #8
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <HAL_MspInit+0x44>)
 8002834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002836:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_MspInit+0x44>)
 8002838:	2101      	movs	r1, #1
 800283a:	430a      	orrs	r2, r1
 800283c:	641a      	str	r2, [r3, #64]	; 0x40
 800283e:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <HAL_MspInit+0x44>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	2201      	movs	r2, #1
 8002844:	4013      	ands	r3, r2
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_MspInit+0x44>)
 800284c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800284e:	4b08      	ldr	r3, [pc, #32]	; (8002870 <HAL_MspInit+0x44>)
 8002850:	2180      	movs	r1, #128	; 0x80
 8002852:	0549      	lsls	r1, r1, #21
 8002854:	430a      	orrs	r2, r1
 8002856:	63da      	str	r2, [r3, #60]	; 0x3c
 8002858:	4b05      	ldr	r3, [pc, #20]	; (8002870 <HAL_MspInit+0x44>)
 800285a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800285c:	2380      	movs	r3, #128	; 0x80
 800285e:	055b      	lsls	r3, r3, #21
 8002860:	4013      	ands	r3, r2
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	46bd      	mov	sp, r7
 800286a:	b002      	add	sp, #8
 800286c:	bd80      	pop	{r7, pc}
 800286e:	46c0      	nop			; (mov r8, r8)
 8002870:	40021000 	.word	0x40021000

08002874 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002874:	b590      	push	{r4, r7, lr}
 8002876:	b09d      	sub	sp, #116	; 0x74
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	235c      	movs	r3, #92	; 0x5c
 800287e:	18fb      	adds	r3, r7, r3
 8002880:	0018      	movs	r0, r3
 8002882:	2314      	movs	r3, #20
 8002884:	001a      	movs	r2, r3
 8002886:	2100      	movs	r1, #0
 8002888:	f003 fe78 	bl	800657c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800288c:	2410      	movs	r4, #16
 800288e:	193b      	adds	r3, r7, r4
 8002890:	0018      	movs	r0, r3
 8002892:	234c      	movs	r3, #76	; 0x4c
 8002894:	001a      	movs	r2, r3
 8002896:	2100      	movs	r1, #0
 8002898:	f003 fe70 	bl	800657c <memset>
  if(huart->Instance==USART2)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a50      	ldr	r2, [pc, #320]	; (80029e4 <HAL_UART_MspInit+0x170>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d000      	beq.n	80028a8 <HAL_UART_MspInit+0x34>
 80028a6:	e099      	b.n	80029dc <HAL_UART_MspInit+0x168>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028a8:	193b      	adds	r3, r7, r4
 80028aa:	2202      	movs	r2, #2
 80028ac:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028ae:	193b      	adds	r3, r7, r4
 80028b0:	2200      	movs	r2, #0
 80028b2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028b4:	193b      	adds	r3, r7, r4
 80028b6:	0018      	movs	r0, r3
 80028b8:	f001 fcfc 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 80028bc:	1e03      	subs	r3, r0, #0
 80028be:	d001      	beq.n	80028c4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80028c0:	f7ff fee4 	bl	800268c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028c4:	4b48      	ldr	r3, [pc, #288]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028c8:	4b47      	ldr	r3, [pc, #284]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	0289      	lsls	r1, r1, #10
 80028ce:	430a      	orrs	r2, r1
 80028d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80028d2:	4b45      	ldr	r3, [pc, #276]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	029b      	lsls	r3, r3, #10
 80028da:	4013      	ands	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e0:	4b41      	ldr	r3, [pc, #260]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028e4:	4b40      	ldr	r3, [pc, #256]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028e6:	2101      	movs	r1, #1
 80028e8:	430a      	orrs	r2, r1
 80028ea:	635a      	str	r2, [r3, #52]	; 0x34
 80028ec:	4b3e      	ldr	r3, [pc, #248]	; (80029e8 <HAL_UART_MspInit+0x174>)
 80028ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f0:	2201      	movs	r2, #1
 80028f2:	4013      	ands	r3, r2
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80028f8:	215c      	movs	r1, #92	; 0x5c
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	220c      	movs	r2, #12
 80028fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2202      	movs	r2, #2
 8002904:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	187b      	adds	r3, r7, r1
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290c:	187b      	adds	r3, r7, r1
 800290e:	2200      	movs	r2, #0
 8002910:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002912:	187b      	adds	r3, r7, r1
 8002914:	2201      	movs	r2, #1
 8002916:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002918:	187a      	adds	r2, r7, r1
 800291a:	23a0      	movs	r3, #160	; 0xa0
 800291c:	05db      	lsls	r3, r3, #23
 800291e:	0011      	movs	r1, r2
 8002920:	0018      	movs	r0, r3
 8002922:	f000 fde7 	bl	80034f4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8002926:	4b31      	ldr	r3, [pc, #196]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002928:	4a31      	ldr	r2, [pc, #196]	; (80029f0 <HAL_UART_MspInit+0x17c>)
 800292a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800292c:	4b2f      	ldr	r3, [pc, #188]	; (80029ec <HAL_UART_MspInit+0x178>)
 800292e:	2234      	movs	r2, #52	; 0x34
 8002930:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002932:	4b2e      	ldr	r3, [pc, #184]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002938:	4b2c      	ldr	r3, [pc, #176]	; (80029ec <HAL_UART_MspInit+0x178>)
 800293a:	2200      	movs	r2, #0
 800293c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800293e:	4b2b      	ldr	r3, [pc, #172]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002944:	4b29      	ldr	r3, [pc, #164]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002946:	2200      	movs	r2, #0
 8002948:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800294a:	4b28      	ldr	r3, [pc, #160]	; (80029ec <HAL_UART_MspInit+0x178>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002950:	4b26      	ldr	r3, [pc, #152]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002952:	2200      	movs	r2, #0
 8002954:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002956:	4b25      	ldr	r3, [pc, #148]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002958:	2200      	movs	r2, #0
 800295a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800295c:	4b23      	ldr	r3, [pc, #140]	; (80029ec <HAL_UART_MspInit+0x178>)
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fa56 	bl	8002e10 <HAL_DMA_Init>
 8002964:	1e03      	subs	r3, r0, #0
 8002966:	d001      	beq.n	800296c <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8002968:	f7ff fe90 	bl	800268c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2180      	movs	r1, #128	; 0x80
 8002970:	4a1e      	ldr	r2, [pc, #120]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002972:	505a      	str	r2, [r3, r1]
 8002974:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <HAL_UART_MspInit+0x178>)
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 800297a:	4b1e      	ldr	r3, [pc, #120]	; (80029f4 <HAL_UART_MspInit+0x180>)
 800297c:	4a1e      	ldr	r2, [pc, #120]	; (80029f8 <HAL_UART_MspInit+0x184>)
 800297e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002980:	4b1c      	ldr	r3, [pc, #112]	; (80029f4 <HAL_UART_MspInit+0x180>)
 8002982:	2235      	movs	r2, #53	; 0x35
 8002984:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002986:	4b1b      	ldr	r3, [pc, #108]	; (80029f4 <HAL_UART_MspInit+0x180>)
 8002988:	2210      	movs	r2, #16
 800298a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800298c:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <HAL_UART_MspInit+0x180>)
 800298e:	2200      	movs	r2, #0
 8002990:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002992:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_UART_MspInit+0x180>)
 8002994:	2280      	movs	r2, #128	; 0x80
 8002996:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002998:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <HAL_UART_MspInit+0x180>)
 800299a:	2200      	movs	r2, #0
 800299c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800299e:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80029a4:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029aa:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029b0:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fa2c 	bl	8002e10 <HAL_DMA_Init>
 80029b8:	1e03      	subs	r3, r0, #0
 80029ba:	d001      	beq.n	80029c0 <HAL_UART_MspInit+0x14c>
    {
      Error_Handler();
 80029bc:	f7ff fe66 	bl	800268c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a0c      	ldr	r2, [pc, #48]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029c4:	67da      	str	r2, [r3, #124]	; 0x7c
 80029c6:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_UART_MspInit+0x180>)
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2100      	movs	r1, #0
 80029d0:	201c      	movs	r0, #28
 80029d2:	f000 f9eb 	bl	8002dac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80029d6:	201c      	movs	r0, #28
 80029d8:	f000 f9fd 	bl	8002dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029dc:	46c0      	nop			; (mov r8, r8)
 80029de:	46bd      	mov	sp, r7
 80029e0:	b01d      	add	sp, #116	; 0x74
 80029e2:	bd90      	pop	{r4, r7, pc}
 80029e4:	40004400 	.word	0x40004400
 80029e8:	40021000 	.word	0x40021000
 80029ec:	2000028c 	.word	0x2000028c
 80029f0:	40020008 	.word	0x40020008
 80029f4:	200002ec 	.word	0x200002ec
 80029f8:	4002001c 	.word	0x4002001c

080029fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a00:	e7fe      	b.n	8002a00 <NMI_Handler+0x4>

08002a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a06:	e7fe      	b.n	8002a06 <HardFault_Handler+0x4>

08002a08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002a0c:	46c0      	nop			; (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a20:	f000 f8fc 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a24:	46c0      	nop			; (mov r8, r8)
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <DMA1_Channel1_IRQHandler+0x14>)
 8002a32:	0018      	movs	r0, r3
 8002a34:	f000 fbe6 	bl	8003204 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	2000028c 	.word	0x2000028c

08002a44 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002a48:	4b03      	ldr	r3, [pc, #12]	; (8002a58 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 fbda 	bl	8003204 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002a50:	46c0      	nop			; (mov r8, r8)
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	200002ec 	.word	0x200002ec

08002a5c <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <USART2_LPUART2_IRQHandler+0x1c>)
 8002a62:	0018      	movs	r0, r3
 8002a64:	f002 f930 	bl	8004cc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */
  UART_ASCII_IRQHandler(&huart2);
 8002a68:	4b03      	ldr	r3, [pc, #12]	; (8002a78 <USART2_LPUART2_IRQHandler+0x1c>)
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f7ff fc40 	bl	80022f0 <UART_ASCII_IRQHandler>
  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	200001f8 	.word	0x200001f8

08002a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a84:	4a14      	ldr	r2, [pc, #80]	; (8002ad8 <_sbrk+0x5c>)
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <_sbrk+0x60>)
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a90:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <_sbrk+0x64>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <_sbrk+0x64>)
 8002a9a:	4a12      	ldr	r2, [pc, #72]	; (8002ae4 <_sbrk+0x68>)
 8002a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a9e:	4b10      	ldr	r3, [pc, #64]	; (8002ae0 <_sbrk+0x64>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	18d3      	adds	r3, r2, r3
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d207      	bcs.n	8002abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002aac:	f003 fd3c 	bl	8006528 <__errno>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	425b      	negs	r3, r3
 8002aba:	e009      	b.n	8002ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002abc:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <_sbrk+0x64>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ac2:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <_sbrk+0x64>)
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	18d2      	adds	r2, r2, r3
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <_sbrk+0x64>)
 8002acc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002ace:	68fb      	ldr	r3, [r7, #12]
}
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	b006      	add	sp, #24
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20024000 	.word	0x20024000
 8002adc:	00000400 	.word	0x00000400
 8002ae0:	20000388 	.word	0x20000388
 8002ae4:	200003a0 	.word	0x200003a0

08002ae8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002af4:	480d      	ldr	r0, [pc, #52]	; (8002b2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002af6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002af8:	f7ff fff6 	bl	8002ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002afc:	480c      	ldr	r0, [pc, #48]	; (8002b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8002afe:	490d      	ldr	r1, [pc, #52]	; (8002b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b00:	4a0d      	ldr	r2, [pc, #52]	; (8002b38 <LoopForever+0xe>)
  movs r3, #0
 8002b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b04:	e002      	b.n	8002b0c <LoopCopyDataInit>

08002b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b0a:	3304      	adds	r3, #4

08002b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b10:	d3f9      	bcc.n	8002b06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b12:	4a0a      	ldr	r2, [pc, #40]	; (8002b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b14:	4c0a      	ldr	r4, [pc, #40]	; (8002b40 <LoopForever+0x16>)
  movs r3, #0
 8002b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b18:	e001      	b.n	8002b1e <LoopFillZerobss>

08002b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b1c:	3204      	adds	r2, #4

08002b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b20:	d3fb      	bcc.n	8002b1a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002b22:	f003 fd07 	bl	8006534 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002b26:	f7ff fc19 	bl	800235c <main>

08002b2a <LoopForever>:

LoopForever:
  b LoopForever
 8002b2a:	e7fe      	b.n	8002b2a <LoopForever>
  ldr   r0, =_estack
 8002b2c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8002b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b34:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002b38:	080098ec 	.word	0x080098ec
  ldr r2, =_sbss
 8002b3c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002b40:	200003a0 	.word	0x200003a0

08002b44 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b44:	e7fe      	b.n	8002b44 <ADC1_COMP_IRQHandler>
	...

08002b48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	2200      	movs	r2, #0
 8002b52:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <HAL_Init+0x3c>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <HAL_Init+0x3c>)
 8002b5a:	2180      	movs	r1, #128	; 0x80
 8002b5c:	0049      	lsls	r1, r1, #1
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b62:	2000      	movs	r0, #0
 8002b64:	f000 f810 	bl	8002b88 <HAL_InitTick>
 8002b68:	1e03      	subs	r3, r0, #0
 8002b6a:	d003      	beq.n	8002b74 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002b6c:	1dfb      	adds	r3, r7, #7
 8002b6e:	2201      	movs	r2, #1
 8002b70:	701a      	strb	r2, [r3, #0]
 8002b72:	e001      	b.n	8002b78 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002b74:	f7ff fe5a 	bl	800282c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b78:	1dfb      	adds	r3, r7, #7
 8002b7a:	781b      	ldrb	r3, [r3, #0]
}
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b002      	add	sp, #8
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40022000 	.word	0x40022000

08002b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b90:	230f      	movs	r3, #15
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002b98:	4b1d      	ldr	r3, [pc, #116]	; (8002c10 <HAL_InitTick+0x88>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d02b      	beq.n	8002bf8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002ba0:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_InitTick+0x8c>)
 8002ba2:	681c      	ldr	r4, [r3, #0]
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <HAL_InitTick+0x88>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	0019      	movs	r1, r3
 8002baa:	23fa      	movs	r3, #250	; 0xfa
 8002bac:	0098      	lsls	r0, r3, #2
 8002bae:	f7fd fac5 	bl	800013c <__udivsi3>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	0019      	movs	r1, r3
 8002bb6:	0020      	movs	r0, r4
 8002bb8:	f7fd fac0 	bl	800013c <__udivsi3>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 f919 	bl	8002df6 <HAL_SYSTICK_Config>
 8002bc4:	1e03      	subs	r3, r0, #0
 8002bc6:	d112      	bne.n	8002bee <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	d80a      	bhi.n	8002be4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	425b      	negs	r3, r3
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f000 f8e8 	bl	8002dac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bdc:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <HAL_InitTick+0x90>)
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	e00d      	b.n	8002c00 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002be4:	230f      	movs	r3, #15
 8002be6:	18fb      	adds	r3, r7, r3
 8002be8:	2201      	movs	r2, #1
 8002bea:	701a      	strb	r2, [r3, #0]
 8002bec:	e008      	b.n	8002c00 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bee:	230f      	movs	r3, #15
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e003      	b.n	8002c00 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002bf8:	230f      	movs	r3, #15
 8002bfa:	18fb      	adds	r3, r7, r3
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002c00:	230f      	movs	r3, #15
 8002c02:	18fb      	adds	r3, r7, r3
 8002c04:	781b      	ldrb	r3, [r3, #0]
}
 8002c06:	0018      	movs	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b005      	add	sp, #20
 8002c0c:	bd90      	pop	{r4, r7, pc}
 8002c0e:	46c0      	nop			; (mov r8, r8)
 8002c10:	20000008 	.word	0x20000008
 8002c14:	20000000 	.word	0x20000000
 8002c18:	20000004 	.word	0x20000004

08002c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c20:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_IncTick+0x1c>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	001a      	movs	r2, r3
 8002c26:	4b05      	ldr	r3, [pc, #20]	; (8002c3c <HAL_IncTick+0x20>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	18d2      	adds	r2, r2, r3
 8002c2c:	4b03      	ldr	r3, [pc, #12]	; (8002c3c <HAL_IncTick+0x20>)
 8002c2e:	601a      	str	r2, [r3, #0]
}
 8002c30:	46c0      	nop			; (mov r8, r8)
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	20000008 	.word	0x20000008
 8002c3c:	2000038c 	.word	0x2000038c

08002c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  return uwTick;
 8002c44:	4b02      	ldr	r3, [pc, #8]	; (8002c50 <HAL_GetTick+0x10>)
 8002c46:	681b      	ldr	r3, [r3, #0]
}
 8002c48:	0018      	movs	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			; (mov r8, r8)
 8002c50:	2000038c 	.word	0x2000038c

08002c54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	1dfb      	adds	r3, r7, #7
 8002c5e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c60:	1dfb      	adds	r3, r7, #7
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b7f      	cmp	r3, #127	; 0x7f
 8002c66:	d809      	bhi.n	8002c7c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c68:	1dfb      	adds	r3, r7, #7
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	001a      	movs	r2, r3
 8002c6e:	231f      	movs	r3, #31
 8002c70:	401a      	ands	r2, r3
 8002c72:	4b04      	ldr	r3, [pc, #16]	; (8002c84 <__NVIC_EnableIRQ+0x30>)
 8002c74:	2101      	movs	r1, #1
 8002c76:	4091      	lsls	r1, r2
 8002c78:	000a      	movs	r2, r1
 8002c7a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002c7c:	46c0      	nop			; (mov r8, r8)
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	b002      	add	sp, #8
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	e000e100 	.word	0xe000e100

08002c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c88:	b590      	push	{r4, r7, lr}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	0002      	movs	r2, r0
 8002c90:	6039      	str	r1, [r7, #0]
 8002c92:	1dfb      	adds	r3, r7, #7
 8002c94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	1dfb      	adds	r3, r7, #7
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b7f      	cmp	r3, #127	; 0x7f
 8002c9c:	d828      	bhi.n	8002cf0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c9e:	4a2f      	ldr	r2, [pc, #188]	; (8002d5c <__NVIC_SetPriority+0xd4>)
 8002ca0:	1dfb      	adds	r3, r7, #7
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	089b      	lsrs	r3, r3, #2
 8002ca8:	33c0      	adds	r3, #192	; 0xc0
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	589b      	ldr	r3, [r3, r2]
 8002cae:	1dfa      	adds	r2, r7, #7
 8002cb0:	7812      	ldrb	r2, [r2, #0]
 8002cb2:	0011      	movs	r1, r2
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	400a      	ands	r2, r1
 8002cb8:	00d2      	lsls	r2, r2, #3
 8002cba:	21ff      	movs	r1, #255	; 0xff
 8002cbc:	4091      	lsls	r1, r2
 8002cbe:	000a      	movs	r2, r1
 8002cc0:	43d2      	mvns	r2, r2
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	019b      	lsls	r3, r3, #6
 8002cca:	22ff      	movs	r2, #255	; 0xff
 8002ccc:	401a      	ands	r2, r3
 8002cce:	1dfb      	adds	r3, r7, #7
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	4003      	ands	r3, r0
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cdc:	481f      	ldr	r0, [pc, #124]	; (8002d5c <__NVIC_SetPriority+0xd4>)
 8002cde:	1dfb      	adds	r3, r7, #7
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b25b      	sxtb	r3, r3
 8002ce4:	089b      	lsrs	r3, r3, #2
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	33c0      	adds	r3, #192	; 0xc0
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002cee:	e031      	b.n	8002d54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cf0:	4a1b      	ldr	r2, [pc, #108]	; (8002d60 <__NVIC_SetPriority+0xd8>)
 8002cf2:	1dfb      	adds	r3, r7, #7
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	230f      	movs	r3, #15
 8002cfa:	400b      	ands	r3, r1
 8002cfc:	3b08      	subs	r3, #8
 8002cfe:	089b      	lsrs	r3, r3, #2
 8002d00:	3306      	adds	r3, #6
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	18d3      	adds	r3, r2, r3
 8002d06:	3304      	adds	r3, #4
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	1dfa      	adds	r2, r7, #7
 8002d0c:	7812      	ldrb	r2, [r2, #0]
 8002d0e:	0011      	movs	r1, r2
 8002d10:	2203      	movs	r2, #3
 8002d12:	400a      	ands	r2, r1
 8002d14:	00d2      	lsls	r2, r2, #3
 8002d16:	21ff      	movs	r1, #255	; 0xff
 8002d18:	4091      	lsls	r1, r2
 8002d1a:	000a      	movs	r2, r1
 8002d1c:	43d2      	mvns	r2, r2
 8002d1e:	401a      	ands	r2, r3
 8002d20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	019b      	lsls	r3, r3, #6
 8002d26:	22ff      	movs	r2, #255	; 0xff
 8002d28:	401a      	ands	r2, r3
 8002d2a:	1dfb      	adds	r3, r7, #7
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	0018      	movs	r0, r3
 8002d30:	2303      	movs	r3, #3
 8002d32:	4003      	ands	r3, r0
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d38:	4809      	ldr	r0, [pc, #36]	; (8002d60 <__NVIC_SetPriority+0xd8>)
 8002d3a:	1dfb      	adds	r3, r7, #7
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	001c      	movs	r4, r3
 8002d40:	230f      	movs	r3, #15
 8002d42:	4023      	ands	r3, r4
 8002d44:	3b08      	subs	r3, #8
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	3306      	adds	r3, #6
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	18c3      	adds	r3, r0, r3
 8002d50:	3304      	adds	r3, #4
 8002d52:	601a      	str	r2, [r3, #0]
}
 8002d54:	46c0      	nop			; (mov r8, r8)
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b003      	add	sp, #12
 8002d5a:	bd90      	pop	{r4, r7, pc}
 8002d5c:	e000e100 	.word	0xe000e100
 8002d60:	e000ed00 	.word	0xe000ed00

08002d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	1e5a      	subs	r2, r3, #1
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	045b      	lsls	r3, r3, #17
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d301      	bcc.n	8002d7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e010      	b.n	8002d9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <SysTick_Config+0x44>)
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	3a01      	subs	r2, #1
 8002d82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d84:	2301      	movs	r3, #1
 8002d86:	425b      	negs	r3, r3
 8002d88:	2103      	movs	r1, #3
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	f7ff ff7c 	bl	8002c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <SysTick_Config+0x44>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d96:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <SysTick_Config+0x44>)
 8002d98:	2207      	movs	r2, #7
 8002d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	0018      	movs	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b002      	add	sp, #8
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	e000e010 	.word	0xe000e010

08002dac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	210f      	movs	r1, #15
 8002db8:	187b      	adds	r3, r7, r1
 8002dba:	1c02      	adds	r2, r0, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	187b      	adds	r3, r7, r1
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b25b      	sxtb	r3, r3
 8002dc6:	0011      	movs	r1, r2
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f7ff ff5d 	bl	8002c88 <__NVIC_SetPriority>
}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	b004      	add	sp, #16
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	0002      	movs	r2, r0
 8002dde:	1dfb      	adds	r3, r7, #7
 8002de0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002de2:	1dfb      	adds	r3, r7, #7
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	b25b      	sxtb	r3, r3
 8002de8:	0018      	movs	r0, r3
 8002dea:	f7ff ff33 	bl	8002c54 <__NVIC_EnableIRQ>
}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	46bd      	mov	sp, r7
 8002df2:	b002      	add	sp, #8
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f7ff ffaf 	bl	8002d64 <SysTick_Config>
 8002e06:	0003      	movs	r3, r0
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b002      	add	sp, #8
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e091      	b.n	8002f46 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	001a      	movs	r2, r3
 8002e28:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <HAL_DMA_Init+0x140>)
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d810      	bhi.n	8002e50 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a48      	ldr	r2, [pc, #288]	; (8002f54 <HAL_DMA_Init+0x144>)
 8002e34:	4694      	mov	ip, r2
 8002e36:	4463      	add	r3, ip
 8002e38:	2114      	movs	r1, #20
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f7fd f97e 	bl	800013c <__udivsi3>
 8002e40:	0003      	movs	r3, r0
 8002e42:	009a      	lsls	r2, r3, #2
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a43      	ldr	r2, [pc, #268]	; (8002f58 <HAL_DMA_Init+0x148>)
 8002e4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002e4e:	e00f      	b.n	8002e70 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a41      	ldr	r2, [pc, #260]	; (8002f5c <HAL_DMA_Init+0x14c>)
 8002e56:	4694      	mov	ip, r2
 8002e58:	4463      	add	r3, ip
 8002e5a:	2114      	movs	r1, #20
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7fd f96d 	bl	800013c <__udivsi3>
 8002e62:	0003      	movs	r3, r0
 8002e64:	009a      	lsls	r2, r3, #2
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a3c      	ldr	r2, [pc, #240]	; (8002f60 <HAL_DMA_Init+0x150>)
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2225      	movs	r2, #37	; 0x25
 8002e74:	2102      	movs	r1, #2
 8002e76:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4938      	ldr	r1, [pc, #224]	; (8002f64 <HAL_DMA_Init+0x154>)
 8002e84:	400a      	ands	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6819      	ldr	r1, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f000 faa9 	bl	8003418 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	2380      	movs	r3, #128	; 0x80
 8002ecc:	01db      	lsls	r3, r3, #7
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d102      	bne.n	8002ed8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee0:	217f      	movs	r1, #127	; 0x7f
 8002ee2:	400a      	ands	r2, r1
 8002ee4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002eee:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d011      	beq.n	8002f1c <HAL_DMA_Init+0x10c>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d80d      	bhi.n	8002f1c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 fad2 	bl	80034ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	e008      	b.n	8002f2e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2225      	movs	r2, #37	; 0x25
 8002f38:	2101      	movs	r1, #1
 8002f3a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2224      	movs	r2, #36	; 0x24
 8002f40:	2100      	movs	r1, #0
 8002f42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b002      	add	sp, #8
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	40020407 	.word	0x40020407
 8002f54:	bffdfff8 	.word	0xbffdfff8
 8002f58:	40020000 	.word	0x40020000
 8002f5c:	bffdfbf8 	.word	0xbffdfbf8
 8002f60:	40020400 	.word	0x40020400
 8002f64:	ffff800f 	.word	0xffff800f

08002f68 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
 8002f74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2317      	movs	r3, #23
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2224      	movs	r2, #36	; 0x24
 8002f82:	5c9b      	ldrb	r3, [r3, r2]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_DMA_Start_IT+0x24>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e06f      	b.n	800306c <HAL_DMA_Start_IT+0x104>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2224      	movs	r2, #36	; 0x24
 8002f90:	2101      	movs	r1, #1
 8002f92:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2225      	movs	r2, #37	; 0x25
 8002f98:	5c9b      	ldrb	r3, [r3, r2]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d157      	bne.n	8003050 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2225      	movs	r2, #37	; 0x25
 8002fa4:	2102      	movs	r1, #2
 8002fa6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	438a      	bics	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f000 f9eb 	bl	80033a0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d008      	beq.n	8002fe4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	210e      	movs	r1, #14
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e00f      	b.n	8003004 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2104      	movs	r1, #4
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	210a      	movs	r1, #10
 8003000:	430a      	orrs	r2, r1
 8003002:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	025b      	lsls	r3, r3, #9
 800300e:	4013      	ands	r3, r2
 8003010:	d008      	beq.n	8003024 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800301c:	2180      	movs	r1, #128	; 0x80
 800301e:	0049      	lsls	r1, r1, #1
 8003020:	430a      	orrs	r2, r1
 8003022:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003036:	2180      	movs	r1, #128	; 0x80
 8003038:	0049      	lsls	r1, r1, #1
 800303a:	430a      	orrs	r2, r1
 800303c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2101      	movs	r1, #1
 800304a:	430a      	orrs	r2, r1
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	e00a      	b.n	8003066 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2280      	movs	r2, #128	; 0x80
 8003054:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2224      	movs	r2, #36	; 0x24
 800305a:	2100      	movs	r1, #0
 800305c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800305e:	2317      	movs	r3, #23
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	2201      	movs	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003066:	2317      	movs	r3, #23
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	781b      	ldrb	r3, [r3, #0]
}
 800306c:	0018      	movs	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	b006      	add	sp, #24
 8003072:	bd80      	pop	{r7, pc}

08003074 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e04f      	b.n	8003126 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2225      	movs	r2, #37	; 0x25
 800308a:	5c9b      	ldrb	r3, [r3, r2]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d008      	beq.n	80030a4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2204      	movs	r2, #4
 8003096:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2224      	movs	r2, #36	; 0x24
 800309c:	2100      	movs	r1, #0
 800309e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e040      	b.n	8003126 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	210e      	movs	r1, #14
 80030b0:	438a      	bics	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030be:	491c      	ldr	r1, [pc, #112]	; (8003130 <HAL_DMA_Abort+0xbc>)
 80030c0:	400a      	ands	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2101      	movs	r1, #1
 80030d0:	438a      	bics	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d8:	221c      	movs	r2, #28
 80030da:	401a      	ands	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2101      	movs	r1, #1
 80030e2:	4091      	lsls	r1, r2
 80030e4:	000a      	movs	r2, r1
 80030e6:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00c      	beq.n	8003114 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003104:	490a      	ldr	r1, [pc, #40]	; (8003130 <HAL_DMA_Abort+0xbc>)
 8003106:	400a      	ands	r2, r1
 8003108:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003112:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2225      	movs	r2, #37	; 0x25
 8003118:	2101      	movs	r1, #1
 800311a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2224      	movs	r2, #36	; 0x24
 8003120:	2100      	movs	r1, #0
 8003122:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	0018      	movs	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	b002      	add	sp, #8
 800312c:	bd80      	pop	{r7, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	fffffeff 	.word	0xfffffeff

08003134 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800313c:	210f      	movs	r1, #15
 800313e:	187b      	adds	r3, r7, r1
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2225      	movs	r2, #37	; 0x25
 8003148:	5c9b      	ldrb	r3, [r3, r2]
 800314a:	b2db      	uxtb	r3, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d006      	beq.n	800315e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2204      	movs	r2, #4
 8003154:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003156:	187b      	adds	r3, r7, r1
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
 800315c:	e048      	b.n	80031f0 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	210e      	movs	r1, #14
 800316a:	438a      	bics	r2, r1
 800316c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2101      	movs	r1, #1
 800317a:	438a      	bics	r2, r1
 800317c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003188:	491d      	ldr	r1, [pc, #116]	; (8003200 <HAL_DMA_Abort_IT+0xcc>)
 800318a:	400a      	ands	r2, r1
 800318c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003192:	221c      	movs	r2, #28
 8003194:	401a      	ands	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	2101      	movs	r1, #1
 800319c:	4091      	lsls	r1, r2
 800319e:	000a      	movs	r2, r1
 80031a0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80031aa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00c      	beq.n	80031ce <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031be:	4910      	ldr	r1, [pc, #64]	; (8003200 <HAL_DMA_Abort_IT+0xcc>)
 80031c0:	400a      	ands	r2, r1
 80031c2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80031cc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2225      	movs	r2, #37	; 0x25
 80031d2:	2101      	movs	r1, #1
 80031d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2224      	movs	r2, #36	; 0x24
 80031da:	2100      	movs	r1, #0
 80031dc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d004      	beq.n	80031f0 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	0010      	movs	r0, r2
 80031ee:	4798      	blx	r3
    }
  }
  return status;
 80031f0:	230f      	movs	r3, #15
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	781b      	ldrb	r3, [r3, #0]
}
 80031f6:	0018      	movs	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b004      	add	sp, #16
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	fffffeff 	.word	0xfffffeff

08003204 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003220:	221c      	movs	r2, #28
 8003222:	4013      	ands	r3, r2
 8003224:	2204      	movs	r2, #4
 8003226:	409a      	lsls	r2, r3
 8003228:	0013      	movs	r3, r2
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4013      	ands	r3, r2
 800322e:	d026      	beq.n	800327e <HAL_DMA_IRQHandler+0x7a>
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2204      	movs	r2, #4
 8003234:	4013      	ands	r3, r2
 8003236:	d022      	beq.n	800327e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2220      	movs	r2, #32
 8003240:	4013      	ands	r3, r2
 8003242:	d107      	bne.n	8003254 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2104      	movs	r1, #4
 8003250:	438a      	bics	r2, r1
 8003252:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003258:	221c      	movs	r2, #28
 800325a:	401a      	ands	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	2104      	movs	r1, #4
 8003262:	4091      	lsls	r1, r2
 8003264:	000a      	movs	r2, r1
 8003266:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	2b00      	cmp	r3, #0
 800326e:	d100      	bne.n	8003272 <HAL_DMA_IRQHandler+0x6e>
 8003270:	e080      	b.n	8003374 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	0010      	movs	r0, r2
 800327a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800327c:	e07a      	b.n	8003374 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003282:	221c      	movs	r2, #28
 8003284:	4013      	ands	r3, r2
 8003286:	2202      	movs	r2, #2
 8003288:	409a      	lsls	r2, r3
 800328a:	0013      	movs	r3, r2
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4013      	ands	r3, r2
 8003290:	d03c      	beq.n	800330c <HAL_DMA_IRQHandler+0x108>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2202      	movs	r2, #2
 8003296:	4013      	ands	r3, r2
 8003298:	d038      	beq.n	800330c <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2220      	movs	r2, #32
 80032a2:	4013      	ands	r3, r2
 80032a4:	d10b      	bne.n	80032be <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	210a      	movs	r1, #10
 80032b2:	438a      	bics	r2, r1
 80032b4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2225      	movs	r2, #37	; 0x25
 80032ba:	2101      	movs	r1, #1
 80032bc:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	001a      	movs	r2, r3
 80032c4:	4b2e      	ldr	r3, [pc, #184]	; (8003380 <HAL_DMA_IRQHandler+0x17c>)
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d909      	bls.n	80032de <HAL_DMA_IRQHandler+0xda>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	221c      	movs	r2, #28
 80032d0:	401a      	ands	r2, r3
 80032d2:	4b2c      	ldr	r3, [pc, #176]	; (8003384 <HAL_DMA_IRQHandler+0x180>)
 80032d4:	2102      	movs	r1, #2
 80032d6:	4091      	lsls	r1, r2
 80032d8:	000a      	movs	r2, r1
 80032da:	605a      	str	r2, [r3, #4]
 80032dc:	e008      	b.n	80032f0 <HAL_DMA_IRQHandler+0xec>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	221c      	movs	r2, #28
 80032e4:	401a      	ands	r2, r3
 80032e6:	4b28      	ldr	r3, [pc, #160]	; (8003388 <HAL_DMA_IRQHandler+0x184>)
 80032e8:	2102      	movs	r1, #2
 80032ea:	4091      	lsls	r1, r2
 80032ec:	000a      	movs	r2, r1
 80032ee:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2224      	movs	r2, #36	; 0x24
 80032f4:	2100      	movs	r1, #0
 80032f6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d039      	beq.n	8003374 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	0010      	movs	r0, r2
 8003308:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800330a:	e033      	b.n	8003374 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003310:	221c      	movs	r2, #28
 8003312:	4013      	ands	r3, r2
 8003314:	2208      	movs	r2, #8
 8003316:	409a      	lsls	r2, r3
 8003318:	0013      	movs	r3, r2
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4013      	ands	r3, r2
 800331e:	d02a      	beq.n	8003376 <HAL_DMA_IRQHandler+0x172>
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2208      	movs	r2, #8
 8003324:	4013      	ands	r3, r2
 8003326:	d026      	beq.n	8003376 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	210e      	movs	r1, #14
 8003334:	438a      	bics	r2, r1
 8003336:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333c:	221c      	movs	r2, #28
 800333e:	401a      	ands	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	2101      	movs	r1, #1
 8003346:	4091      	lsls	r1, r2
 8003348:	000a      	movs	r2, r1
 800334a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2225      	movs	r2, #37	; 0x25
 8003356:	2101      	movs	r1, #1
 8003358:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2224      	movs	r2, #36	; 0x24
 800335e:	2100      	movs	r1, #0
 8003360:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003366:	2b00      	cmp	r3, #0
 8003368:	d005      	beq.n	8003376 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	0010      	movs	r0, r2
 8003372:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	46c0      	nop			; (mov r8, r8)
}
 8003378:	46bd      	mov	sp, r7
 800337a:	b004      	add	sp, #16
 800337c:	bd80      	pop	{r7, pc}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	40020080 	.word	0x40020080
 8003384:	40020400 	.word	0x40020400
 8003388:	40020000 	.word	0x40020000

0800338c <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}

080033a0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
 80033ac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80033b6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d004      	beq.n	80033ca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80033c8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ce:	221c      	movs	r2, #28
 80033d0:	401a      	ands	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	2101      	movs	r1, #1
 80033d8:	4091      	lsls	r1, r2
 80033da:	000a      	movs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2b10      	cmp	r3, #16
 80033ec:	d108      	bne.n	8003400 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033fe:	e007      	b.n	8003410 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68ba      	ldr	r2, [r7, #8]
 8003406:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	60da      	str	r2, [r3, #12]
}
 8003410:	46c0      	nop			; (mov r8, r8)
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bd80      	pop	{r7, pc}

08003418 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	001a      	movs	r2, r3
 8003426:	4b1d      	ldr	r3, [pc, #116]	; (800349c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003428:	429a      	cmp	r2, r3
 800342a:	d814      	bhi.n	8003456 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003430:	089b      	lsrs	r3, r3, #2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4a1a      	ldr	r2, [pc, #104]	; (80034a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003436:	189a      	adds	r2, r3, r2
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	001a      	movs	r2, r3
 8003442:	23ff      	movs	r3, #255	; 0xff
 8003444:	4013      	ands	r3, r2
 8003446:	3b08      	subs	r3, #8
 8003448:	2114      	movs	r1, #20
 800344a:	0018      	movs	r0, r3
 800344c:	f7fc fe76 	bl	800013c <__udivsi3>
 8003450:	0003      	movs	r3, r0
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	e014      	b.n	8003480 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345a:	089b      	lsrs	r3, r3, #2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4a11      	ldr	r2, [pc, #68]	; (80034a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003460:	189a      	adds	r2, r3, r2
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	001a      	movs	r2, r3
 800346c:	23ff      	movs	r3, #255	; 0xff
 800346e:	4013      	ands	r3, r2
 8003470:	3b08      	subs	r3, #8
 8003472:	2114      	movs	r1, #20
 8003474:	0018      	movs	r0, r3
 8003476:	f7fc fe61 	bl	800013c <__udivsi3>
 800347a:	0003      	movs	r3, r0
 800347c:	3307      	adds	r3, #7
 800347e:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a09      	ldr	r2, [pc, #36]	; (80034a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8003484:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	221f      	movs	r2, #31
 800348a:	4013      	ands	r3, r2
 800348c:	2201      	movs	r2, #1
 800348e:	409a      	lsls	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003494:	46c0      	nop			; (mov r8, r8)
 8003496:	46bd      	mov	sp, r7
 8003498:	b004      	add	sp, #16
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40020407 	.word	0x40020407
 80034a0:	40020800 	.word	0x40020800
 80034a4:	4002081c 	.word	0x4002081c
 80034a8:	40020880 	.word	0x40020880

080034ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	227f      	movs	r2, #127	; 0x7f
 80034ba:	4013      	ands	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80034c2:	4694      	mov	ip, r2
 80034c4:	4463      	add	r3, ip
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	001a      	movs	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a07      	ldr	r2, [pc, #28]	; (80034f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80034d2:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	4013      	ands	r3, r2
 80034dc:	2201      	movs	r2, #1
 80034de:	409a      	lsls	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80034e4:	46c0      	nop			; (mov r8, r8)
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b004      	add	sp, #16
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	1000823f 	.word	0x1000823f
 80034f0:	40020940 	.word	0x40020940

080034f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034fe:	2300      	movs	r3, #0
 8003500:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003502:	e14d      	b.n	80037a0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2101      	movs	r1, #1
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4091      	lsls	r1, r2
 800350e:	000a      	movs	r2, r1
 8003510:	4013      	ands	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d100      	bne.n	800351c <HAL_GPIO_Init+0x28>
 800351a:	e13e      	b.n	800379a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2203      	movs	r2, #3
 8003522:	4013      	ands	r3, r2
 8003524:	2b01      	cmp	r3, #1
 8003526:	d005      	beq.n	8003534 <HAL_GPIO_Init+0x40>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2203      	movs	r2, #3
 800352e:	4013      	ands	r3, r2
 8003530:	2b02      	cmp	r3, #2
 8003532:	d130      	bne.n	8003596 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	2203      	movs	r2, #3
 8003540:	409a      	lsls	r2, r3
 8003542:	0013      	movs	r3, r2
 8003544:	43da      	mvns	r2, r3
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4013      	ands	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	68da      	ldr	r2, [r3, #12]
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	409a      	lsls	r2, r3
 8003556:	0013      	movs	r3, r2
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800356a:	2201      	movs	r2, #1
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	409a      	lsls	r2, r3
 8003570:	0013      	movs	r3, r2
 8003572:	43da      	mvns	r2, r3
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4013      	ands	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	091b      	lsrs	r3, r3, #4
 8003580:	2201      	movs	r2, #1
 8003582:	401a      	ands	r2, r3
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	409a      	lsls	r2, r3
 8003588:	0013      	movs	r3, r2
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2203      	movs	r2, #3
 800359c:	4013      	ands	r3, r2
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d017      	beq.n	80035d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	2203      	movs	r2, #3
 80035ae:	409a      	lsls	r2, r3
 80035b0:	0013      	movs	r3, r2
 80035b2:	43da      	mvns	r2, r3
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4013      	ands	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	409a      	lsls	r2, r3
 80035c4:	0013      	movs	r3, r2
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2203      	movs	r2, #3
 80035d8:	4013      	ands	r3, r2
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d123      	bne.n	8003626 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	08da      	lsrs	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3208      	adds	r2, #8
 80035e6:	0092      	lsls	r2, r2, #2
 80035e8:	58d3      	ldr	r3, [r2, r3]
 80035ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	2207      	movs	r2, #7
 80035f0:	4013      	ands	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	220f      	movs	r2, #15
 80035f6:	409a      	lsls	r2, r3
 80035f8:	0013      	movs	r3, r2
 80035fa:	43da      	mvns	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4013      	ands	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2107      	movs	r1, #7
 800360a:	400b      	ands	r3, r1
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	409a      	lsls	r2, r3
 8003610:	0013      	movs	r3, r2
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	4313      	orrs	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	08da      	lsrs	r2, r3, #3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3208      	adds	r2, #8
 8003620:	0092      	lsls	r2, r2, #2
 8003622:	6939      	ldr	r1, [r7, #16]
 8003624:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	2203      	movs	r2, #3
 8003632:	409a      	lsls	r2, r3
 8003634:	0013      	movs	r3, r2
 8003636:	43da      	mvns	r2, r3
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4013      	ands	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2203      	movs	r2, #3
 8003644:	401a      	ands	r2, r3
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	409a      	lsls	r2, r3
 800364c:	0013      	movs	r3, r2
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	4313      	orrs	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	23c0      	movs	r3, #192	; 0xc0
 8003660:	029b      	lsls	r3, r3, #10
 8003662:	4013      	ands	r3, r2
 8003664:	d100      	bne.n	8003668 <HAL_GPIO_Init+0x174>
 8003666:	e098      	b.n	800379a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003668:	4a53      	ldr	r2, [pc, #332]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	089b      	lsrs	r3, r3, #2
 800366e:	3318      	adds	r3, #24
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	589b      	ldr	r3, [r3, r2]
 8003674:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	2203      	movs	r2, #3
 800367a:	4013      	ands	r3, r2
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	220f      	movs	r2, #15
 8003680:	409a      	lsls	r2, r3
 8003682:	0013      	movs	r3, r2
 8003684:	43da      	mvns	r2, r3
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	23a0      	movs	r3, #160	; 0xa0
 8003690:	05db      	lsls	r3, r3, #23
 8003692:	429a      	cmp	r2, r3
 8003694:	d019      	beq.n	80036ca <HAL_GPIO_Init+0x1d6>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a48      	ldr	r2, [pc, #288]	; (80037bc <HAL_GPIO_Init+0x2c8>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d013      	beq.n	80036c6 <HAL_GPIO_Init+0x1d2>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a47      	ldr	r2, [pc, #284]	; (80037c0 <HAL_GPIO_Init+0x2cc>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00d      	beq.n	80036c2 <HAL_GPIO_Init+0x1ce>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a46      	ldr	r2, [pc, #280]	; (80037c4 <HAL_GPIO_Init+0x2d0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d007      	beq.n	80036be <HAL_GPIO_Init+0x1ca>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a45      	ldr	r2, [pc, #276]	; (80037c8 <HAL_GPIO_Init+0x2d4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_GPIO_Init+0x1c6>
 80036b6:	2304      	movs	r3, #4
 80036b8:	e008      	b.n	80036cc <HAL_GPIO_Init+0x1d8>
 80036ba:	2305      	movs	r3, #5
 80036bc:	e006      	b.n	80036cc <HAL_GPIO_Init+0x1d8>
 80036be:	2303      	movs	r3, #3
 80036c0:	e004      	b.n	80036cc <HAL_GPIO_Init+0x1d8>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e002      	b.n	80036cc <HAL_GPIO_Init+0x1d8>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <HAL_GPIO_Init+0x1d8>
 80036ca:	2300      	movs	r3, #0
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	2103      	movs	r1, #3
 80036d0:	400a      	ands	r2, r1
 80036d2:	00d2      	lsls	r2, r2, #3
 80036d4:	4093      	lsls	r3, r2
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80036dc:	4936      	ldr	r1, [pc, #216]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	089b      	lsrs	r3, r3, #2
 80036e2:	3318      	adds	r3, #24
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036ea:	4b33      	ldr	r3, [pc, #204]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	43da      	mvns	r2, r3
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4013      	ands	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	2380      	movs	r3, #128	; 0x80
 8003700:	035b      	lsls	r3, r3, #13
 8003702:	4013      	ands	r3, r2
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800370e:	4b2a      	ldr	r3, [pc, #168]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003714:	4b28      	ldr	r3, [pc, #160]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	43da      	mvns	r2, r3
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4013      	ands	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	2380      	movs	r3, #128	; 0x80
 800372a:	039b      	lsls	r3, r3, #14
 800372c:	4013      	ands	r3, r2
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003738:	4b1f      	ldr	r3, [pc, #124]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800373e:	4a1e      	ldr	r2, [pc, #120]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 8003740:	2384      	movs	r3, #132	; 0x84
 8003742:	58d3      	ldr	r3, [r2, r3]
 8003744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	43da      	mvns	r2, r3
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	4013      	ands	r3, r2
 800374e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	2380      	movs	r3, #128	; 0x80
 8003756:	029b      	lsls	r3, r3, #10
 8003758:	4013      	ands	r3, r2
 800375a:	d003      	beq.n	8003764 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	4313      	orrs	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003764:	4914      	ldr	r1, [pc, #80]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 8003766:	2284      	movs	r2, #132	; 0x84
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800376c:	4a12      	ldr	r2, [pc, #72]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 800376e:	2380      	movs	r3, #128	; 0x80
 8003770:	58d3      	ldr	r3, [r2, r3]
 8003772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	43da      	mvns	r2, r3
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	4013      	ands	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	2380      	movs	r3, #128	; 0x80
 8003784:	025b      	lsls	r3, r3, #9
 8003786:	4013      	ands	r3, r2
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003792:	4909      	ldr	r1, [pc, #36]	; (80037b8 <HAL_GPIO_Init+0x2c4>)
 8003794:	2280      	movs	r2, #128	; 0x80
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	3301      	adds	r3, #1
 800379e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	40da      	lsrs	r2, r3
 80037a8:	1e13      	subs	r3, r2, #0
 80037aa:	d000      	beq.n	80037ae <HAL_GPIO_Init+0x2ba>
 80037ac:	e6aa      	b.n	8003504 <HAL_GPIO_Init+0x10>
  }
}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	46c0      	nop			; (mov r8, r8)
 80037b2:	46bd      	mov	sp, r7
 80037b4:	b006      	add	sp, #24
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021800 	.word	0x40021800
 80037bc:	50000400 	.word	0x50000400
 80037c0:	50000800 	.word	0x50000800
 80037c4:	50000c00 	.word	0x50000c00
 80037c8:	50001000 	.word	0x50001000

080037cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	0008      	movs	r0, r1
 80037d6:	0011      	movs	r1, r2
 80037d8:	1cbb      	adds	r3, r7, #2
 80037da:	1c02      	adds	r2, r0, #0
 80037dc:	801a      	strh	r2, [r3, #0]
 80037de:	1c7b      	adds	r3, r7, #1
 80037e0:	1c0a      	adds	r2, r1, #0
 80037e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037e4:	1c7b      	adds	r3, r7, #1
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d004      	beq.n	80037f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037ec:	1cbb      	adds	r3, r7, #2
 80037ee:	881a      	ldrh	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037f4:	e003      	b.n	80037fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037f6:	1cbb      	adds	r3, r7, #2
 80037f8:	881a      	ldrh	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037fe:	46c0      	nop			; (mov r8, r8)
 8003800:	46bd      	mov	sp, r7
 8003802:	b002      	add	sp, #8
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003810:	4b19      	ldr	r3, [pc, #100]	; (8003878 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a19      	ldr	r2, [pc, #100]	; (800387c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003816:	4013      	ands	r3, r2
 8003818:	0019      	movs	r1, r3
 800381a:	4b17      	ldr	r3, [pc, #92]	; (8003878 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	430a      	orrs	r2, r1
 8003820:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	429a      	cmp	r2, r3
 800382a:	d11f      	bne.n	800386c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800382c:	4b14      	ldr	r3, [pc, #80]	; (8003880 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	0013      	movs	r3, r2
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	189b      	adds	r3, r3, r2
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	4912      	ldr	r1, [pc, #72]	; (8003884 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800383a:	0018      	movs	r0, r3
 800383c:	f7fc fc7e 	bl	800013c <__udivsi3>
 8003840:	0003      	movs	r3, r0
 8003842:	3301      	adds	r3, #1
 8003844:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003846:	e008      	b.n	800385a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d003      	beq.n	8003856 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3b01      	subs	r3, #1
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	e001      	b.n	800385a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e009      	b.n	800386e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800385a:	4b07      	ldr	r3, [pc, #28]	; (8003878 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800385c:	695a      	ldr	r2, [r3, #20]
 800385e:	2380      	movs	r3, #128	; 0x80
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	401a      	ands	r2, r3
 8003864:	2380      	movs	r3, #128	; 0x80
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	429a      	cmp	r2, r3
 800386a:	d0ed      	beq.n	8003848 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	0018      	movs	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	b004      	add	sp, #16
 8003874:	bd80      	pop	{r7, pc}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	40007000 	.word	0x40007000
 800387c:	fffff9ff 	.word	0xfffff9ff
 8003880:	20000000 	.word	0x20000000
 8003884:	000f4240 	.word	0x000f4240

08003888 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800388c:	4b03      	ldr	r3, [pc, #12]	; (800389c <LL_RCC_GetAPB1Prescaler+0x14>)
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	23e0      	movs	r3, #224	; 0xe0
 8003892:	01db      	lsls	r3, r3, #7
 8003894:	4013      	ands	r3, r2
}
 8003896:	0018      	movs	r0, r3
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40021000 	.word	0x40021000

080038a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d102      	bne.n	80038b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	f000 fb50 	bl	8003f54 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2201      	movs	r2, #1
 80038ba:	4013      	ands	r3, r2
 80038bc:	d100      	bne.n	80038c0 <HAL_RCC_OscConfig+0x20>
 80038be:	e07c      	b.n	80039ba <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038c0:	4bc3      	ldr	r3, [pc, #780]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	2238      	movs	r2, #56	; 0x38
 80038c6:	4013      	ands	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038ca:	4bc1      	ldr	r3, [pc, #772]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	2203      	movs	r2, #3
 80038d0:	4013      	ands	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d102      	bne.n	80038e0 <HAL_RCC_OscConfig+0x40>
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d002      	beq.n	80038e6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	2b08      	cmp	r3, #8
 80038e4:	d10b      	bne.n	80038fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e6:	4bba      	ldr	r3, [pc, #744]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	029b      	lsls	r3, r3, #10
 80038ee:	4013      	ands	r3, r2
 80038f0:	d062      	beq.n	80039b8 <HAL_RCC_OscConfig+0x118>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d15e      	bne.n	80039b8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e32a      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	2380      	movs	r3, #128	; 0x80
 8003904:	025b      	lsls	r3, r3, #9
 8003906:	429a      	cmp	r2, r3
 8003908:	d107      	bne.n	800391a <HAL_RCC_OscConfig+0x7a>
 800390a:	4bb1      	ldr	r3, [pc, #708]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	4bb0      	ldr	r3, [pc, #704]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003910:	2180      	movs	r1, #128	; 0x80
 8003912:	0249      	lsls	r1, r1, #9
 8003914:	430a      	orrs	r2, r1
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	e020      	b.n	800395c <HAL_RCC_OscConfig+0xbc>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	23a0      	movs	r3, #160	; 0xa0
 8003920:	02db      	lsls	r3, r3, #11
 8003922:	429a      	cmp	r2, r3
 8003924:	d10e      	bne.n	8003944 <HAL_RCC_OscConfig+0xa4>
 8003926:	4baa      	ldr	r3, [pc, #680]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	4ba9      	ldr	r3, [pc, #676]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 800392c:	2180      	movs	r1, #128	; 0x80
 800392e:	02c9      	lsls	r1, r1, #11
 8003930:	430a      	orrs	r2, r1
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	4ba6      	ldr	r3, [pc, #664]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4ba5      	ldr	r3, [pc, #660]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 800393a:	2180      	movs	r1, #128	; 0x80
 800393c:	0249      	lsls	r1, r1, #9
 800393e:	430a      	orrs	r2, r1
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xbc>
 8003944:	4ba2      	ldr	r3, [pc, #648]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4ba1      	ldr	r3, [pc, #644]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 800394a:	49a2      	ldr	r1, [pc, #648]	; (8003bd4 <HAL_RCC_OscConfig+0x334>)
 800394c:	400a      	ands	r2, r1
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	4b9f      	ldr	r3, [pc, #636]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	4b9e      	ldr	r3, [pc, #632]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003956:	49a0      	ldr	r1, [pc, #640]	; (8003bd8 <HAL_RCC_OscConfig+0x338>)
 8003958:	400a      	ands	r2, r1
 800395a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d014      	beq.n	800398e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003964:	f7ff f96c 	bl	8002c40 <HAL_GetTick>
 8003968:	0003      	movs	r3, r0
 800396a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396e:	f7ff f967 	bl	8002c40 <HAL_GetTick>
 8003972:	0002      	movs	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b64      	cmp	r3, #100	; 0x64
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e2e9      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003980:	4b93      	ldr	r3, [pc, #588]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2380      	movs	r3, #128	; 0x80
 8003986:	029b      	lsls	r3, r3, #10
 8003988:	4013      	ands	r3, r2
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0xce>
 800398c:	e015      	b.n	80039ba <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398e:	f7ff f957 	bl	8002c40 <HAL_GetTick>
 8003992:	0003      	movs	r3, r0
 8003994:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003998:	f7ff f952 	bl	8002c40 <HAL_GetTick>
 800399c:	0002      	movs	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b64      	cmp	r3, #100	; 0x64
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e2d4      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039aa:	4b89      	ldr	r3, [pc, #548]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	2380      	movs	r3, #128	; 0x80
 80039b0:	029b      	lsls	r3, r3, #10
 80039b2:	4013      	ands	r3, r2
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0xf8>
 80039b6:	e000      	b.n	80039ba <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2202      	movs	r2, #2
 80039c0:	4013      	ands	r3, r2
 80039c2:	d100      	bne.n	80039c6 <HAL_RCC_OscConfig+0x126>
 80039c4:	e099      	b.n	8003afa <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039c6:	4b82      	ldr	r3, [pc, #520]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	2238      	movs	r2, #56	; 0x38
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d0:	4b7f      	ldr	r3, [pc, #508]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	2203      	movs	r2, #3
 80039d6:	4013      	ands	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	2b10      	cmp	r3, #16
 80039de:	d102      	bne.n	80039e6 <HAL_RCC_OscConfig+0x146>
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d002      	beq.n	80039ec <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d135      	bne.n	8003a58 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039ec:	4b78      	ldr	r3, [pc, #480]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4013      	ands	r3, r2
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_OscConfig+0x164>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e2a7      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a04:	4b72      	ldr	r3, [pc, #456]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	4a74      	ldr	r2, [pc, #464]	; (8003bdc <HAL_RCC_OscConfig+0x33c>)
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	0019      	movs	r1, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	021a      	lsls	r2, r3, #8
 8003a14:	4b6e      	ldr	r3, [pc, #440]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a16:	430a      	orrs	r2, r1
 8003a18:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d112      	bne.n	8003a46 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a20:	4b6b      	ldr	r3, [pc, #428]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a6e      	ldr	r2, [pc, #440]	; (8003be0 <HAL_RCC_OscConfig+0x340>)
 8003a26:	4013      	ands	r3, r2
 8003a28:	0019      	movs	r1, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691a      	ldr	r2, [r3, #16]
 8003a2e:	4b68      	ldr	r3, [pc, #416]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a30:	430a      	orrs	r2, r1
 8003a32:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003a34:	4b66      	ldr	r3, [pc, #408]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	0adb      	lsrs	r3, r3, #11
 8003a3a:	2207      	movs	r2, #7
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	4a69      	ldr	r2, [pc, #420]	; (8003be4 <HAL_RCC_OscConfig+0x344>)
 8003a40:	40da      	lsrs	r2, r3
 8003a42:	4b69      	ldr	r3, [pc, #420]	; (8003be8 <HAL_RCC_OscConfig+0x348>)
 8003a44:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a46:	4b69      	ldr	r3, [pc, #420]	; (8003bec <HAL_RCC_OscConfig+0x34c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f7ff f89c 	bl	8002b88 <HAL_InitTick>
 8003a50:	1e03      	subs	r3, r0, #0
 8003a52:	d051      	beq.n	8003af8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e27d      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d030      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003a60:	4b5b      	ldr	r3, [pc, #364]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a5e      	ldr	r2, [pc, #376]	; (8003be0 <HAL_RCC_OscConfig+0x340>)
 8003a66:	4013      	ands	r3, r2
 8003a68:	0019      	movs	r1, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	4b58      	ldr	r3, [pc, #352]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a70:	430a      	orrs	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003a74:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4b55      	ldr	r3, [pc, #340]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003a7a:	2180      	movs	r1, #128	; 0x80
 8003a7c:	0049      	lsls	r1, r1, #1
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a82:	f7ff f8dd 	bl	8002c40 <HAL_GetTick>
 8003a86:	0003      	movs	r3, r0
 8003a88:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a8c:	f7ff f8d8 	bl	8002c40 <HAL_GetTick>
 8003a90:	0002      	movs	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e25a      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a9e:	4b4c      	ldr	r3, [pc, #304]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	2380      	movs	r3, #128	; 0x80
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d0f0      	beq.n	8003a8c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aaa:	4b49      	ldr	r3, [pc, #292]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4a4b      	ldr	r2, [pc, #300]	; (8003bdc <HAL_RCC_OscConfig+0x33c>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	021a      	lsls	r2, r3, #8
 8003aba:	4b45      	ldr	r3, [pc, #276]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003abc:	430a      	orrs	r2, r1
 8003abe:	605a      	str	r2, [r3, #4]
 8003ac0:	e01b      	b.n	8003afa <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003ac2:	4b43      	ldr	r3, [pc, #268]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	4b42      	ldr	r3, [pc, #264]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003ac8:	4949      	ldr	r1, [pc, #292]	; (8003bf0 <HAL_RCC_OscConfig+0x350>)
 8003aca:	400a      	ands	r2, r1
 8003acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ace:	f7ff f8b7 	bl	8002c40 <HAL_GetTick>
 8003ad2:	0003      	movs	r3, r0
 8003ad4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ad8:	f7ff f8b2 	bl	8002c40 <HAL_GetTick>
 8003adc:	0002      	movs	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e234      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003aea:	4b39      	ldr	r3, [pc, #228]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	2380      	movs	r3, #128	; 0x80
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4013      	ands	r3, r2
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x238>
 8003af6:	e000      	b.n	8003afa <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003af8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2208      	movs	r2, #8
 8003b00:	4013      	ands	r3, r2
 8003b02:	d047      	beq.n	8003b94 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003b04:	4b32      	ldr	r3, [pc, #200]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2238      	movs	r2, #56	; 0x38
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b18      	cmp	r3, #24
 8003b0e:	d10a      	bne.n	8003b26 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003b10:	4b2f      	ldr	r3, [pc, #188]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b14:	2202      	movs	r2, #2
 8003b16:	4013      	ands	r3, r2
 8003b18:	d03c      	beq.n	8003b94 <HAL_RCC_OscConfig+0x2f4>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d138      	bne.n	8003b94 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e216      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d019      	beq.n	8003b62 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003b2e:	4b28      	ldr	r3, [pc, #160]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b30:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b32:	4b27      	ldr	r3, [pc, #156]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b34:	2101      	movs	r1, #1
 8003b36:	430a      	orrs	r2, r1
 8003b38:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3a:	f7ff f881 	bl	8002c40 <HAL_GetTick>
 8003b3e:	0003      	movs	r3, r0
 8003b40:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b44:	f7ff f87c 	bl	8002c40 <HAL_GetTick>
 8003b48:	0002      	movs	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e1fe      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b56:	4b1e      	ldr	r3, [pc, #120]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	d0f1      	beq.n	8003b44 <HAL_RCC_OscConfig+0x2a4>
 8003b60:	e018      	b.n	8003b94 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003b62:	4b1b      	ldr	r3, [pc, #108]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b66:	4b1a      	ldr	r3, [pc, #104]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b68:	2101      	movs	r1, #1
 8003b6a:	438a      	bics	r2, r1
 8003b6c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6e:	f7ff f867 	bl	8002c40 <HAL_GetTick>
 8003b72:	0003      	movs	r3, r0
 8003b74:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b78:	f7ff f862 	bl	8002c40 <HAL_GetTick>
 8003b7c:	0002      	movs	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1e4      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b8a:	4b11      	ldr	r3, [pc, #68]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b8e:	2202      	movs	r2, #2
 8003b90:	4013      	ands	r3, r2
 8003b92:	d1f1      	bne.n	8003b78 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2204      	movs	r2, #4
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d100      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x300>
 8003b9e:	e0c7      	b.n	8003d30 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba0:	231f      	movs	r3, #31
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003ba8:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2238      	movs	r2, #56	; 0x38
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b20      	cmp	r3, #32
 8003bb2:	d11f      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003bb4:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <HAL_RCC_OscConfig+0x330>)
 8003bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb8:	2202      	movs	r2, #2
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d100      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x320>
 8003bbe:	e0b7      	b.n	8003d30 <HAL_RCC_OscConfig+0x490>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d000      	beq.n	8003bca <HAL_RCC_OscConfig+0x32a>
 8003bc8:	e0b2      	b.n	8003d30 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e1c2      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	fffeffff 	.word	0xfffeffff
 8003bd8:	fffbffff 	.word	0xfffbffff
 8003bdc:	ffff80ff 	.word	0xffff80ff
 8003be0:	ffffc7ff 	.word	0xffffc7ff
 8003be4:	00f42400 	.word	0x00f42400
 8003be8:	20000000 	.word	0x20000000
 8003bec:	20000004 	.word	0x20000004
 8003bf0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003bf4:	4bb5      	ldr	r3, [pc, #724]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003bf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bf8:	2380      	movs	r3, #128	; 0x80
 8003bfa:	055b      	lsls	r3, r3, #21
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_OscConfig+0x364>
 8003c00:	2301      	movs	r3, #1
 8003c02:	e000      	b.n	8003c06 <HAL_RCC_OscConfig+0x366>
 8003c04:	2300      	movs	r3, #0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d011      	beq.n	8003c2e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003c0a:	4bb0      	ldr	r3, [pc, #704]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c0e:	4baf      	ldr	r3, [pc, #700]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c10:	2180      	movs	r1, #128	; 0x80
 8003c12:	0549      	lsls	r1, r1, #21
 8003c14:	430a      	orrs	r2, r1
 8003c16:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c18:	4bac      	ldr	r3, [pc, #688]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c1c:	2380      	movs	r3, #128	; 0x80
 8003c1e:	055b      	lsls	r3, r3, #21
 8003c20:	4013      	ands	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003c26:	231f      	movs	r3, #31
 8003c28:	18fb      	adds	r3, r7, r3
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c2e:	4ba8      	ldr	r3, [pc, #672]	; (8003ed0 <HAL_RCC_OscConfig+0x630>)
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	2380      	movs	r3, #128	; 0x80
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	4013      	ands	r3, r2
 8003c38:	d11a      	bne.n	8003c70 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c3a:	4ba5      	ldr	r3, [pc, #660]	; (8003ed0 <HAL_RCC_OscConfig+0x630>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	4ba4      	ldr	r3, [pc, #656]	; (8003ed0 <HAL_RCC_OscConfig+0x630>)
 8003c40:	2180      	movs	r1, #128	; 0x80
 8003c42:	0049      	lsls	r1, r1, #1
 8003c44:	430a      	orrs	r2, r1
 8003c46:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003c48:	f7fe fffa 	bl	8002c40 <HAL_GetTick>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c52:	f7fe fff5 	bl	8002c40 <HAL_GetTick>
 8003c56:	0002      	movs	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e177      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c64:	4b9a      	ldr	r3, [pc, #616]	; (8003ed0 <HAL_RCC_OscConfig+0x630>)
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	2380      	movs	r3, #128	; 0x80
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d106      	bne.n	8003c86 <HAL_RCC_OscConfig+0x3e6>
 8003c78:	4b94      	ldr	r3, [pc, #592]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c7c:	4b93      	ldr	r3, [pc, #588]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c7e:	2101      	movs	r1, #1
 8003c80:	430a      	orrs	r2, r1
 8003c82:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c84:	e01c      	b.n	8003cc0 <HAL_RCC_OscConfig+0x420>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	2b05      	cmp	r3, #5
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x408>
 8003c8e:	4b8f      	ldr	r3, [pc, #572]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c92:	4b8e      	ldr	r3, [pc, #568]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c94:	2104      	movs	r1, #4
 8003c96:	430a      	orrs	r2, r1
 8003c98:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c9a:	4b8c      	ldr	r3, [pc, #560]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003c9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c9e:	4b8b      	ldr	r3, [pc, #556]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ca6:	e00b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x420>
 8003ca8:	4b88      	ldr	r3, [pc, #544]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003caa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003cac:	4b87      	ldr	r3, [pc, #540]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003cae:	2101      	movs	r1, #1
 8003cb0:	438a      	bics	r2, r1
 8003cb2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003cb4:	4b85      	ldr	r3, [pc, #532]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003cb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003cb8:	4b84      	ldr	r3, [pc, #528]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003cba:	2104      	movs	r1, #4
 8003cbc:	438a      	bics	r2, r1
 8003cbe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d014      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc8:	f7fe ffba 	bl	8002c40 <HAL_GetTick>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cd0:	e009      	b.n	8003ce6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd2:	f7fe ffb5 	bl	8002c40 <HAL_GetTick>
 8003cd6:	0002      	movs	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	4a7d      	ldr	r2, [pc, #500]	; (8003ed4 <HAL_RCC_OscConfig+0x634>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e136      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ce6:	4b79      	ldr	r3, [pc, #484]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cea:	2202      	movs	r2, #2
 8003cec:	4013      	ands	r3, r2
 8003cee:	d0f0      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x432>
 8003cf0:	e013      	b.n	8003d1a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf2:	f7fe ffa5 	bl	8002c40 <HAL_GetTick>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cfa:	e009      	b.n	8003d10 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfc:	f7fe ffa0 	bl	8002c40 <HAL_GetTick>
 8003d00:	0002      	movs	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	4a73      	ldr	r2, [pc, #460]	; (8003ed4 <HAL_RCC_OscConfig+0x634>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e121      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d10:	4b6e      	ldr	r3, [pc, #440]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d14:	2202      	movs	r2, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003d1a:	231f      	movs	r3, #31
 8003d1c:	18fb      	adds	r3, r7, r3
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d105      	bne.n	8003d30 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003d24:	4b69      	ldr	r3, [pc, #420]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d28:	4b68      	ldr	r3, [pc, #416]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d2a:	496b      	ldr	r1, [pc, #428]	; (8003ed8 <HAL_RCC_OscConfig+0x638>)
 8003d2c:	400a      	ands	r2, r1
 8003d2e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2220      	movs	r2, #32
 8003d36:	4013      	ands	r3, r2
 8003d38:	d039      	beq.n	8003dae <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01b      	beq.n	8003d7a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d42:	4b62      	ldr	r3, [pc, #392]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	4b61      	ldr	r3, [pc, #388]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d48:	2180      	movs	r1, #128	; 0x80
 8003d4a:	03c9      	lsls	r1, r1, #15
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d50:	f7fe ff76 	bl	8002c40 <HAL_GetTick>
 8003d54:	0003      	movs	r3, r0
 8003d56:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d5a:	f7fe ff71 	bl	8002c40 <HAL_GetTick>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e0f3      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003d6c:	4b57      	ldr	r3, [pc, #348]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	2380      	movs	r3, #128	; 0x80
 8003d72:	041b      	lsls	r3, r3, #16
 8003d74:	4013      	ands	r3, r2
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x4ba>
 8003d78:	e019      	b.n	8003dae <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d7a:	4b54      	ldr	r3, [pc, #336]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b53      	ldr	r3, [pc, #332]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003d80:	4956      	ldr	r1, [pc, #344]	; (8003edc <HAL_RCC_OscConfig+0x63c>)
 8003d82:	400a      	ands	r2, r1
 8003d84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d86:	f7fe ff5b 	bl	8002c40 <HAL_GetTick>
 8003d8a:	0003      	movs	r3, r0
 8003d8c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d90:	f7fe ff56 	bl	8002c40 <HAL_GetTick>
 8003d94:	0002      	movs	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e0d8      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003da2:	4b4a      	ldr	r3, [pc, #296]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	2380      	movs	r3, #128	; 0x80
 8003da8:	041b      	lsls	r3, r3, #16
 8003daa:	4013      	ands	r3, r2
 8003dac:	d1f0      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d100      	bne.n	8003db8 <HAL_RCC_OscConfig+0x518>
 8003db6:	e0cc      	b.n	8003f52 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003db8:	4b44      	ldr	r3, [pc, #272]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2238      	movs	r2, #56	; 0x38
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b10      	cmp	r3, #16
 8003dc2:	d100      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x526>
 8003dc4:	e07b      	b.n	8003ebe <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d156      	bne.n	8003e7c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dce:	4b3f      	ldr	r3, [pc, #252]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	4b3e      	ldr	r3, [pc, #248]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003dd4:	4942      	ldr	r1, [pc, #264]	; (8003ee0 <HAL_RCC_OscConfig+0x640>)
 8003dd6:	400a      	ands	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dda:	f7fe ff31 	bl	8002c40 <HAL_GetTick>
 8003dde:	0003      	movs	r3, r0
 8003de0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fe ff2c 	bl	8002c40 <HAL_GetTick>
 8003de8:	0002      	movs	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e0ae      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df6:	4b35      	ldr	r3, [pc, #212]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	2380      	movs	r3, #128	; 0x80
 8003dfc:	049b      	lsls	r3, r3, #18
 8003dfe:	4013      	ands	r3, r2
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e02:	4b32      	ldr	r3, [pc, #200]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	4a37      	ldr	r2, [pc, #220]	; (8003ee4 <HAL_RCC_OscConfig+0x644>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	0019      	movs	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e14:	431a      	orrs	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	021b      	lsls	r3, r3, #8
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	4b26      	ldr	r3, [pc, #152]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e32:	430a      	orrs	r2, r1
 8003e34:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e36:	4b25      	ldr	r3, [pc, #148]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	4b24      	ldr	r3, [pc, #144]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e3c:	2180      	movs	r1, #128	; 0x80
 8003e3e:	0449      	lsls	r1, r1, #17
 8003e40:	430a      	orrs	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003e44:	4b21      	ldr	r3, [pc, #132]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	4b20      	ldr	r3, [pc, #128]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e4a:	2180      	movs	r1, #128	; 0x80
 8003e4c:	0549      	lsls	r1, r1, #21
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e52:	f7fe fef5 	bl	8002c40 <HAL_GetTick>
 8003e56:	0003      	movs	r3, r0
 8003e58:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fe fef0 	bl	8002c40 <HAL_GetTick>
 8003e60:	0002      	movs	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e072      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e6e:	4b17      	ldr	r3, [pc, #92]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	049b      	lsls	r3, r3, #18
 8003e76:	4013      	ands	r3, r2
 8003e78:	d0f0      	beq.n	8003e5c <HAL_RCC_OscConfig+0x5bc>
 8003e7a:	e06a      	b.n	8003f52 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7c:	4b13      	ldr	r3, [pc, #76]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	4b12      	ldr	r3, [pc, #72]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003e82:	4917      	ldr	r1, [pc, #92]	; (8003ee0 <HAL_RCC_OscConfig+0x640>)
 8003e84:	400a      	ands	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e88:	f7fe feda 	bl	8002c40 <HAL_GetTick>
 8003e8c:	0003      	movs	r3, r0
 8003e8e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fe fed5 	bl	8002c40 <HAL_GetTick>
 8003e96:	0002      	movs	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e057      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea4:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	049b      	lsls	r3, r3, #18
 8003eac:	4013      	ands	r3, r2
 8003eae:	d1f0      	bne.n	8003e92 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003eb0:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	4b05      	ldr	r3, [pc, #20]	; (8003ecc <HAL_RCC_OscConfig+0x62c>)
 8003eb6:	490c      	ldr	r1, [pc, #48]	; (8003ee8 <HAL_RCC_OscConfig+0x648>)
 8003eb8:	400a      	ands	r2, r1
 8003eba:	60da      	str	r2, [r3, #12]
 8003ebc:	e049      	b.n	8003f52 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d112      	bne.n	8003eec <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e044      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
 8003eca:	46c0      	nop			; (mov r8, r8)
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40007000 	.word	0x40007000
 8003ed4:	00001388 	.word	0x00001388
 8003ed8:	efffffff 	.word	0xefffffff
 8003edc:	ffbfffff 	.word	0xffbfffff
 8003ee0:	feffffff 	.word	0xfeffffff
 8003ee4:	11c1808c 	.word	0x11c1808c
 8003ee8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003eec:	4b1b      	ldr	r3, [pc, #108]	; (8003f5c <HAL_RCC_OscConfig+0x6bc>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	401a      	ands	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d126      	bne.n	8003f4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2270      	movs	r2, #112	; 0x70
 8003f04:	401a      	ands	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d11f      	bne.n	8003f4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	23fe      	movs	r3, #254	; 0xfe
 8003f12:	01db      	lsls	r3, r3, #7
 8003f14:	401a      	ands	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d116      	bne.n	8003f4e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	23f8      	movs	r3, #248	; 0xf8
 8003f24:	039b      	lsls	r3, r3, #14
 8003f26:	401a      	ands	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d10e      	bne.n	8003f4e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	23e0      	movs	r3, #224	; 0xe0
 8003f34:	051b      	lsls	r3, r3, #20
 8003f36:	401a      	ands	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d106      	bne.n	8003f4e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	0f5b      	lsrs	r3, r3, #29
 8003f44:	075a      	lsls	r2, r3, #29
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d001      	beq.n	8003f52 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	0018      	movs	r0, r3
 8003f56:	46bd      	mov	sp, r7
 8003f58:	b008      	add	sp, #32
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	40021000 	.word	0x40021000

08003f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e0e9      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f74:	4b76      	ldr	r3, [pc, #472]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2207      	movs	r2, #7
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d91e      	bls.n	8003fc0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f82:	4b73      	ldr	r3, [pc, #460]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2207      	movs	r2, #7
 8003f88:	4393      	bics	r3, r2
 8003f8a:	0019      	movs	r1, r3
 8003f8c:	4b70      	ldr	r3, [pc, #448]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003f94:	f7fe fe54 	bl	8002c40 <HAL_GetTick>
 8003f98:	0003      	movs	r3, r0
 8003f9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f9c:	e009      	b.n	8003fb2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f9e:	f7fe fe4f 	bl	8002c40 <HAL_GetTick>
 8003fa2:	0002      	movs	r2, r0
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	4a6a      	ldr	r2, [pc, #424]	; (8004154 <HAL_RCC_ClockConfig+0x1f4>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e0ca      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fb2:	4b67      	ldr	r3, [pc, #412]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2207      	movs	r2, #7
 8003fb8:	4013      	ands	r3, r2
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d1ee      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2202      	movs	r2, #2
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d015      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2204      	movs	r2, #4
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d006      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003fd4:	4b60      	ldr	r3, [pc, #384]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	4b5f      	ldr	r3, [pc, #380]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8003fda:	21e0      	movs	r1, #224	; 0xe0
 8003fdc:	01c9      	lsls	r1, r1, #7
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe2:	4b5d      	ldr	r3, [pc, #372]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	4a5d      	ldr	r2, [pc, #372]	; (800415c <HAL_RCC_ClockConfig+0x1fc>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	0019      	movs	r1, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	4b59      	ldr	r3, [pc, #356]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d057      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d107      	bne.n	8004018 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004008:	4b53      	ldr	r3, [pc, #332]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	2380      	movs	r3, #128	; 0x80
 800400e:	029b      	lsls	r3, r3, #10
 8004010:	4013      	ands	r3, r2
 8004012:	d12b      	bne.n	800406c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e097      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b02      	cmp	r3, #2
 800401e:	d107      	bne.n	8004030 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004020:	4b4d      	ldr	r3, [pc, #308]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	2380      	movs	r3, #128	; 0x80
 8004026:	049b      	lsls	r3, r3, #18
 8004028:	4013      	ands	r3, r2
 800402a:	d11f      	bne.n	800406c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e08b      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d107      	bne.n	8004048 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004038:	4b47      	ldr	r3, [pc, #284]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	2380      	movs	r3, #128	; 0x80
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	4013      	ands	r3, r2
 8004042:	d113      	bne.n	800406c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e07f      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	2b03      	cmp	r3, #3
 800404e:	d106      	bne.n	800405e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004050:	4b41      	ldr	r3, [pc, #260]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004054:	2202      	movs	r2, #2
 8004056:	4013      	ands	r3, r2
 8004058:	d108      	bne.n	800406c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e074      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800405e:	4b3e      	ldr	r3, [pc, #248]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004062:	2202      	movs	r2, #2
 8004064:	4013      	ands	r3, r2
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e06d      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800406c:	4b3a      	ldr	r3, [pc, #232]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2207      	movs	r2, #7
 8004072:	4393      	bics	r3, r2
 8004074:	0019      	movs	r1, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	4b37      	ldr	r3, [pc, #220]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 800407c:	430a      	orrs	r2, r1
 800407e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004080:	f7fe fdde 	bl	8002c40 <HAL_GetTick>
 8004084:	0003      	movs	r3, r0
 8004086:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004088:	e009      	b.n	800409e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800408a:	f7fe fdd9 	bl	8002c40 <HAL_GetTick>
 800408e:	0002      	movs	r2, r0
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	4a2f      	ldr	r2, [pc, #188]	; (8004154 <HAL_RCC_ClockConfig+0x1f4>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d901      	bls.n	800409e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e054      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409e:	4b2e      	ldr	r3, [pc, #184]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	2238      	movs	r2, #56	; 0x38
 80040a4:	401a      	ands	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d1ec      	bne.n	800408a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040b0:	4b27      	ldr	r3, [pc, #156]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2207      	movs	r2, #7
 80040b6:	4013      	ands	r3, r2
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d21e      	bcs.n	80040fc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040be:	4b24      	ldr	r3, [pc, #144]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2207      	movs	r2, #7
 80040c4:	4393      	bics	r3, r2
 80040c6:	0019      	movs	r1, r3
 80040c8:	4b21      	ldr	r3, [pc, #132]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80040d0:	f7fe fdb6 	bl	8002c40 <HAL_GetTick>
 80040d4:	0003      	movs	r3, r0
 80040d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80040d8:	e009      	b.n	80040ee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040da:	f7fe fdb1 	bl	8002c40 <HAL_GetTick>
 80040de:	0002      	movs	r2, r0
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	4a1b      	ldr	r2, [pc, #108]	; (8004154 <HAL_RCC_ClockConfig+0x1f4>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e02c      	b.n	8004148 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80040ee:	4b18      	ldr	r3, [pc, #96]	; (8004150 <HAL_RCC_ClockConfig+0x1f0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2207      	movs	r2, #7
 80040f4:	4013      	ands	r3, r2
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1ee      	bne.n	80040da <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2204      	movs	r2, #4
 8004102:	4013      	ands	r3, r2
 8004104:	d009      	beq.n	800411a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004106:	4b14      	ldr	r3, [pc, #80]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	4a15      	ldr	r2, [pc, #84]	; (8004160 <HAL_RCC_ClockConfig+0x200>)
 800410c:	4013      	ands	r3, r2
 800410e:	0019      	movs	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	68da      	ldr	r2, [r3, #12]
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004116:	430a      	orrs	r2, r1
 8004118:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800411a:	f000 f829 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800411e:	0001      	movs	r1, r0
 8004120:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <HAL_RCC_ClockConfig+0x1f8>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	0a1b      	lsrs	r3, r3, #8
 8004126:	220f      	movs	r2, #15
 8004128:	401a      	ands	r2, r3
 800412a:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <HAL_RCC_ClockConfig+0x204>)
 800412c:	0092      	lsls	r2, r2, #2
 800412e:	58d3      	ldr	r3, [r2, r3]
 8004130:	221f      	movs	r2, #31
 8004132:	4013      	ands	r3, r2
 8004134:	000a      	movs	r2, r1
 8004136:	40da      	lsrs	r2, r3
 8004138:	4b0b      	ldr	r3, [pc, #44]	; (8004168 <HAL_RCC_ClockConfig+0x208>)
 800413a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <HAL_RCC_ClockConfig+0x20c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	0018      	movs	r0, r3
 8004142:	f7fe fd21 	bl	8002b88 <HAL_InitTick>
 8004146:	0003      	movs	r3, r0
}
 8004148:	0018      	movs	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	b004      	add	sp, #16
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40022000 	.word	0x40022000
 8004154:	00001388 	.word	0x00001388
 8004158:	40021000 	.word	0x40021000
 800415c:	fffff0ff 	.word	0xfffff0ff
 8004160:	ffff8fff 	.word	0xffff8fff
 8004164:	08009478 	.word	0x08009478
 8004168:	20000000 	.word	0x20000000
 800416c:	20000004 	.word	0x20000004

08004170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004176:	4b3c      	ldr	r3, [pc, #240]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2238      	movs	r2, #56	; 0x38
 800417c:	4013      	ands	r3, r2
 800417e:	d10f      	bne.n	80041a0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004180:	4b39      	ldr	r3, [pc, #228]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	0adb      	lsrs	r3, r3, #11
 8004186:	2207      	movs	r2, #7
 8004188:	4013      	ands	r3, r2
 800418a:	2201      	movs	r2, #1
 800418c:	409a      	lsls	r2, r3
 800418e:	0013      	movs	r3, r2
 8004190:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004192:	6839      	ldr	r1, [r7, #0]
 8004194:	4835      	ldr	r0, [pc, #212]	; (800426c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004196:	f7fb ffd1 	bl	800013c <__udivsi3>
 800419a:	0003      	movs	r3, r0
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	e05d      	b.n	800425c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041a0:	4b31      	ldr	r3, [pc, #196]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2238      	movs	r2, #56	; 0x38
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d102      	bne.n	80041b2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041ac:	4b30      	ldr	r3, [pc, #192]	; (8004270 <HAL_RCC_GetSysClockFreq+0x100>)
 80041ae:	613b      	str	r3, [r7, #16]
 80041b0:	e054      	b.n	800425c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041b2:	4b2d      	ldr	r3, [pc, #180]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2238      	movs	r2, #56	; 0x38
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b10      	cmp	r3, #16
 80041bc:	d138      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80041be:	4b2a      	ldr	r3, [pc, #168]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	2203      	movs	r2, #3
 80041c4:	4013      	ands	r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041c8:	4b27      	ldr	r3, [pc, #156]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	2207      	movs	r2, #7
 80041d0:	4013      	ands	r3, r2
 80041d2:	3301      	adds	r3, #1
 80041d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d10d      	bne.n	80041f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041dc:	68b9      	ldr	r1, [r7, #8]
 80041de:	4824      	ldr	r0, [pc, #144]	; (8004270 <HAL_RCC_GetSysClockFreq+0x100>)
 80041e0:	f7fb ffac 	bl	800013c <__udivsi3>
 80041e4:	0003      	movs	r3, r0
 80041e6:	0019      	movs	r1, r3
 80041e8:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	0a1b      	lsrs	r3, r3, #8
 80041ee:	227f      	movs	r2, #127	; 0x7f
 80041f0:	4013      	ands	r3, r2
 80041f2:	434b      	muls	r3, r1
 80041f4:	617b      	str	r3, [r7, #20]
        break;
 80041f6:	e00d      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	481c      	ldr	r0, [pc, #112]	; (800426c <HAL_RCC_GetSysClockFreq+0xfc>)
 80041fc:	f7fb ff9e 	bl	800013c <__udivsi3>
 8004200:	0003      	movs	r3, r0
 8004202:	0019      	movs	r1, r3
 8004204:	4b18      	ldr	r3, [pc, #96]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	0a1b      	lsrs	r3, r3, #8
 800420a:	227f      	movs	r2, #127	; 0x7f
 800420c:	4013      	ands	r3, r2
 800420e:	434b      	muls	r3, r1
 8004210:	617b      	str	r3, [r7, #20]
        break;
 8004212:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004214:	4b14      	ldr	r3, [pc, #80]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	0f5b      	lsrs	r3, r3, #29
 800421a:	2207      	movs	r2, #7
 800421c:	4013      	ands	r3, r2
 800421e:	3301      	adds	r3, #1
 8004220:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	6978      	ldr	r0, [r7, #20]
 8004226:	f7fb ff89 	bl	800013c <__udivsi3>
 800422a:	0003      	movs	r3, r0
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	e015      	b.n	800425c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004230:	4b0d      	ldr	r3, [pc, #52]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2238      	movs	r2, #56	; 0x38
 8004236:	4013      	ands	r3, r2
 8004238:	2b20      	cmp	r3, #32
 800423a:	d103      	bne.n	8004244 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800423c:	2380      	movs	r3, #128	; 0x80
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	613b      	str	r3, [r7, #16]
 8004242:	e00b      	b.n	800425c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004244:	4b08      	ldr	r3, [pc, #32]	; (8004268 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	2238      	movs	r2, #56	; 0x38
 800424a:	4013      	ands	r3, r2
 800424c:	2b18      	cmp	r3, #24
 800424e:	d103      	bne.n	8004258 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004250:	23fa      	movs	r3, #250	; 0xfa
 8004252:	01db      	lsls	r3, r3, #7
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	e001      	b.n	800425c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800425c:	693b      	ldr	r3, [r7, #16]
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	b006      	add	sp, #24
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	40021000 	.word	0x40021000
 800426c:	00f42400 	.word	0x00f42400
 8004270:	007a1200 	.word	0x007a1200

08004274 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004278:	4b02      	ldr	r3, [pc, #8]	; (8004284 <HAL_RCC_GetHCLKFreq+0x10>)
 800427a:	681b      	ldr	r3, [r3, #0]
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	46c0      	nop			; (mov r8, r8)
 8004284:	20000000 	.word	0x20000000

08004288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004288:	b5b0      	push	{r4, r5, r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800428c:	f7ff fff2 	bl	8004274 <HAL_RCC_GetHCLKFreq>
 8004290:	0004      	movs	r4, r0
 8004292:	f7ff faf9 	bl	8003888 <LL_RCC_GetAPB1Prescaler>
 8004296:	0003      	movs	r3, r0
 8004298:	0b1a      	lsrs	r2, r3, #12
 800429a:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800429c:	0092      	lsls	r2, r2, #2
 800429e:	58d3      	ldr	r3, [r2, r3]
 80042a0:	221f      	movs	r2, #31
 80042a2:	4013      	ands	r3, r2
 80042a4:	40dc      	lsrs	r4, r3
 80042a6:	0023      	movs	r3, r4
}
 80042a8:	0018      	movs	r0, r3
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bdb0      	pop	{r4, r5, r7, pc}
 80042ae:	46c0      	nop			; (mov r8, r8)
 80042b0:	080094b8 	.word	0x080094b8

080042b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80042bc:	2313      	movs	r3, #19
 80042be:	18fb      	adds	r3, r7, r3
 80042c0:	2200      	movs	r2, #0
 80042c2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042c4:	2312      	movs	r3, #18
 80042c6:	18fb      	adds	r3, r7, r3
 80042c8:	2200      	movs	r2, #0
 80042ca:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	2380      	movs	r3, #128	; 0x80
 80042d2:	029b      	lsls	r3, r3, #10
 80042d4:	4013      	ands	r3, r2
 80042d6:	d100      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x26>
 80042d8:	e0ad      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042da:	2011      	movs	r0, #17
 80042dc:	183b      	adds	r3, r7, r0
 80042de:	2200      	movs	r2, #0
 80042e0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042e2:	4b47      	ldr	r3, [pc, #284]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80042e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042e6:	2380      	movs	r3, #128	; 0x80
 80042e8:	055b      	lsls	r3, r3, #21
 80042ea:	4013      	ands	r3, r2
 80042ec:	d110      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ee:	4b44      	ldr	r3, [pc, #272]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80042f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042f2:	4b43      	ldr	r3, [pc, #268]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80042f4:	2180      	movs	r1, #128	; 0x80
 80042f6:	0549      	lsls	r1, r1, #21
 80042f8:	430a      	orrs	r2, r1
 80042fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80042fc:	4b40      	ldr	r3, [pc, #256]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80042fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004300:	2380      	movs	r3, #128	; 0x80
 8004302:	055b      	lsls	r3, r3, #21
 8004304:	4013      	ands	r3, r2
 8004306:	60bb      	str	r3, [r7, #8]
 8004308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800430a:	183b      	adds	r3, r7, r0
 800430c:	2201      	movs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004310:	4b3c      	ldr	r3, [pc, #240]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	4b3b      	ldr	r3, [pc, #236]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004316:	2180      	movs	r1, #128	; 0x80
 8004318:	0049      	lsls	r1, r1, #1
 800431a:	430a      	orrs	r2, r1
 800431c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800431e:	f7fe fc8f 	bl	8002c40 <HAL_GetTick>
 8004322:	0003      	movs	r3, r0
 8004324:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004326:	e00b      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004328:	f7fe fc8a 	bl	8002c40 <HAL_GetTick>
 800432c:	0002      	movs	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d904      	bls.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004336:	2313      	movs	r3, #19
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	2203      	movs	r2, #3
 800433c:	701a      	strb	r2, [r3, #0]
        break;
 800433e:	e005      	b.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004340:	4b30      	ldr	r3, [pc, #192]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	4013      	ands	r3, r2
 800434a:	d0ed      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800434c:	2313      	movs	r3, #19
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d15e      	bne.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004356:	4b2a      	ldr	r3, [pc, #168]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004358:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800435a:	23c0      	movs	r3, #192	; 0xc0
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4013      	ands	r3, r2
 8004360:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d019      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	429a      	cmp	r2, r3
 8004370:	d014      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004372:	4b23      	ldr	r3, [pc, #140]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004376:	4a24      	ldr	r2, [pc, #144]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004378:	4013      	ands	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800437c:	4b20      	ldr	r3, [pc, #128]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800437e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004380:	4b1f      	ldr	r3, [pc, #124]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004382:	2180      	movs	r1, #128	; 0x80
 8004384:	0249      	lsls	r1, r1, #9
 8004386:	430a      	orrs	r2, r1
 8004388:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800438a:	4b1d      	ldr	r3, [pc, #116]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800438c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800438e:	4b1c      	ldr	r3, [pc, #112]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004390:	491e      	ldr	r1, [pc, #120]	; (800440c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004392:	400a      	ands	r2, r1
 8004394:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004396:	4b1a      	ldr	r3, [pc, #104]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2201      	movs	r2, #1
 80043a0:	4013      	ands	r3, r2
 80043a2:	d016      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a4:	f7fe fc4c 	bl	8002c40 <HAL_GetTick>
 80043a8:	0003      	movs	r3, r0
 80043aa:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ac:	e00c      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ae:	f7fe fc47 	bl	8002c40 <HAL_GetTick>
 80043b2:	0002      	movs	r2, r0
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	4a15      	ldr	r2, [pc, #84]	; (8004410 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d904      	bls.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80043be:	2313      	movs	r3, #19
 80043c0:	18fb      	adds	r3, r7, r3
 80043c2:	2203      	movs	r2, #3
 80043c4:	701a      	strb	r2, [r3, #0]
            break;
 80043c6:	e004      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c8:	4b0d      	ldr	r3, [pc, #52]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043cc:	2202      	movs	r2, #2
 80043ce:	4013      	ands	r3, r2
 80043d0:	d0ed      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80043d2:	2313      	movs	r3, #19
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10a      	bne.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043dc:	4b08      	ldr	r3, [pc, #32]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e0:	4a09      	ldr	r2, [pc, #36]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	0019      	movs	r1, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ea:	4b05      	ldr	r3, [pc, #20]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80043ec:	430a      	orrs	r2, r1
 80043ee:	65da      	str	r2, [r3, #92]	; 0x5c
 80043f0:	e016      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043f2:	2312      	movs	r3, #18
 80043f4:	18fb      	adds	r3, r7, r3
 80043f6:	2213      	movs	r2, #19
 80043f8:	18ba      	adds	r2, r7, r2
 80043fa:	7812      	ldrb	r2, [r2, #0]
 80043fc:	701a      	strb	r2, [r3, #0]
 80043fe:	e00f      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004400:	40021000 	.word	0x40021000
 8004404:	40007000 	.word	0x40007000
 8004408:	fffffcff 	.word	0xfffffcff
 800440c:	fffeffff 	.word	0xfffeffff
 8004410:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004414:	2312      	movs	r3, #18
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	2213      	movs	r2, #19
 800441a:	18ba      	adds	r2, r7, r2
 800441c:	7812      	ldrb	r2, [r2, #0]
 800441e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004420:	2311      	movs	r3, #17
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d105      	bne.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800442a:	4bb6      	ldr	r3, [pc, #728]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800442c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800442e:	4bb5      	ldr	r3, [pc, #724]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004430:	49b5      	ldr	r1, [pc, #724]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004432:	400a      	ands	r2, r1
 8004434:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2201      	movs	r2, #1
 800443c:	4013      	ands	r3, r2
 800443e:	d009      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004440:	4bb0      	ldr	r3, [pc, #704]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004444:	2203      	movs	r2, #3
 8004446:	4393      	bics	r3, r2
 8004448:	0019      	movs	r1, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	4bad      	ldr	r3, [pc, #692]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004450:	430a      	orrs	r2, r1
 8004452:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2202      	movs	r2, #2
 800445a:	4013      	ands	r3, r2
 800445c:	d009      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800445e:	4ba9      	ldr	r3, [pc, #676]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004462:	220c      	movs	r2, #12
 8004464:	4393      	bics	r3, r2
 8004466:	0019      	movs	r1, r3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	4ba5      	ldr	r3, [pc, #660]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800446e:	430a      	orrs	r2, r1
 8004470:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2204      	movs	r2, #4
 8004478:	4013      	ands	r3, r2
 800447a:	d009      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800447c:	4ba1      	ldr	r3, [pc, #644]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800447e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004480:	2230      	movs	r2, #48	; 0x30
 8004482:	4393      	bics	r3, r2
 8004484:	0019      	movs	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	4b9e      	ldr	r3, [pc, #632]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800448c:	430a      	orrs	r2, r1
 800448e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2210      	movs	r2, #16
 8004496:	4013      	ands	r3, r2
 8004498:	d009      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800449a:	4b9a      	ldr	r3, [pc, #616]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800449c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449e:	4a9b      	ldr	r2, [pc, #620]	; (800470c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	0019      	movs	r1, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	4b96      	ldr	r3, [pc, #600]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044aa:	430a      	orrs	r2, r1
 80044ac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	2380      	movs	r3, #128	; 0x80
 80044b4:	015b      	lsls	r3, r3, #5
 80044b6:	4013      	ands	r3, r2
 80044b8:	d009      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80044ba:	4b92      	ldr	r3, [pc, #584]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044be:	4a94      	ldr	r2, [pc, #592]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	0019      	movs	r1, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695a      	ldr	r2, [r3, #20]
 80044c8:	4b8e      	ldr	r3, [pc, #568]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044ca:	430a      	orrs	r2, r1
 80044cc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	2380      	movs	r3, #128	; 0x80
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	4013      	ands	r3, r2
 80044d8:	d009      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044da:	4b8a      	ldr	r3, [pc, #552]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044de:	4a8d      	ldr	r2, [pc, #564]	; (8004714 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	0019      	movs	r1, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044e8:	4b86      	ldr	r3, [pc, #536]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044ea:	430a      	orrs	r2, r1
 80044ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	4013      	ands	r3, r2
 80044f8:	d009      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044fa:	4b82      	ldr	r3, [pc, #520]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	4a86      	ldr	r2, [pc, #536]	; (8004718 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004500:	4013      	ands	r3, r2
 8004502:	0019      	movs	r1, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004508:	4b7e      	ldr	r3, [pc, #504]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800450a:	430a      	orrs	r2, r1
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2220      	movs	r2, #32
 8004514:	4013      	ands	r3, r2
 8004516:	d009      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004518:	4b7a      	ldr	r3, [pc, #488]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800451a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451c:	4a7f      	ldr	r2, [pc, #508]	; (800471c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800451e:	4013      	ands	r3, r2
 8004520:	0019      	movs	r1, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	4b77      	ldr	r3, [pc, #476]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004528:	430a      	orrs	r2, r1
 800452a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2240      	movs	r2, #64	; 0x40
 8004532:	4013      	ands	r3, r2
 8004534:	d009      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004536:	4b73      	ldr	r3, [pc, #460]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	4a79      	ldr	r2, [pc, #484]	; (8004720 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800453c:	4013      	ands	r3, r2
 800453e:	0019      	movs	r1, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69da      	ldr	r2, [r3, #28]
 8004544:	4b6f      	ldr	r3, [pc, #444]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004546:	430a      	orrs	r2, r1
 8004548:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	01db      	lsls	r3, r3, #7
 8004552:	4013      	ands	r3, r2
 8004554:	d015      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004556:	4b6b      	ldr	r3, [pc, #428]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	0899      	lsrs	r1, r3, #2
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004562:	4b68      	ldr	r3, [pc, #416]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004564:	430a      	orrs	r2, r1
 8004566:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800456c:	2380      	movs	r3, #128	; 0x80
 800456e:	05db      	lsls	r3, r3, #23
 8004570:	429a      	cmp	r2, r3
 8004572:	d106      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004574:	4b63      	ldr	r3, [pc, #396]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	4b62      	ldr	r3, [pc, #392]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800457a:	2180      	movs	r1, #128	; 0x80
 800457c:	0249      	lsls	r1, r1, #9
 800457e:	430a      	orrs	r2, r1
 8004580:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	2380      	movs	r3, #128	; 0x80
 8004588:	031b      	lsls	r3, r3, #12
 800458a:	4013      	ands	r3, r2
 800458c:	d009      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800458e:	4b5d      	ldr	r3, [pc, #372]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004592:	2240      	movs	r2, #64	; 0x40
 8004594:	4393      	bics	r3, r2
 8004596:	0019      	movs	r1, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800459c:	4b59      	ldr	r3, [pc, #356]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800459e:	430a      	orrs	r2, r1
 80045a0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	2380      	movs	r3, #128	; 0x80
 80045a8:	039b      	lsls	r3, r3, #14
 80045aa:	4013      	ands	r3, r2
 80045ac:	d016      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80045ae:	4b55      	ldr	r3, [pc, #340]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045b2:	4a5c      	ldr	r2, [pc, #368]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80045b4:	4013      	ands	r3, r2
 80045b6:	0019      	movs	r1, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045bc:	4b51      	ldr	r3, [pc, #324]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045be:	430a      	orrs	r2, r1
 80045c0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045c6:	2380      	movs	r3, #128	; 0x80
 80045c8:	03db      	lsls	r3, r3, #15
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d106      	bne.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80045ce:	4b4d      	ldr	r3, [pc, #308]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	4b4c      	ldr	r3, [pc, #304]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045d4:	2180      	movs	r1, #128	; 0x80
 80045d6:	0449      	lsls	r1, r1, #17
 80045d8:	430a      	orrs	r2, r1
 80045da:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	2380      	movs	r3, #128	; 0x80
 80045e2:	03db      	lsls	r3, r3, #15
 80045e4:	4013      	ands	r3, r2
 80045e6:	d016      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80045e8:	4b46      	ldr	r3, [pc, #280]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ec:	4a4e      	ldr	r2, [pc, #312]	; (8004728 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80045ee:	4013      	ands	r3, r2
 80045f0:	0019      	movs	r1, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045f6:	4b43      	ldr	r3, [pc, #268]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80045f8:	430a      	orrs	r2, r1
 80045fa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004600:	2380      	movs	r3, #128	; 0x80
 8004602:	045b      	lsls	r3, r3, #17
 8004604:	429a      	cmp	r2, r3
 8004606:	d106      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004608:	4b3e      	ldr	r3, [pc, #248]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800460a:	68da      	ldr	r2, [r3, #12]
 800460c:	4b3d      	ldr	r3, [pc, #244]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800460e:	2180      	movs	r1, #128	; 0x80
 8004610:	0449      	lsls	r1, r1, #17
 8004612:	430a      	orrs	r2, r1
 8004614:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	2380      	movs	r3, #128	; 0x80
 800461c:	011b      	lsls	r3, r3, #4
 800461e:	4013      	ands	r3, r2
 8004620:	d014      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004622:	4b38      	ldr	r3, [pc, #224]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004626:	2203      	movs	r2, #3
 8004628:	4393      	bics	r3, r2
 800462a:	0019      	movs	r1, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1a      	ldr	r2, [r3, #32]
 8004630:	4b34      	ldr	r3, [pc, #208]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004632:	430a      	orrs	r2, r1
 8004634:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d106      	bne.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800463e:	4b31      	ldr	r3, [pc, #196]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	4b30      	ldr	r3, [pc, #192]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004644:	2180      	movs	r1, #128	; 0x80
 8004646:	0249      	lsls	r1, r1, #9
 8004648:	430a      	orrs	r2, r1
 800464a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	2380      	movs	r3, #128	; 0x80
 8004652:	019b      	lsls	r3, r3, #6
 8004654:	4013      	ands	r3, r2
 8004656:	d014      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004658:	4b2a      	ldr	r3, [pc, #168]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800465a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465c:	220c      	movs	r2, #12
 800465e:	4393      	bics	r3, r2
 8004660:	0019      	movs	r1, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004666:	4b27      	ldr	r3, [pc, #156]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004668:	430a      	orrs	r2, r1
 800466a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	2b04      	cmp	r3, #4
 8004672:	d106      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004674:	4b23      	ldr	r3, [pc, #140]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	4b22      	ldr	r3, [pc, #136]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800467a:	2180      	movs	r1, #128	; 0x80
 800467c:	0249      	lsls	r1, r1, #9
 800467e:	430a      	orrs	r2, r1
 8004680:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	2380      	movs	r3, #128	; 0x80
 8004688:	045b      	lsls	r3, r3, #17
 800468a:	4013      	ands	r3, r2
 800468c:	d016      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800468e:	4b1d      	ldr	r3, [pc, #116]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004692:	4a22      	ldr	r2, [pc, #136]	; (800471c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004694:	4013      	ands	r3, r2
 8004696:	0019      	movs	r1, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800469c:	4b19      	ldr	r3, [pc, #100]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800469e:	430a      	orrs	r2, r1
 80046a0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046a6:	2380      	movs	r3, #128	; 0x80
 80046a8:	019b      	lsls	r3, r3, #6
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d106      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80046ae:	4b15      	ldr	r3, [pc, #84]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	4b14      	ldr	r3, [pc, #80]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046b4:	2180      	movs	r1, #128	; 0x80
 80046b6:	0449      	lsls	r1, r1, #17
 80046b8:	430a      	orrs	r2, r1
 80046ba:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	049b      	lsls	r3, r3, #18
 80046c4:	4013      	ands	r3, r2
 80046c6:	d016      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80046c8:	4b0e      	ldr	r3, [pc, #56]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046cc:	4a10      	ldr	r2, [pc, #64]	; (8004710 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80046ce:	4013      	ands	r3, r2
 80046d0:	0019      	movs	r1, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046d6:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046d8:	430a      	orrs	r2, r1
 80046da:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046e0:	2380      	movs	r3, #128	; 0x80
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d106      	bne.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80046e8:	4b06      	ldr	r3, [pc, #24]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80046ee:	2180      	movs	r1, #128	; 0x80
 80046f0:	0449      	lsls	r1, r1, #17
 80046f2:	430a      	orrs	r2, r1
 80046f4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80046f6:	2312      	movs	r3, #18
 80046f8:	18fb      	adds	r3, r7, r3
 80046fa:	781b      	ldrb	r3, [r3, #0]
}
 80046fc:	0018      	movs	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	b006      	add	sp, #24
 8004702:	bd80      	pop	{r7, pc}
 8004704:	40021000 	.word	0x40021000
 8004708:	efffffff 	.word	0xefffffff
 800470c:	fffff3ff 	.word	0xfffff3ff
 8004710:	fffffcff 	.word	0xfffffcff
 8004714:	fff3ffff 	.word	0xfff3ffff
 8004718:	ffcfffff 	.word	0xffcfffff
 800471c:	ffffcfff 	.word	0xffffcfff
 8004720:	ffff3fff 	.word	0xffff3fff
 8004724:	ffbfffff 	.word	0xffbfffff
 8004728:	feffffff 	.word	0xfeffffff

0800472c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e046      	b.n	80047cc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2288      	movs	r2, #136	; 0x88
 8004742:	589b      	ldr	r3, [r3, r2]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d107      	bne.n	8004758 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2284      	movs	r2, #132	; 0x84
 800474c:	2100      	movs	r1, #0
 800474e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	0018      	movs	r0, r3
 8004754:	f7fe f88e 	bl	8002874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2288      	movs	r2, #136	; 0x88
 800475c:	2124      	movs	r1, #36	; 0x24
 800475e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2101      	movs	r1, #1
 800476c:	438a      	bics	r2, r1
 800476e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	0018      	movs	r0, r3
 8004774:	f000 fdfa 	bl	800536c <UART_SetConfig>
 8004778:	0003      	movs	r3, r0
 800477a:	2b01      	cmp	r3, #1
 800477c:	d101      	bne.n	8004782 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e024      	b.n	80047cc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	0018      	movs	r0, r3
 800478e:	f001 f943 	bl	8005a18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	490d      	ldr	r1, [pc, #52]	; (80047d4 <HAL_UART_Init+0xa8>)
 800479e:	400a      	ands	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	212a      	movs	r1, #42	; 0x2a
 80047ae:	438a      	bics	r2, r1
 80047b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2101      	movs	r1, #1
 80047be:	430a      	orrs	r2, r1
 80047c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	0018      	movs	r0, r3
 80047c6:	f001 f9db 	bl	8005b80 <UART_CheckIdleState>
 80047ca:	0003      	movs	r3, r0
}
 80047cc:	0018      	movs	r0, r3
 80047ce:	46bd      	mov	sp, r7
 80047d0:	b002      	add	sp, #8
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	ffffb7ff 	.word	0xffffb7ff

080047d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08a      	sub	sp, #40	; 0x28
 80047dc:	af02      	add	r7, sp, #8
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	1dbb      	adds	r3, r7, #6
 80047e6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2288      	movs	r2, #136	; 0x88
 80047ec:	589b      	ldr	r3, [r3, r2]
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	d000      	beq.n	80047f4 <HAL_UART_Transmit+0x1c>
 80047f2:	e088      	b.n	8004906 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <HAL_UART_Transmit+0x2a>
 80047fa:	1dbb      	adds	r3, r7, #6
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e080      	b.n	8004908 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	689a      	ldr	r2, [r3, #8]
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	015b      	lsls	r3, r3, #5
 800480e:	429a      	cmp	r2, r3
 8004810:	d109      	bne.n	8004826 <HAL_UART_Transmit+0x4e>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d105      	bne.n	8004826 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2201      	movs	r2, #1
 800481e:	4013      	ands	r3, r2
 8004820:	d001      	beq.n	8004826 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e070      	b.n	8004908 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2290      	movs	r2, #144	; 0x90
 800482a:	2100      	movs	r1, #0
 800482c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2288      	movs	r2, #136	; 0x88
 8004832:	2121      	movs	r1, #33	; 0x21
 8004834:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004836:	f7fe fa03 	bl	8002c40 <HAL_GetTick>
 800483a:	0003      	movs	r3, r0
 800483c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1dba      	adds	r2, r7, #6
 8004842:	2154      	movs	r1, #84	; 0x54
 8004844:	8812      	ldrh	r2, [r2, #0]
 8004846:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	1dba      	adds	r2, r7, #6
 800484c:	2156      	movs	r1, #86	; 0x56
 800484e:	8812      	ldrh	r2, [r2, #0]
 8004850:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689a      	ldr	r2, [r3, #8]
 8004856:	2380      	movs	r3, #128	; 0x80
 8004858:	015b      	lsls	r3, r3, #5
 800485a:	429a      	cmp	r2, r3
 800485c:	d108      	bne.n	8004870 <HAL_UART_Transmit+0x98>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d104      	bne.n	8004870 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004866:	2300      	movs	r3, #0
 8004868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	61bb      	str	r3, [r7, #24]
 800486e:	e003      	b.n	8004878 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004874:	2300      	movs	r3, #0
 8004876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004878:	e02c      	b.n	80048d4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	0013      	movs	r3, r2
 8004884:	2200      	movs	r2, #0
 8004886:	2180      	movs	r1, #128	; 0x80
 8004888:	f001 f9c8 	bl	8005c1c <UART_WaitOnFlagUntilTimeout>
 800488c:	1e03      	subs	r3, r0, #0
 800488e:	d001      	beq.n	8004894 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e039      	b.n	8004908 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10b      	bne.n	80048b2 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	001a      	movs	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	05d2      	lsls	r2, r2, #23
 80048a6:	0dd2      	lsrs	r2, r2, #23
 80048a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	3302      	adds	r3, #2
 80048ae:	61bb      	str	r3, [r7, #24]
 80048b0:	e007      	b.n	80048c2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	781a      	ldrb	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	3301      	adds	r3, #1
 80048c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2256      	movs	r2, #86	; 0x56
 80048c6:	5a9b      	ldrh	r3, [r3, r2]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b299      	uxth	r1, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2256      	movs	r2, #86	; 0x56
 80048d2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2256      	movs	r2, #86	; 0x56
 80048d8:	5a9b      	ldrh	r3, [r3, r2]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1cc      	bne.n	800487a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	0013      	movs	r3, r2
 80048ea:	2200      	movs	r2, #0
 80048ec:	2140      	movs	r1, #64	; 0x40
 80048ee:	f001 f995 	bl	8005c1c <UART_WaitOnFlagUntilTimeout>
 80048f2:	1e03      	subs	r3, r0, #0
 80048f4:	d001      	beq.n	80048fa <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e006      	b.n	8004908 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2288      	movs	r2, #136	; 0x88
 80048fe:	2120      	movs	r1, #32
 8004900:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004902:	2300      	movs	r3, #0
 8004904:	e000      	b.n	8004908 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8004906:	2302      	movs	r3, #2
  }
}
 8004908:	0018      	movs	r0, r3
 800490a:	46bd      	mov	sp, r7
 800490c:	b008      	add	sp, #32
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	; 0x28
 8004914:	af02      	add	r7, sp, #8
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	603b      	str	r3, [r7, #0]
 800491c:	1dbb      	adds	r3, r7, #6
 800491e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	228c      	movs	r2, #140	; 0x8c
 8004924:	589b      	ldr	r3, [r3, r2]
 8004926:	2b20      	cmp	r3, #32
 8004928:	d000      	beq.n	800492c <HAL_UART_Receive+0x1c>
 800492a:	e0cc      	b.n	8004ac6 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_UART_Receive+0x2a>
 8004932:	1dbb      	adds	r3, r7, #6
 8004934:	881b      	ldrh	r3, [r3, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e0c4      	b.n	8004ac8 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	2380      	movs	r3, #128	; 0x80
 8004944:	015b      	lsls	r3, r3, #5
 8004946:	429a      	cmp	r2, r3
 8004948:	d109      	bne.n	800495e <HAL_UART_Receive+0x4e>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d105      	bne.n	800495e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2201      	movs	r2, #1
 8004956:	4013      	ands	r3, r2
 8004958:	d001      	beq.n	800495e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e0b4      	b.n	8004ac8 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2290      	movs	r2, #144	; 0x90
 8004962:	2100      	movs	r1, #0
 8004964:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	228c      	movs	r2, #140	; 0x8c
 800496a:	2122      	movs	r1, #34	; 0x22
 800496c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004974:	f7fe f964 	bl	8002c40 <HAL_GetTick>
 8004978:	0003      	movs	r3, r0
 800497a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	1dba      	adds	r2, r7, #6
 8004980:	215c      	movs	r1, #92	; 0x5c
 8004982:	8812      	ldrh	r2, [r2, #0]
 8004984:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	1dba      	adds	r2, r7, #6
 800498a:	215e      	movs	r1, #94	; 0x5e
 800498c:	8812      	ldrh	r2, [r2, #0]
 800498e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	2380      	movs	r3, #128	; 0x80
 8004996:	015b      	lsls	r3, r3, #5
 8004998:	429a      	cmp	r2, r3
 800499a:	d10d      	bne.n	80049b8 <HAL_UART_Receive+0xa8>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d104      	bne.n	80049ae <HAL_UART_Receive+0x9e>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2260      	movs	r2, #96	; 0x60
 80049a8:	4949      	ldr	r1, [pc, #292]	; (8004ad0 <HAL_UART_Receive+0x1c0>)
 80049aa:	5299      	strh	r1, [r3, r2]
 80049ac:	e02e      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2260      	movs	r2, #96	; 0x60
 80049b2:	21ff      	movs	r1, #255	; 0xff
 80049b4:	5299      	strh	r1, [r3, r2]
 80049b6:	e029      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10d      	bne.n	80049dc <HAL_UART_Receive+0xcc>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d104      	bne.n	80049d2 <HAL_UART_Receive+0xc2>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2260      	movs	r2, #96	; 0x60
 80049cc:	21ff      	movs	r1, #255	; 0xff
 80049ce:	5299      	strh	r1, [r3, r2]
 80049d0:	e01c      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2260      	movs	r2, #96	; 0x60
 80049d6:	217f      	movs	r1, #127	; 0x7f
 80049d8:	5299      	strh	r1, [r3, r2]
 80049da:	e017      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	2380      	movs	r3, #128	; 0x80
 80049e2:	055b      	lsls	r3, r3, #21
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d10d      	bne.n	8004a04 <HAL_UART_Receive+0xf4>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d104      	bne.n	80049fa <HAL_UART_Receive+0xea>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2260      	movs	r2, #96	; 0x60
 80049f4:	217f      	movs	r1, #127	; 0x7f
 80049f6:	5299      	strh	r1, [r3, r2]
 80049f8:	e008      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2260      	movs	r2, #96	; 0x60
 80049fe:	213f      	movs	r1, #63	; 0x3f
 8004a00:	5299      	strh	r1, [r3, r2]
 8004a02:	e003      	b.n	8004a0c <HAL_UART_Receive+0xfc>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2260      	movs	r2, #96	; 0x60
 8004a08:	2100      	movs	r1, #0
 8004a0a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004a0c:	2312      	movs	r3, #18
 8004a0e:	18fb      	adds	r3, r7, r3
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	2160      	movs	r1, #96	; 0x60
 8004a14:	5a52      	ldrh	r2, [r2, r1]
 8004a16:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	689a      	ldr	r2, [r3, #8]
 8004a1c:	2380      	movs	r3, #128	; 0x80
 8004a1e:	015b      	lsls	r3, r3, #5
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d108      	bne.n	8004a36 <HAL_UART_Receive+0x126>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d104      	bne.n	8004a36 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	61bb      	str	r3, [r7, #24]
 8004a34:	e003      	b.n	8004a3e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004a3e:	e036      	b.n	8004aae <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	0013      	movs	r3, r2
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2120      	movs	r1, #32
 8004a4e:	f001 f8e5 	bl	8005c1c <UART_WaitOnFlagUntilTimeout>
 8004a52:	1e03      	subs	r3, r0, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e036      	b.n	8004ac8 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10e      	bne.n	8004a7e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2212      	movs	r2, #18
 8004a6a:	18ba      	adds	r2, r7, r2
 8004a6c:	8812      	ldrh	r2, [r2, #0]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	3302      	adds	r3, #2
 8004a7a:	61bb      	str	r3, [r7, #24]
 8004a7c:	e00e      	b.n	8004a9c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2212      	movs	r2, #18
 8004a88:	18ba      	adds	r2, r7, r2
 8004a8a:	8812      	ldrh	r2, [r2, #0]
 8004a8c:	b2d2      	uxtb	r2, r2
 8004a8e:	4013      	ands	r3, r2
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	225e      	movs	r2, #94	; 0x5e
 8004aa0:	5a9b      	ldrh	r3, [r3, r2]
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b299      	uxth	r1, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	225e      	movs	r2, #94	; 0x5e
 8004aac:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	225e      	movs	r2, #94	; 0x5e
 8004ab2:	5a9b      	ldrh	r3, [r3, r2]
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1c2      	bne.n	8004a40 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	228c      	movs	r2, #140	; 0x8c
 8004abe:	2120      	movs	r1, #32
 8004ac0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e000      	b.n	8004ac8 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8004ac6:	2302      	movs	r3, #2
  }
}
 8004ac8:	0018      	movs	r0, r3
 8004aca:	46bd      	mov	sp, r7
 8004acc:	b008      	add	sp, #32
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	000001ff 	.word	0x000001ff

08004ad4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	1dbb      	adds	r3, r7, #6
 8004ae0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	228c      	movs	r2, #140	; 0x8c
 8004ae6:	589b      	ldr	r3, [r3, r2]
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	d14f      	bne.n	8004b8c <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_UART_Receive_DMA+0x26>
 8004af2:	1dbb      	adds	r3, r7, #6
 8004af4:	881b      	ldrh	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e047      	b.n	8004b8e <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	689a      	ldr	r2, [r3, #8]
 8004b02:	2380      	movs	r3, #128	; 0x80
 8004b04:	015b      	lsls	r3, r3, #5
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d109      	bne.n	8004b1e <HAL_UART_Receive_DMA+0x4a>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d105      	bne.n	8004b1e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2201      	movs	r2, #1
 8004b16:	4013      	ands	r3, r2
 8004b18:	d001      	beq.n	8004b1e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e037      	b.n	8004b8e <HAL_UART_Receive_DMA+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a1b      	ldr	r2, [pc, #108]	; (8004b98 <HAL_UART_Receive_DMA+0xc4>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d025      	beq.n	8004b7a <HAL_UART_Receive_DMA+0xa6>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a1a      	ldr	r2, [pc, #104]	; (8004b9c <HAL_UART_Receive_DMA+0xc8>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d020      	beq.n	8004b7a <HAL_UART_Receive_DMA+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	2380      	movs	r3, #128	; 0x80
 8004b40:	041b      	lsls	r3, r3, #16
 8004b42:	4013      	ands	r3, r2
 8004b44:	d019      	beq.n	8004b7a <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b46:	f3ef 8310 	mrs	r3, PRIMASK
 8004b4a:	613b      	str	r3, [r7, #16]
  return(result);
 8004b4c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b4e:	61fb      	str	r3, [r7, #28]
 8004b50:	2301      	movs	r3, #1
 8004b52:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	f383 8810 	msr	PRIMASK, r3
}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2180      	movs	r1, #128	; 0x80
 8004b68:	04c9      	lsls	r1, r1, #19
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	f383 8810 	msr	PRIMASK, r3
}
 8004b78:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004b7a:	1dbb      	adds	r3, r7, #6
 8004b7c:	881a      	ldrh	r2, [r3, #0]
 8004b7e:	68b9      	ldr	r1, [r7, #8]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	0018      	movs	r0, r3
 8004b84:	f001 f912 	bl	8005dac <UART_Start_Receive_DMA>
 8004b88:	0003      	movs	r3, r0
 8004b8a:	e000      	b.n	8004b8e <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 8004b8c:	2302      	movs	r3, #2
  }
}
 8004b8e:	0018      	movs	r0, r3
 8004b90:	46bd      	mov	sp, r7
 8004b92:	b008      	add	sp, #32
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	40008000 	.word	0x40008000
 8004b9c:	40008400 	.word	0x40008400

08004ba0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08c      	sub	sp, #48	; 0x30
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2288      	movs	r2, #136	; 0x88
 8004bac:	589b      	ldr	r3, [r3, r2]
 8004bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	228c      	movs	r2, #140	; 0x8c
 8004bb4:	589b      	ldr	r3, [r3, r2]
 8004bb6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	2280      	movs	r2, #128	; 0x80
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b80      	cmp	r3, #128	; 0x80
 8004bc4:	d138      	bne.n	8004c38 <HAL_UART_DMAStop+0x98>
 8004bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc8:	2b21      	cmp	r3, #33	; 0x21
 8004bca:	d135      	bne.n	8004c38 <HAL_UART_DMAStop+0x98>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bcc:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd0:	617b      	str	r3, [r7, #20]
  return(result);
 8004bd2:	697b      	ldr	r3, [r7, #20]
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	f383 8810 	msr	PRIMASK, r3
}
 8004be0:	46c0      	nop			; (mov r8, r8)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2180      	movs	r1, #128	; 0x80
 8004bee:	438a      	bics	r2, r1
 8004bf0:	609a      	str	r2, [r3, #8]
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	f383 8810 	msr	PRIMASK, r3
}
 8004bfc:	46c0      	nop			; (mov r8, r8)

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d014      	beq.n	8004c30 <HAL_UART_DMAStop+0x90>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	f7fe fa32 	bl	8003074 <HAL_DMA_Abort>
 8004c10:	1e03      	subs	r3, r0, #0
 8004c12:	d00d      	beq.n	8004c30 <HAL_UART_DMAStop+0x90>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c18:	0018      	movs	r0, r3
 8004c1a:	f7fe fbb7 	bl	800338c <HAL_DMA_GetError>
 8004c1e:	0003      	movs	r3, r0
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d105      	bne.n	8004c30 <HAL_UART_DMAStop+0x90>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2290      	movs	r2, #144	; 0x90
 8004c28:	2110      	movs	r1, #16
 8004c2a:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e047      	b.n	8004cc0 <HAL_UART_DMAStop+0x120>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	0018      	movs	r0, r3
 8004c34:	f001 f960 	bl	8005ef8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	2240      	movs	r2, #64	; 0x40
 8004c40:	4013      	ands	r3, r2
 8004c42:	2b40      	cmp	r3, #64	; 0x40
 8004c44:	d13b      	bne.n	8004cbe <HAL_UART_DMAStop+0x11e>
 8004c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c48:	2b22      	cmp	r3, #34	; 0x22
 8004c4a:	d138      	bne.n	8004cbe <HAL_UART_DMAStop+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8004c50:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c52:	68bb      	ldr	r3, [r7, #8]
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c54:	623b      	str	r3, [r7, #32]
 8004c56:	2301      	movs	r3, #1
 8004c58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f383 8810 	msr	PRIMASK, r3
}
 8004c60:	46c0      	nop			; (mov r8, r8)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2140      	movs	r1, #64	; 0x40
 8004c6e:	438a      	bics	r2, r1
 8004c70:	609a      	str	r2, [r3, #8]
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f383 8810 	msr	PRIMASK, r3
}
 8004c7c:	46c0      	nop			; (mov r8, r8)

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2280      	movs	r2, #128	; 0x80
 8004c82:	589b      	ldr	r3, [r3, r2]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d016      	beq.n	8004cb6 <HAL_UART_DMAStop+0x116>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2280      	movs	r2, #128	; 0x80
 8004c8c:	589b      	ldr	r3, [r3, r2]
 8004c8e:	0018      	movs	r0, r3
 8004c90:	f7fe f9f0 	bl	8003074 <HAL_DMA_Abort>
 8004c94:	1e03      	subs	r3, r0, #0
 8004c96:	d00e      	beq.n	8004cb6 <HAL_UART_DMAStop+0x116>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2280      	movs	r2, #128	; 0x80
 8004c9c:	589b      	ldr	r3, [r3, r2]
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	f7fe fb74 	bl	800338c <HAL_DMA_GetError>
 8004ca4:	0003      	movs	r3, r0
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	d105      	bne.n	8004cb6 <HAL_UART_DMAStop+0x116>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2290      	movs	r2, #144	; 0x90
 8004cae:	2110      	movs	r1, #16
 8004cb0:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e004      	b.n	8004cc0 <HAL_UART_DMAStop+0x120>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	0018      	movs	r0, r3
 8004cba:	f001 f95d 	bl	8005f78 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	b00c      	add	sp, #48	; 0x30
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cc8:	b5b0      	push	{r4, r5, r7, lr}
 8004cca:	b0aa      	sub	sp, #168	; 0xa8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	22a4      	movs	r2, #164	; 0xa4
 8004cd8:	18b9      	adds	r1, r7, r2
 8004cda:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	20a0      	movs	r0, #160	; 0xa0
 8004ce4:	1839      	adds	r1, r7, r0
 8004ce6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	249c      	movs	r4, #156	; 0x9c
 8004cf0:	1939      	adds	r1, r7, r4
 8004cf2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004cf4:	0011      	movs	r1, r2
 8004cf6:	18bb      	adds	r3, r7, r2
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4aa2      	ldr	r2, [pc, #648]	; (8004f84 <HAL_UART_IRQHandler+0x2bc>)
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	2298      	movs	r2, #152	; 0x98
 8004d00:	18bd      	adds	r5, r7, r2
 8004d02:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8004d04:	18bb      	adds	r3, r7, r2
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d11a      	bne.n	8004d42 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004d0c:	187b      	adds	r3, r7, r1
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2220      	movs	r2, #32
 8004d12:	4013      	ands	r3, r2
 8004d14:	d015      	beq.n	8004d42 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d16:	183b      	adds	r3, r7, r0
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	d105      	bne.n	8004d2c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004d20:	193b      	adds	r3, r7, r4
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	2380      	movs	r3, #128	; 0x80
 8004d26:	055b      	lsls	r3, r3, #21
 8004d28:	4013      	ands	r3, r2
 8004d2a:	d00a      	beq.n	8004d42 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d100      	bne.n	8004d36 <HAL_UART_IRQHandler+0x6e>
 8004d34:	e2dc      	b.n	80052f0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	0010      	movs	r0, r2
 8004d3e:	4798      	blx	r3
      }
      return;
 8004d40:	e2d6      	b.n	80052f0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004d42:	2398      	movs	r3, #152	; 0x98
 8004d44:	18fb      	adds	r3, r7, r3
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d100      	bne.n	8004d4e <HAL_UART_IRQHandler+0x86>
 8004d4c:	e122      	b.n	8004f94 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004d4e:	239c      	movs	r3, #156	; 0x9c
 8004d50:	18fb      	adds	r3, r7, r3
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a8c      	ldr	r2, [pc, #560]	; (8004f88 <HAL_UART_IRQHandler+0x2c0>)
 8004d56:	4013      	ands	r3, r2
 8004d58:	d106      	bne.n	8004d68 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004d5a:	23a0      	movs	r3, #160	; 0xa0
 8004d5c:	18fb      	adds	r3, r7, r3
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a8a      	ldr	r2, [pc, #552]	; (8004f8c <HAL_UART_IRQHandler+0x2c4>)
 8004d62:	4013      	ands	r3, r2
 8004d64:	d100      	bne.n	8004d68 <HAL_UART_IRQHandler+0xa0>
 8004d66:	e115      	b.n	8004f94 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d68:	23a4      	movs	r3, #164	; 0xa4
 8004d6a:	18fb      	adds	r3, r7, r3
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	4013      	ands	r3, r2
 8004d72:	d012      	beq.n	8004d9a <HAL_UART_IRQHandler+0xd2>
 8004d74:	23a0      	movs	r3, #160	; 0xa0
 8004d76:	18fb      	adds	r3, r7, r3
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	2380      	movs	r3, #128	; 0x80
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	4013      	ands	r3, r2
 8004d80:	d00b      	beq.n	8004d9a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2201      	movs	r2, #1
 8004d88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2290      	movs	r2, #144	; 0x90
 8004d8e:	589b      	ldr	r3, [r3, r2]
 8004d90:	2201      	movs	r2, #1
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2190      	movs	r1, #144	; 0x90
 8004d98:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d9a:	23a4      	movs	r3, #164	; 0xa4
 8004d9c:	18fb      	adds	r3, r7, r3
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2202      	movs	r2, #2
 8004da2:	4013      	ands	r3, r2
 8004da4:	d011      	beq.n	8004dca <HAL_UART_IRQHandler+0x102>
 8004da6:	239c      	movs	r3, #156	; 0x9c
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2201      	movs	r2, #1
 8004dae:	4013      	ands	r3, r2
 8004db0:	d00b      	beq.n	8004dca <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2202      	movs	r2, #2
 8004db8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2290      	movs	r2, #144	; 0x90
 8004dbe:	589b      	ldr	r3, [r3, r2]
 8004dc0:	2204      	movs	r2, #4
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2190      	movs	r1, #144	; 0x90
 8004dc8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004dca:	23a4      	movs	r3, #164	; 0xa4
 8004dcc:	18fb      	adds	r3, r7, r3
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2204      	movs	r2, #4
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	d011      	beq.n	8004dfa <HAL_UART_IRQHandler+0x132>
 8004dd6:	239c      	movs	r3, #156	; 0x9c
 8004dd8:	18fb      	adds	r3, r7, r3
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	4013      	ands	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2204      	movs	r2, #4
 8004de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2290      	movs	r2, #144	; 0x90
 8004dee:	589b      	ldr	r3, [r3, r2]
 8004df0:	2202      	movs	r2, #2
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2190      	movs	r1, #144	; 0x90
 8004df8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004dfa:	23a4      	movs	r3, #164	; 0xa4
 8004dfc:	18fb      	adds	r3, r7, r3
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2208      	movs	r2, #8
 8004e02:	4013      	ands	r3, r2
 8004e04:	d017      	beq.n	8004e36 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e06:	23a0      	movs	r3, #160	; 0xa0
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	4013      	ands	r3, r2
 8004e10:	d105      	bne.n	8004e1e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004e12:	239c      	movs	r3, #156	; 0x9c
 8004e14:	18fb      	adds	r3, r7, r3
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a5b      	ldr	r2, [pc, #364]	; (8004f88 <HAL_UART_IRQHandler+0x2c0>)
 8004e1a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e1c:	d00b      	beq.n	8004e36 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2208      	movs	r2, #8
 8004e24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2290      	movs	r2, #144	; 0x90
 8004e2a:	589b      	ldr	r3, [r3, r2]
 8004e2c:	2208      	movs	r2, #8
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2190      	movs	r1, #144	; 0x90
 8004e34:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004e36:	23a4      	movs	r3, #164	; 0xa4
 8004e38:	18fb      	adds	r3, r7, r3
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	2380      	movs	r3, #128	; 0x80
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	4013      	ands	r3, r2
 8004e42:	d013      	beq.n	8004e6c <HAL_UART_IRQHandler+0x1a4>
 8004e44:	23a0      	movs	r3, #160	; 0xa0
 8004e46:	18fb      	adds	r3, r7, r3
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	2380      	movs	r3, #128	; 0x80
 8004e4c:	04db      	lsls	r3, r3, #19
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d00c      	beq.n	8004e6c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2280      	movs	r2, #128	; 0x80
 8004e58:	0112      	lsls	r2, r2, #4
 8004e5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2290      	movs	r2, #144	; 0x90
 8004e60:	589b      	ldr	r3, [r3, r2]
 8004e62:	2220      	movs	r2, #32
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2190      	movs	r1, #144	; 0x90
 8004e6a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2290      	movs	r2, #144	; 0x90
 8004e70:	589b      	ldr	r3, [r3, r2]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d100      	bne.n	8004e78 <HAL_UART_IRQHandler+0x1b0>
 8004e76:	e23d      	b.n	80052f4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e78:	23a4      	movs	r3, #164	; 0xa4
 8004e7a:	18fb      	adds	r3, r7, r3
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	4013      	ands	r3, r2
 8004e82:	d015      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e84:	23a0      	movs	r3, #160	; 0xa0
 8004e86:	18fb      	adds	r3, r7, r3
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d106      	bne.n	8004e9e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e90:	239c      	movs	r3, #156	; 0x9c
 8004e92:	18fb      	adds	r3, r7, r3
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	2380      	movs	r3, #128	; 0x80
 8004e98:	055b      	lsls	r3, r3, #21
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	d008      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d004      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	0010      	movs	r0, r2
 8004eae:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2290      	movs	r2, #144	; 0x90
 8004eb4:	589b      	ldr	r3, [r3, r2]
 8004eb6:	2194      	movs	r1, #148	; 0x94
 8004eb8:	187a      	adds	r2, r7, r1
 8004eba:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	2240      	movs	r2, #64	; 0x40
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	2b40      	cmp	r3, #64	; 0x40
 8004ec8:	d004      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004eca:	187b      	adds	r3, r7, r1
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2228      	movs	r2, #40	; 0x28
 8004ed0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ed2:	d04c      	beq.n	8004f6e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f001 f84e 	bl	8005f78 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2240      	movs	r2, #64	; 0x40
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	2b40      	cmp	r3, #64	; 0x40
 8004ee8:	d13c      	bne.n	8004f64 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eea:	f3ef 8310 	mrs	r3, PRIMASK
 8004eee:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004ef0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ef2:	2090      	movs	r0, #144	; 0x90
 8004ef4:	183a      	adds	r2, r7, r0
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	2301      	movs	r3, #1
 8004efa:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004efe:	f383 8810 	msr	PRIMASK, r3
}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2140      	movs	r1, #64	; 0x40
 8004f10:	438a      	bics	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
 8004f14:	183b      	adds	r3, r7, r0
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f1c:	f383 8810 	msr	PRIMASK, r3
}
 8004f20:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2280      	movs	r2, #128	; 0x80
 8004f26:	589b      	ldr	r3, [r3, r2]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d016      	beq.n	8004f5a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2280      	movs	r2, #128	; 0x80
 8004f30:	589b      	ldr	r3, [r3, r2]
 8004f32:	4a17      	ldr	r2, [pc, #92]	; (8004f90 <HAL_UART_IRQHandler+0x2c8>)
 8004f34:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2280      	movs	r2, #128	; 0x80
 8004f3a:	589b      	ldr	r3, [r3, r2]
 8004f3c:	0018      	movs	r0, r3
 8004f3e:	f7fe f8f9 	bl	8003134 <HAL_DMA_Abort_IT>
 8004f42:	1e03      	subs	r3, r0, #0
 8004f44:	d01c      	beq.n	8004f80 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2280      	movs	r2, #128	; 0x80
 8004f4a:	589b      	ldr	r3, [r3, r2]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	2180      	movs	r1, #128	; 0x80
 8004f52:	5852      	ldr	r2, [r2, r1]
 8004f54:	0010      	movs	r0, r2
 8004f56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f58:	e012      	b.n	8004f80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f000 f9f1 	bl	8005344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f62:	e00d      	b.n	8004f80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	0018      	movs	r0, r3
 8004f68:	f000 f9ec 	bl	8005344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f6c:	e008      	b.n	8004f80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	0018      	movs	r0, r3
 8004f72:	f000 f9e7 	bl	8005344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2290      	movs	r2, #144	; 0x90
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004f7e:	e1b9      	b.n	80052f4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f80:	46c0      	nop			; (mov r8, r8)
    return;
 8004f82:	e1b7      	b.n	80052f4 <HAL_UART_IRQHandler+0x62c>
 8004f84:	0000080f 	.word	0x0000080f
 8004f88:	10000001 	.word	0x10000001
 8004f8c:	04000120 	.word	0x04000120
 8004f90:	0800623d 	.word	0x0800623d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d000      	beq.n	8004f9e <HAL_UART_IRQHandler+0x2d6>
 8004f9c:	e13e      	b.n	800521c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004f9e:	23a4      	movs	r3, #164	; 0xa4
 8004fa0:	18fb      	adds	r3, r7, r3
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2210      	movs	r2, #16
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	d100      	bne.n	8004fac <HAL_UART_IRQHandler+0x2e4>
 8004faa:	e137      	b.n	800521c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004fac:	23a0      	movs	r3, #160	; 0xa0
 8004fae:	18fb      	adds	r3, r7, r3
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2210      	movs	r2, #16
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	d100      	bne.n	8004fba <HAL_UART_IRQHandler+0x2f2>
 8004fb8:	e130      	b.n	800521c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2210      	movs	r2, #16
 8004fc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2240      	movs	r2, #64	; 0x40
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b40      	cmp	r3, #64	; 0x40
 8004fce:	d000      	beq.n	8004fd2 <HAL_UART_IRQHandler+0x30a>
 8004fd0:	e0a4      	b.n	800511c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2280      	movs	r2, #128	; 0x80
 8004fd6:	589b      	ldr	r3, [r3, r2]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	217e      	movs	r1, #126	; 0x7e
 8004fde:	187b      	adds	r3, r7, r1
 8004fe0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004fe2:	187b      	adds	r3, r7, r1
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d100      	bne.n	8004fec <HAL_UART_IRQHandler+0x324>
 8004fea:	e185      	b.n	80052f8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	225c      	movs	r2, #92	; 0x5c
 8004ff0:	5a9b      	ldrh	r3, [r3, r2]
 8004ff2:	187a      	adds	r2, r7, r1
 8004ff4:	8812      	ldrh	r2, [r2, #0]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d300      	bcc.n	8004ffc <HAL_UART_IRQHandler+0x334>
 8004ffa:	e17d      	b.n	80052f8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	187a      	adds	r2, r7, r1
 8005000:	215e      	movs	r1, #94	; 0x5e
 8005002:	8812      	ldrh	r2, [r2, #0]
 8005004:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2280      	movs	r2, #128	; 0x80
 800500a:	589b      	ldr	r3, [r3, r2]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2220      	movs	r2, #32
 8005012:	4013      	ands	r3, r2
 8005014:	d170      	bne.n	80050f8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005016:	f3ef 8310 	mrs	r3, PRIMASK
 800501a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800501c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800501e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005020:	2301      	movs	r3, #1
 8005022:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005026:	f383 8810 	msr	PRIMASK, r3
}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	49b4      	ldr	r1, [pc, #720]	; (8005308 <HAL_UART_IRQHandler+0x640>)
 8005038:	400a      	ands	r2, r1
 800503a:	601a      	str	r2, [r3, #0]
 800503c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800503e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005042:	f383 8810 	msr	PRIMASK, r3
}
 8005046:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005048:	f3ef 8310 	mrs	r3, PRIMASK
 800504c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800504e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005050:	677b      	str	r3, [r7, #116]	; 0x74
 8005052:	2301      	movs	r3, #1
 8005054:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005058:	f383 8810 	msr	PRIMASK, r3
}
 800505c:	46c0      	nop			; (mov r8, r8)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2101      	movs	r1, #1
 800506a:	438a      	bics	r2, r1
 800506c:	609a      	str	r2, [r3, #8]
 800506e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005070:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005072:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005074:	f383 8810 	msr	PRIMASK, r3
}
 8005078:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800507a:	f3ef 8310 	mrs	r3, PRIMASK
 800507e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005080:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005082:	673b      	str	r3, [r7, #112]	; 0x70
 8005084:	2301      	movs	r3, #1
 8005086:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005088:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800508a:	f383 8810 	msr	PRIMASK, r3
}
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	689a      	ldr	r2, [r3, #8]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2140      	movs	r1, #64	; 0x40
 800509c:	438a      	bics	r2, r1
 800509e:	609a      	str	r2, [r3, #8]
 80050a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050a2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050a6:	f383 8810 	msr	PRIMASK, r3
}
 80050aa:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	228c      	movs	r2, #140	; 0x8c
 80050b0:	2120      	movs	r1, #32
 80050b2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050ba:	f3ef 8310 	mrs	r3, PRIMASK
 80050be:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80050c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050c4:	2301      	movs	r3, #1
 80050c6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050ca:	f383 8810 	msr	PRIMASK, r3
}
 80050ce:	46c0      	nop			; (mov r8, r8)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2110      	movs	r1, #16
 80050dc:	438a      	bics	r2, r1
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050e6:	f383 8810 	msr	PRIMASK, r3
}
 80050ea:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2280      	movs	r2, #128	; 0x80
 80050f0:	589b      	ldr	r3, [r3, r2]
 80050f2:	0018      	movs	r0, r3
 80050f4:	f7fd ffbe 	bl	8003074 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	225c      	movs	r2, #92	; 0x5c
 8005102:	5a9a      	ldrh	r2, [r3, r2]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	215e      	movs	r1, #94	; 0x5e
 8005108:	5a5b      	ldrh	r3, [r3, r1]
 800510a:	b29b      	uxth	r3, r3
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	b29a      	uxth	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	0011      	movs	r1, r2
 8005114:	0018      	movs	r0, r3
 8005116:	f000 f91d 	bl	8005354 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800511a:	e0ed      	b.n	80052f8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	225c      	movs	r2, #92	; 0x5c
 8005120:	5a99      	ldrh	r1, [r3, r2]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	225e      	movs	r2, #94	; 0x5e
 8005126:	5a9b      	ldrh	r3, [r3, r2]
 8005128:	b29a      	uxth	r2, r3
 800512a:	208e      	movs	r0, #142	; 0x8e
 800512c:	183b      	adds	r3, r7, r0
 800512e:	1a8a      	subs	r2, r1, r2
 8005130:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	225e      	movs	r2, #94	; 0x5e
 8005136:	5a9b      	ldrh	r3, [r3, r2]
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d100      	bne.n	8005140 <HAL_UART_IRQHandler+0x478>
 800513e:	e0dd      	b.n	80052fc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005140:	183b      	adds	r3, r7, r0
 8005142:	881b      	ldrh	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d100      	bne.n	800514a <HAL_UART_IRQHandler+0x482>
 8005148:	e0d8      	b.n	80052fc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800514a:	f3ef 8310 	mrs	r3, PRIMASK
 800514e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005150:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005152:	2488      	movs	r4, #136	; 0x88
 8005154:	193a      	adds	r2, r7, r4
 8005156:	6013      	str	r3, [r2, #0]
 8005158:	2301      	movs	r3, #1
 800515a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f383 8810 	msr	PRIMASK, r3
}
 8005162:	46c0      	nop			; (mov r8, r8)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4967      	ldr	r1, [pc, #412]	; (800530c <HAL_UART_IRQHandler+0x644>)
 8005170:	400a      	ands	r2, r1
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	193b      	adds	r3, r7, r4
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005182:	f3ef 8310 	mrs	r3, PRIMASK
 8005186:	61bb      	str	r3, [r7, #24]
  return(result);
 8005188:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800518a:	2484      	movs	r4, #132	; 0x84
 800518c:	193a      	adds	r2, r7, r4
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	2301      	movs	r3, #1
 8005192:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f383 8810 	msr	PRIMASK, r3
}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	495a      	ldr	r1, [pc, #360]	; (8005310 <HAL_UART_IRQHandler+0x648>)
 80051a8:	400a      	ands	r2, r1
 80051aa:	609a      	str	r2, [r3, #8]
 80051ac:	193b      	adds	r3, r7, r4
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b2:	6a3b      	ldr	r3, [r7, #32]
 80051b4:	f383 8810 	msr	PRIMASK, r3
}
 80051b8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	228c      	movs	r2, #140	; 0x8c
 80051be:	2120      	movs	r1, #32
 80051c0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051ce:	f3ef 8310 	mrs	r3, PRIMASK
 80051d2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d6:	2480      	movs	r4, #128	; 0x80
 80051d8:	193a      	adds	r2, r7, r4
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	2301      	movs	r3, #1
 80051de:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e2:	f383 8810 	msr	PRIMASK, r3
}
 80051e6:	46c0      	nop			; (mov r8, r8)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2110      	movs	r1, #16
 80051f4:	438a      	bics	r2, r1
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	193b      	adds	r3, r7, r4
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005200:	f383 8810 	msr	PRIMASK, r3
}
 8005204:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2202      	movs	r2, #2
 800520a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800520c:	183b      	adds	r3, r7, r0
 800520e:	881a      	ldrh	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	0011      	movs	r1, r2
 8005214:	0018      	movs	r0, r3
 8005216:	f000 f89d 	bl	8005354 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800521a:	e06f      	b.n	80052fc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800521c:	23a4      	movs	r3, #164	; 0xa4
 800521e:	18fb      	adds	r3, r7, r3
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	2380      	movs	r3, #128	; 0x80
 8005224:	035b      	lsls	r3, r3, #13
 8005226:	4013      	ands	r3, r2
 8005228:	d010      	beq.n	800524c <HAL_UART_IRQHandler+0x584>
 800522a:	239c      	movs	r3, #156	; 0x9c
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	2380      	movs	r3, #128	; 0x80
 8005232:	03db      	lsls	r3, r3, #15
 8005234:	4013      	ands	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2280      	movs	r2, #128	; 0x80
 800523e:	0352      	lsls	r2, r2, #13
 8005240:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	0018      	movs	r0, r3
 8005246:	f001 f83c 	bl	80062c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800524a:	e05a      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800524c:	23a4      	movs	r3, #164	; 0xa4
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2280      	movs	r2, #128	; 0x80
 8005254:	4013      	ands	r3, r2
 8005256:	d016      	beq.n	8005286 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005258:	23a0      	movs	r3, #160	; 0xa0
 800525a:	18fb      	adds	r3, r7, r3
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2280      	movs	r2, #128	; 0x80
 8005260:	4013      	ands	r3, r2
 8005262:	d106      	bne.n	8005272 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005264:	239c      	movs	r3, #156	; 0x9c
 8005266:	18fb      	adds	r3, r7, r3
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	2380      	movs	r3, #128	; 0x80
 800526c:	041b      	lsls	r3, r3, #16
 800526e:	4013      	ands	r3, r2
 8005270:	d009      	beq.n	8005286 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005276:	2b00      	cmp	r3, #0
 8005278:	d042      	beq.n	8005300 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	0010      	movs	r0, r2
 8005282:	4798      	blx	r3
    }
    return;
 8005284:	e03c      	b.n	8005300 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005286:	23a4      	movs	r3, #164	; 0xa4
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2240      	movs	r2, #64	; 0x40
 800528e:	4013      	ands	r3, r2
 8005290:	d00a      	beq.n	80052a8 <HAL_UART_IRQHandler+0x5e0>
 8005292:	23a0      	movs	r3, #160	; 0xa0
 8005294:	18fb      	adds	r3, r7, r3
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2240      	movs	r2, #64	; 0x40
 800529a:	4013      	ands	r3, r2
 800529c:	d004      	beq.n	80052a8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	0018      	movs	r0, r3
 80052a2:	f000 ffe2 	bl	800626a <UART_EndTransmit_IT>
    return;
 80052a6:	e02c      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80052a8:	23a4      	movs	r3, #164	; 0xa4
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	2380      	movs	r3, #128	; 0x80
 80052b0:	041b      	lsls	r3, r3, #16
 80052b2:	4013      	ands	r3, r2
 80052b4:	d00b      	beq.n	80052ce <HAL_UART_IRQHandler+0x606>
 80052b6:	23a0      	movs	r3, #160	; 0xa0
 80052b8:	18fb      	adds	r3, r7, r3
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	2380      	movs	r3, #128	; 0x80
 80052be:	05db      	lsls	r3, r3, #23
 80052c0:	4013      	ands	r3, r2
 80052c2:	d004      	beq.n	80052ce <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	0018      	movs	r0, r3
 80052c8:	f001 f80b 	bl	80062e2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80052cc:	e019      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80052ce:	23a4      	movs	r3, #164	; 0xa4
 80052d0:	18fb      	adds	r3, r7, r3
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	2380      	movs	r3, #128	; 0x80
 80052d6:	045b      	lsls	r3, r3, #17
 80052d8:	4013      	ands	r3, r2
 80052da:	d012      	beq.n	8005302 <HAL_UART_IRQHandler+0x63a>
 80052dc:	23a0      	movs	r3, #160	; 0xa0
 80052de:	18fb      	adds	r3, r7, r3
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	da0d      	bge.n	8005302 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	0018      	movs	r0, r3
 80052ea:	f000 fff2 	bl	80062d2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80052ee:	e008      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
      return;
 80052f0:	46c0      	nop			; (mov r8, r8)
 80052f2:	e006      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
    return;
 80052f4:	46c0      	nop			; (mov r8, r8)
 80052f6:	e004      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
      return;
 80052f8:	46c0      	nop			; (mov r8, r8)
 80052fa:	e002      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
      return;
 80052fc:	46c0      	nop			; (mov r8, r8)
 80052fe:	e000      	b.n	8005302 <HAL_UART_IRQHandler+0x63a>
    return;
 8005300:	46c0      	nop			; (mov r8, r8)
  }
}
 8005302:	46bd      	mov	sp, r7
 8005304:	b02a      	add	sp, #168	; 0xa8
 8005306:	bdb0      	pop	{r4, r5, r7, pc}
 8005308:	fffffeff 	.word	0xfffffeff
 800530c:	fffffedf 	.word	0xfffffedf
 8005310:	effffffe 	.word	0xeffffffe

08005314 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800531c:	46c0      	nop			; (mov r8, r8)
 800531e:	46bd      	mov	sp, r7
 8005320:	b002      	add	sp, #8
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800532c:	46c0      	nop			; (mov r8, r8)
 800532e:	46bd      	mov	sp, r7
 8005330:	b002      	add	sp, #8
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	46bd      	mov	sp, r7
 8005340:	b002      	add	sp, #8
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800534c:	46c0      	nop			; (mov r8, r8)
 800534e:	46bd      	mov	sp, r7
 8005350:	b002      	add	sp, #8
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	000a      	movs	r2, r1
 800535e:	1cbb      	adds	r3, r7, #2
 8005360:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005362:	46c0      	nop			; (mov r8, r8)
 8005364:	46bd      	mov	sp, r7
 8005366:	b002      	add	sp, #8
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800536c:	b5b0      	push	{r4, r5, r7, lr}
 800536e:	b090      	sub	sp, #64	; 0x40
 8005370:	af00      	add	r7, sp, #0
 8005372:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005374:	231a      	movs	r3, #26
 8005376:	2220      	movs	r2, #32
 8005378:	189b      	adds	r3, r3, r2
 800537a:	19db      	adds	r3, r3, r7
 800537c:	2200      	movs	r2, #0
 800537e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	431a      	orrs	r2, r3
 800538a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	431a      	orrs	r2, r3
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	4313      	orrs	r3, r2
 8005396:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4ac1      	ldr	r2, [pc, #772]	; (80056a4 <UART_SetConfig+0x338>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	0019      	movs	r1, r3
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053aa:	430b      	orrs	r3, r1
 80053ac:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	4abc      	ldr	r2, [pc, #752]	; (80056a8 <UART_SetConfig+0x33c>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	0018      	movs	r0, r3
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	68d9      	ldr	r1, [r3, #12]
 80053be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	0003      	movs	r3, r0
 80053c4:	430b      	orrs	r3, r1
 80053c6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4ab6      	ldr	r2, [pc, #728]	; (80056ac <UART_SetConfig+0x340>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d009      	beq.n	80053ec <UART_SetConfig+0x80>
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4ab4      	ldr	r2, [pc, #720]	; (80056b0 <UART_SetConfig+0x344>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d004      	beq.n	80053ec <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053e8:	4313      	orrs	r3, r2
 80053ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	4ab0      	ldr	r2, [pc, #704]	; (80056b4 <UART_SetConfig+0x348>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	0019      	movs	r1, r3
 80053f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053fe:	430b      	orrs	r3, r1
 8005400:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005408:	220f      	movs	r2, #15
 800540a:	4393      	bics	r3, r2
 800540c:	0018      	movs	r0, r3
 800540e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005410:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	0003      	movs	r3, r0
 8005418:	430b      	orrs	r3, r1
 800541a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4aa5      	ldr	r2, [pc, #660]	; (80056b8 <UART_SetConfig+0x34c>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d131      	bne.n	800548a <UART_SetConfig+0x11e>
 8005426:	4ba5      	ldr	r3, [pc, #660]	; (80056bc <UART_SetConfig+0x350>)
 8005428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542a:	2203      	movs	r2, #3
 800542c:	4013      	ands	r3, r2
 800542e:	2b03      	cmp	r3, #3
 8005430:	d01d      	beq.n	800546e <UART_SetConfig+0x102>
 8005432:	d823      	bhi.n	800547c <UART_SetConfig+0x110>
 8005434:	2b02      	cmp	r3, #2
 8005436:	d00c      	beq.n	8005452 <UART_SetConfig+0xe6>
 8005438:	d820      	bhi.n	800547c <UART_SetConfig+0x110>
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <UART_SetConfig+0xd8>
 800543e:	2b01      	cmp	r3, #1
 8005440:	d00e      	beq.n	8005460 <UART_SetConfig+0xf4>
 8005442:	e01b      	b.n	800547c <UART_SetConfig+0x110>
 8005444:	231b      	movs	r3, #27
 8005446:	2220      	movs	r2, #32
 8005448:	189b      	adds	r3, r3, r2
 800544a:	19db      	adds	r3, r3, r7
 800544c:	2200      	movs	r2, #0
 800544e:	701a      	strb	r2, [r3, #0]
 8005450:	e154      	b.n	80056fc <UART_SetConfig+0x390>
 8005452:	231b      	movs	r3, #27
 8005454:	2220      	movs	r2, #32
 8005456:	189b      	adds	r3, r3, r2
 8005458:	19db      	adds	r3, r3, r7
 800545a:	2202      	movs	r2, #2
 800545c:	701a      	strb	r2, [r3, #0]
 800545e:	e14d      	b.n	80056fc <UART_SetConfig+0x390>
 8005460:	231b      	movs	r3, #27
 8005462:	2220      	movs	r2, #32
 8005464:	189b      	adds	r3, r3, r2
 8005466:	19db      	adds	r3, r3, r7
 8005468:	2204      	movs	r2, #4
 800546a:	701a      	strb	r2, [r3, #0]
 800546c:	e146      	b.n	80056fc <UART_SetConfig+0x390>
 800546e:	231b      	movs	r3, #27
 8005470:	2220      	movs	r2, #32
 8005472:	189b      	adds	r3, r3, r2
 8005474:	19db      	adds	r3, r3, r7
 8005476:	2208      	movs	r2, #8
 8005478:	701a      	strb	r2, [r3, #0]
 800547a:	e13f      	b.n	80056fc <UART_SetConfig+0x390>
 800547c:	231b      	movs	r3, #27
 800547e:	2220      	movs	r2, #32
 8005480:	189b      	adds	r3, r3, r2
 8005482:	19db      	adds	r3, r3, r7
 8005484:	2210      	movs	r2, #16
 8005486:	701a      	strb	r2, [r3, #0]
 8005488:	e138      	b.n	80056fc <UART_SetConfig+0x390>
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a8c      	ldr	r2, [pc, #560]	; (80056c0 <UART_SetConfig+0x354>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d131      	bne.n	80054f8 <UART_SetConfig+0x18c>
 8005494:	4b89      	ldr	r3, [pc, #548]	; (80056bc <UART_SetConfig+0x350>)
 8005496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005498:	220c      	movs	r2, #12
 800549a:	4013      	ands	r3, r2
 800549c:	2b0c      	cmp	r3, #12
 800549e:	d01d      	beq.n	80054dc <UART_SetConfig+0x170>
 80054a0:	d823      	bhi.n	80054ea <UART_SetConfig+0x17e>
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d00c      	beq.n	80054c0 <UART_SetConfig+0x154>
 80054a6:	d820      	bhi.n	80054ea <UART_SetConfig+0x17e>
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d002      	beq.n	80054b2 <UART_SetConfig+0x146>
 80054ac:	2b04      	cmp	r3, #4
 80054ae:	d00e      	beq.n	80054ce <UART_SetConfig+0x162>
 80054b0:	e01b      	b.n	80054ea <UART_SetConfig+0x17e>
 80054b2:	231b      	movs	r3, #27
 80054b4:	2220      	movs	r2, #32
 80054b6:	189b      	adds	r3, r3, r2
 80054b8:	19db      	adds	r3, r3, r7
 80054ba:	2200      	movs	r2, #0
 80054bc:	701a      	strb	r2, [r3, #0]
 80054be:	e11d      	b.n	80056fc <UART_SetConfig+0x390>
 80054c0:	231b      	movs	r3, #27
 80054c2:	2220      	movs	r2, #32
 80054c4:	189b      	adds	r3, r3, r2
 80054c6:	19db      	adds	r3, r3, r7
 80054c8:	2202      	movs	r2, #2
 80054ca:	701a      	strb	r2, [r3, #0]
 80054cc:	e116      	b.n	80056fc <UART_SetConfig+0x390>
 80054ce:	231b      	movs	r3, #27
 80054d0:	2220      	movs	r2, #32
 80054d2:	189b      	adds	r3, r3, r2
 80054d4:	19db      	adds	r3, r3, r7
 80054d6:	2204      	movs	r2, #4
 80054d8:	701a      	strb	r2, [r3, #0]
 80054da:	e10f      	b.n	80056fc <UART_SetConfig+0x390>
 80054dc:	231b      	movs	r3, #27
 80054de:	2220      	movs	r2, #32
 80054e0:	189b      	adds	r3, r3, r2
 80054e2:	19db      	adds	r3, r3, r7
 80054e4:	2208      	movs	r2, #8
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	e108      	b.n	80056fc <UART_SetConfig+0x390>
 80054ea:	231b      	movs	r3, #27
 80054ec:	2220      	movs	r2, #32
 80054ee:	189b      	adds	r3, r3, r2
 80054f0:	19db      	adds	r3, r3, r7
 80054f2:	2210      	movs	r2, #16
 80054f4:	701a      	strb	r2, [r3, #0]
 80054f6:	e101      	b.n	80056fc <UART_SetConfig+0x390>
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a71      	ldr	r2, [pc, #452]	; (80056c4 <UART_SetConfig+0x358>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d131      	bne.n	8005566 <UART_SetConfig+0x1fa>
 8005502:	4b6e      	ldr	r3, [pc, #440]	; (80056bc <UART_SetConfig+0x350>)
 8005504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005506:	2230      	movs	r2, #48	; 0x30
 8005508:	4013      	ands	r3, r2
 800550a:	2b30      	cmp	r3, #48	; 0x30
 800550c:	d01d      	beq.n	800554a <UART_SetConfig+0x1de>
 800550e:	d823      	bhi.n	8005558 <UART_SetConfig+0x1ec>
 8005510:	2b20      	cmp	r3, #32
 8005512:	d00c      	beq.n	800552e <UART_SetConfig+0x1c2>
 8005514:	d820      	bhi.n	8005558 <UART_SetConfig+0x1ec>
 8005516:	2b00      	cmp	r3, #0
 8005518:	d002      	beq.n	8005520 <UART_SetConfig+0x1b4>
 800551a:	2b10      	cmp	r3, #16
 800551c:	d00e      	beq.n	800553c <UART_SetConfig+0x1d0>
 800551e:	e01b      	b.n	8005558 <UART_SetConfig+0x1ec>
 8005520:	231b      	movs	r3, #27
 8005522:	2220      	movs	r2, #32
 8005524:	189b      	adds	r3, r3, r2
 8005526:	19db      	adds	r3, r3, r7
 8005528:	2200      	movs	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
 800552c:	e0e6      	b.n	80056fc <UART_SetConfig+0x390>
 800552e:	231b      	movs	r3, #27
 8005530:	2220      	movs	r2, #32
 8005532:	189b      	adds	r3, r3, r2
 8005534:	19db      	adds	r3, r3, r7
 8005536:	2202      	movs	r2, #2
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	e0df      	b.n	80056fc <UART_SetConfig+0x390>
 800553c:	231b      	movs	r3, #27
 800553e:	2220      	movs	r2, #32
 8005540:	189b      	adds	r3, r3, r2
 8005542:	19db      	adds	r3, r3, r7
 8005544:	2204      	movs	r2, #4
 8005546:	701a      	strb	r2, [r3, #0]
 8005548:	e0d8      	b.n	80056fc <UART_SetConfig+0x390>
 800554a:	231b      	movs	r3, #27
 800554c:	2220      	movs	r2, #32
 800554e:	189b      	adds	r3, r3, r2
 8005550:	19db      	adds	r3, r3, r7
 8005552:	2208      	movs	r2, #8
 8005554:	701a      	strb	r2, [r3, #0]
 8005556:	e0d1      	b.n	80056fc <UART_SetConfig+0x390>
 8005558:	231b      	movs	r3, #27
 800555a:	2220      	movs	r2, #32
 800555c:	189b      	adds	r3, r3, r2
 800555e:	19db      	adds	r3, r3, r7
 8005560:	2210      	movs	r2, #16
 8005562:	701a      	strb	r2, [r3, #0]
 8005564:	e0ca      	b.n	80056fc <UART_SetConfig+0x390>
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a57      	ldr	r2, [pc, #348]	; (80056c8 <UART_SetConfig+0x35c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d106      	bne.n	800557e <UART_SetConfig+0x212>
 8005570:	231b      	movs	r3, #27
 8005572:	2220      	movs	r2, #32
 8005574:	189b      	adds	r3, r3, r2
 8005576:	19db      	adds	r3, r3, r7
 8005578:	2200      	movs	r2, #0
 800557a:	701a      	strb	r2, [r3, #0]
 800557c:	e0be      	b.n	80056fc <UART_SetConfig+0x390>
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a52      	ldr	r2, [pc, #328]	; (80056cc <UART_SetConfig+0x360>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d106      	bne.n	8005596 <UART_SetConfig+0x22a>
 8005588:	231b      	movs	r3, #27
 800558a:	2220      	movs	r2, #32
 800558c:	189b      	adds	r3, r3, r2
 800558e:	19db      	adds	r3, r3, r7
 8005590:	2200      	movs	r2, #0
 8005592:	701a      	strb	r2, [r3, #0]
 8005594:	e0b2      	b.n	80056fc <UART_SetConfig+0x390>
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a4d      	ldr	r2, [pc, #308]	; (80056d0 <UART_SetConfig+0x364>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d106      	bne.n	80055ae <UART_SetConfig+0x242>
 80055a0:	231b      	movs	r3, #27
 80055a2:	2220      	movs	r2, #32
 80055a4:	189b      	adds	r3, r3, r2
 80055a6:	19db      	adds	r3, r3, r7
 80055a8:	2200      	movs	r2, #0
 80055aa:	701a      	strb	r2, [r3, #0]
 80055ac:	e0a6      	b.n	80056fc <UART_SetConfig+0x390>
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a3e      	ldr	r2, [pc, #248]	; (80056ac <UART_SetConfig+0x340>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d13e      	bne.n	8005636 <UART_SetConfig+0x2ca>
 80055b8:	4b40      	ldr	r3, [pc, #256]	; (80056bc <UART_SetConfig+0x350>)
 80055ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80055bc:	23c0      	movs	r3, #192	; 0xc0
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	4013      	ands	r3, r2
 80055c2:	22c0      	movs	r2, #192	; 0xc0
 80055c4:	0112      	lsls	r2, r2, #4
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d027      	beq.n	800561a <UART_SetConfig+0x2ae>
 80055ca:	22c0      	movs	r2, #192	; 0xc0
 80055cc:	0112      	lsls	r2, r2, #4
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d82a      	bhi.n	8005628 <UART_SetConfig+0x2bc>
 80055d2:	2280      	movs	r2, #128	; 0x80
 80055d4:	0112      	lsls	r2, r2, #4
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d011      	beq.n	80055fe <UART_SetConfig+0x292>
 80055da:	2280      	movs	r2, #128	; 0x80
 80055dc:	0112      	lsls	r2, r2, #4
 80055de:	4293      	cmp	r3, r2
 80055e0:	d822      	bhi.n	8005628 <UART_SetConfig+0x2bc>
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d004      	beq.n	80055f0 <UART_SetConfig+0x284>
 80055e6:	2280      	movs	r2, #128	; 0x80
 80055e8:	00d2      	lsls	r2, r2, #3
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00e      	beq.n	800560c <UART_SetConfig+0x2a0>
 80055ee:	e01b      	b.n	8005628 <UART_SetConfig+0x2bc>
 80055f0:	231b      	movs	r3, #27
 80055f2:	2220      	movs	r2, #32
 80055f4:	189b      	adds	r3, r3, r2
 80055f6:	19db      	adds	r3, r3, r7
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
 80055fc:	e07e      	b.n	80056fc <UART_SetConfig+0x390>
 80055fe:	231b      	movs	r3, #27
 8005600:	2220      	movs	r2, #32
 8005602:	189b      	adds	r3, r3, r2
 8005604:	19db      	adds	r3, r3, r7
 8005606:	2202      	movs	r2, #2
 8005608:	701a      	strb	r2, [r3, #0]
 800560a:	e077      	b.n	80056fc <UART_SetConfig+0x390>
 800560c:	231b      	movs	r3, #27
 800560e:	2220      	movs	r2, #32
 8005610:	189b      	adds	r3, r3, r2
 8005612:	19db      	adds	r3, r3, r7
 8005614:	2204      	movs	r2, #4
 8005616:	701a      	strb	r2, [r3, #0]
 8005618:	e070      	b.n	80056fc <UART_SetConfig+0x390>
 800561a:	231b      	movs	r3, #27
 800561c:	2220      	movs	r2, #32
 800561e:	189b      	adds	r3, r3, r2
 8005620:	19db      	adds	r3, r3, r7
 8005622:	2208      	movs	r2, #8
 8005624:	701a      	strb	r2, [r3, #0]
 8005626:	e069      	b.n	80056fc <UART_SetConfig+0x390>
 8005628:	231b      	movs	r3, #27
 800562a:	2220      	movs	r2, #32
 800562c:	189b      	adds	r3, r3, r2
 800562e:	19db      	adds	r3, r3, r7
 8005630:	2210      	movs	r2, #16
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	e062      	b.n	80056fc <UART_SetConfig+0x390>
 8005636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a1d      	ldr	r2, [pc, #116]	; (80056b0 <UART_SetConfig+0x344>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d157      	bne.n	80056f0 <UART_SetConfig+0x384>
 8005640:	4b1e      	ldr	r3, [pc, #120]	; (80056bc <UART_SetConfig+0x350>)
 8005642:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005644:	23c0      	movs	r3, #192	; 0xc0
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4013      	ands	r3, r2
 800564a:	22c0      	movs	r2, #192	; 0xc0
 800564c:	0092      	lsls	r2, r2, #2
 800564e:	4293      	cmp	r3, r2
 8005650:	d040      	beq.n	80056d4 <UART_SetConfig+0x368>
 8005652:	22c0      	movs	r2, #192	; 0xc0
 8005654:	0092      	lsls	r2, r2, #2
 8005656:	4293      	cmp	r3, r2
 8005658:	d843      	bhi.n	80056e2 <UART_SetConfig+0x376>
 800565a:	2280      	movs	r2, #128	; 0x80
 800565c:	0092      	lsls	r2, r2, #2
 800565e:	4293      	cmp	r3, r2
 8005660:	d011      	beq.n	8005686 <UART_SetConfig+0x31a>
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	0092      	lsls	r2, r2, #2
 8005666:	4293      	cmp	r3, r2
 8005668:	d83b      	bhi.n	80056e2 <UART_SetConfig+0x376>
 800566a:	2b00      	cmp	r3, #0
 800566c:	d004      	beq.n	8005678 <UART_SetConfig+0x30c>
 800566e:	2280      	movs	r2, #128	; 0x80
 8005670:	0052      	lsls	r2, r2, #1
 8005672:	4293      	cmp	r3, r2
 8005674:	d00e      	beq.n	8005694 <UART_SetConfig+0x328>
 8005676:	e034      	b.n	80056e2 <UART_SetConfig+0x376>
 8005678:	231b      	movs	r3, #27
 800567a:	2220      	movs	r2, #32
 800567c:	189b      	adds	r3, r3, r2
 800567e:	19db      	adds	r3, r3, r7
 8005680:	2200      	movs	r2, #0
 8005682:	701a      	strb	r2, [r3, #0]
 8005684:	e03a      	b.n	80056fc <UART_SetConfig+0x390>
 8005686:	231b      	movs	r3, #27
 8005688:	2220      	movs	r2, #32
 800568a:	189b      	adds	r3, r3, r2
 800568c:	19db      	adds	r3, r3, r7
 800568e:	2202      	movs	r2, #2
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	e033      	b.n	80056fc <UART_SetConfig+0x390>
 8005694:	231b      	movs	r3, #27
 8005696:	2220      	movs	r2, #32
 8005698:	189b      	adds	r3, r3, r2
 800569a:	19db      	adds	r3, r3, r7
 800569c:	2204      	movs	r2, #4
 800569e:	701a      	strb	r2, [r3, #0]
 80056a0:	e02c      	b.n	80056fc <UART_SetConfig+0x390>
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	cfff69f3 	.word	0xcfff69f3
 80056a8:	ffffcfff 	.word	0xffffcfff
 80056ac:	40008000 	.word	0x40008000
 80056b0:	40008400 	.word	0x40008400
 80056b4:	11fff4ff 	.word	0x11fff4ff
 80056b8:	40013800 	.word	0x40013800
 80056bc:	40021000 	.word	0x40021000
 80056c0:	40004400 	.word	0x40004400
 80056c4:	40004800 	.word	0x40004800
 80056c8:	40004c00 	.word	0x40004c00
 80056cc:	40005000 	.word	0x40005000
 80056d0:	40013c00 	.word	0x40013c00
 80056d4:	231b      	movs	r3, #27
 80056d6:	2220      	movs	r2, #32
 80056d8:	189b      	adds	r3, r3, r2
 80056da:	19db      	adds	r3, r3, r7
 80056dc:	2208      	movs	r2, #8
 80056de:	701a      	strb	r2, [r3, #0]
 80056e0:	e00c      	b.n	80056fc <UART_SetConfig+0x390>
 80056e2:	231b      	movs	r3, #27
 80056e4:	2220      	movs	r2, #32
 80056e6:	189b      	adds	r3, r3, r2
 80056e8:	19db      	adds	r3, r3, r7
 80056ea:	2210      	movs	r2, #16
 80056ec:	701a      	strb	r2, [r3, #0]
 80056ee:	e005      	b.n	80056fc <UART_SetConfig+0x390>
 80056f0:	231b      	movs	r3, #27
 80056f2:	2220      	movs	r2, #32
 80056f4:	189b      	adds	r3, r3, r2
 80056f6:	19db      	adds	r3, r3, r7
 80056f8:	2210      	movs	r2, #16
 80056fa:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4ac1      	ldr	r2, [pc, #772]	; (8005a08 <UART_SetConfig+0x69c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d005      	beq.n	8005712 <UART_SetConfig+0x3a6>
 8005706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4ac0      	ldr	r2, [pc, #768]	; (8005a0c <UART_SetConfig+0x6a0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d000      	beq.n	8005712 <UART_SetConfig+0x3a6>
 8005710:	e093      	b.n	800583a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005712:	231b      	movs	r3, #27
 8005714:	2220      	movs	r2, #32
 8005716:	189b      	adds	r3, r3, r2
 8005718:	19db      	adds	r3, r3, r7
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	2b08      	cmp	r3, #8
 800571e:	d015      	beq.n	800574c <UART_SetConfig+0x3e0>
 8005720:	dc18      	bgt.n	8005754 <UART_SetConfig+0x3e8>
 8005722:	2b04      	cmp	r3, #4
 8005724:	d00d      	beq.n	8005742 <UART_SetConfig+0x3d6>
 8005726:	dc15      	bgt.n	8005754 <UART_SetConfig+0x3e8>
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <UART_SetConfig+0x3c6>
 800572c:	2b02      	cmp	r3, #2
 800572e:	d005      	beq.n	800573c <UART_SetConfig+0x3d0>
 8005730:	e010      	b.n	8005754 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005732:	f7fe fda9 	bl	8004288 <HAL_RCC_GetPCLK1Freq>
 8005736:	0003      	movs	r3, r0
 8005738:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800573a:	e014      	b.n	8005766 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800573c:	4bb4      	ldr	r3, [pc, #720]	; (8005a10 <UART_SetConfig+0x6a4>)
 800573e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005740:	e011      	b.n	8005766 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005742:	f7fe fd15 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8005746:	0003      	movs	r3, r0
 8005748:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800574a:	e00c      	b.n	8005766 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800574c:	2380      	movs	r3, #128	; 0x80
 800574e:	021b      	lsls	r3, r3, #8
 8005750:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005752:	e008      	b.n	8005766 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005758:	231a      	movs	r3, #26
 800575a:	2220      	movs	r2, #32
 800575c:	189b      	adds	r3, r3, r2
 800575e:	19db      	adds	r3, r3, r7
 8005760:	2201      	movs	r2, #1
 8005762:	701a      	strb	r2, [r3, #0]
        break;
 8005764:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005768:	2b00      	cmp	r3, #0
 800576a:	d100      	bne.n	800576e <UART_SetConfig+0x402>
 800576c:	e135      	b.n	80059da <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800576e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005772:	4ba8      	ldr	r3, [pc, #672]	; (8005a14 <UART_SetConfig+0x6a8>)
 8005774:	0052      	lsls	r2, r2, #1
 8005776:	5ad3      	ldrh	r3, [r2, r3]
 8005778:	0019      	movs	r1, r3
 800577a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800577c:	f7fa fcde 	bl	800013c <__udivsi3>
 8005780:	0003      	movs	r3, r0
 8005782:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	0013      	movs	r3, r2
 800578a:	005b      	lsls	r3, r3, #1
 800578c:	189b      	adds	r3, r3, r2
 800578e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005790:	429a      	cmp	r2, r3
 8005792:	d305      	bcc.n	80057a0 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800579a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800579c:	429a      	cmp	r2, r3
 800579e:	d906      	bls.n	80057ae <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 80057a0:	231a      	movs	r3, #26
 80057a2:	2220      	movs	r2, #32
 80057a4:	189b      	adds	r3, r3, r2
 80057a6:	19db      	adds	r3, r3, r7
 80057a8:	2201      	movs	r2, #1
 80057aa:	701a      	strb	r2, [r3, #0]
 80057ac:	e044      	b.n	8005838 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b0:	61bb      	str	r3, [r7, #24]
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057ba:	4b96      	ldr	r3, [pc, #600]	; (8005a14 <UART_SetConfig+0x6a8>)
 80057bc:	0052      	lsls	r2, r2, #1
 80057be:	5ad3      	ldrh	r3, [r2, r3]
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	69b8      	ldr	r0, [r7, #24]
 80057cc:	69f9      	ldr	r1, [r7, #28]
 80057ce:	f7fa fe69 	bl	80004a4 <__aeabi_uldivmod>
 80057d2:	0002      	movs	r2, r0
 80057d4:	000b      	movs	r3, r1
 80057d6:	0e11      	lsrs	r1, r2, #24
 80057d8:	021d      	lsls	r5, r3, #8
 80057da:	430d      	orrs	r5, r1
 80057dc:	0214      	lsls	r4, r2, #8
 80057de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	085b      	lsrs	r3, r3, #1
 80057e4:	60bb      	str	r3, [r7, #8]
 80057e6:	2300      	movs	r3, #0
 80057e8:	60fb      	str	r3, [r7, #12]
 80057ea:	68b8      	ldr	r0, [r7, #8]
 80057ec:	68f9      	ldr	r1, [r7, #12]
 80057ee:	1900      	adds	r0, r0, r4
 80057f0:	4169      	adcs	r1, r5
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	2300      	movs	r3, #0
 80057fa:	607b      	str	r3, [r7, #4]
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f7fa fe50 	bl	80004a4 <__aeabi_uldivmod>
 8005804:	0002      	movs	r2, r0
 8005806:	000b      	movs	r3, r1
 8005808:	0013      	movs	r3, r2
 800580a:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800580c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800580e:	23c0      	movs	r3, #192	; 0xc0
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	429a      	cmp	r2, r3
 8005814:	d309      	bcc.n	800582a <UART_SetConfig+0x4be>
 8005816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005818:	2380      	movs	r3, #128	; 0x80
 800581a:	035b      	lsls	r3, r3, #13
 800581c:	429a      	cmp	r2, r3
 800581e:	d204      	bcs.n	800582a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005826:	60da      	str	r2, [r3, #12]
 8005828:	e006      	b.n	8005838 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800582a:	231a      	movs	r3, #26
 800582c:	2220      	movs	r2, #32
 800582e:	189b      	adds	r3, r3, r2
 8005830:	19db      	adds	r3, r3, r7
 8005832:	2201      	movs	r2, #1
 8005834:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005836:	e0d0      	b.n	80059da <UART_SetConfig+0x66e>
 8005838:	e0cf      	b.n	80059da <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	69da      	ldr	r2, [r3, #28]
 800583e:	2380      	movs	r3, #128	; 0x80
 8005840:	021b      	lsls	r3, r3, #8
 8005842:	429a      	cmp	r2, r3
 8005844:	d000      	beq.n	8005848 <UART_SetConfig+0x4dc>
 8005846:	e070      	b.n	800592a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005848:	231b      	movs	r3, #27
 800584a:	2220      	movs	r2, #32
 800584c:	189b      	adds	r3, r3, r2
 800584e:	19db      	adds	r3, r3, r7
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	2b08      	cmp	r3, #8
 8005854:	d015      	beq.n	8005882 <UART_SetConfig+0x516>
 8005856:	dc18      	bgt.n	800588a <UART_SetConfig+0x51e>
 8005858:	2b04      	cmp	r3, #4
 800585a:	d00d      	beq.n	8005878 <UART_SetConfig+0x50c>
 800585c:	dc15      	bgt.n	800588a <UART_SetConfig+0x51e>
 800585e:	2b00      	cmp	r3, #0
 8005860:	d002      	beq.n	8005868 <UART_SetConfig+0x4fc>
 8005862:	2b02      	cmp	r3, #2
 8005864:	d005      	beq.n	8005872 <UART_SetConfig+0x506>
 8005866:	e010      	b.n	800588a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005868:	f7fe fd0e 	bl	8004288 <HAL_RCC_GetPCLK1Freq>
 800586c:	0003      	movs	r3, r0
 800586e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005870:	e014      	b.n	800589c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005872:	4b67      	ldr	r3, [pc, #412]	; (8005a10 <UART_SetConfig+0x6a4>)
 8005874:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005876:	e011      	b.n	800589c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005878:	f7fe fc7a 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800587c:	0003      	movs	r3, r0
 800587e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005880:	e00c      	b.n	800589c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005882:	2380      	movs	r3, #128	; 0x80
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005888:	e008      	b.n	800589c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800588e:	231a      	movs	r3, #26
 8005890:	2220      	movs	r2, #32
 8005892:	189b      	adds	r3, r3, r2
 8005894:	19db      	adds	r3, r3, r7
 8005896:	2201      	movs	r2, #1
 8005898:	701a      	strb	r2, [r3, #0]
        break;
 800589a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800589c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d100      	bne.n	80058a4 <UART_SetConfig+0x538>
 80058a2:	e09a      	b.n	80059da <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058a8:	4b5a      	ldr	r3, [pc, #360]	; (8005a14 <UART_SetConfig+0x6a8>)
 80058aa:	0052      	lsls	r2, r2, #1
 80058ac:	5ad3      	ldrh	r3, [r2, r3]
 80058ae:	0019      	movs	r1, r3
 80058b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80058b2:	f7fa fc43 	bl	800013c <__udivsi3>
 80058b6:	0003      	movs	r3, r0
 80058b8:	005a      	lsls	r2, r3, #1
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	18d2      	adds	r2, r2, r3
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	0019      	movs	r1, r3
 80058c8:	0010      	movs	r0, r2
 80058ca:	f7fa fc37 	bl	800013c <__udivsi3>
 80058ce:	0003      	movs	r3, r0
 80058d0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d4:	2b0f      	cmp	r3, #15
 80058d6:	d921      	bls.n	800591c <UART_SetConfig+0x5b0>
 80058d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058da:	2380      	movs	r3, #128	; 0x80
 80058dc:	025b      	lsls	r3, r3, #9
 80058de:	429a      	cmp	r2, r3
 80058e0:	d21c      	bcs.n	800591c <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	200e      	movs	r0, #14
 80058e8:	2420      	movs	r4, #32
 80058ea:	1903      	adds	r3, r0, r4
 80058ec:	19db      	adds	r3, r3, r7
 80058ee:	210f      	movs	r1, #15
 80058f0:	438a      	bics	r2, r1
 80058f2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	2207      	movs	r2, #7
 80058fc:	4013      	ands	r3, r2
 80058fe:	b299      	uxth	r1, r3
 8005900:	1903      	adds	r3, r0, r4
 8005902:	19db      	adds	r3, r3, r7
 8005904:	1902      	adds	r2, r0, r4
 8005906:	19d2      	adds	r2, r2, r7
 8005908:	8812      	ldrh	r2, [r2, #0]
 800590a:	430a      	orrs	r2, r1
 800590c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	1902      	adds	r2, r0, r4
 8005914:	19d2      	adds	r2, r2, r7
 8005916:	8812      	ldrh	r2, [r2, #0]
 8005918:	60da      	str	r2, [r3, #12]
 800591a:	e05e      	b.n	80059da <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800591c:	231a      	movs	r3, #26
 800591e:	2220      	movs	r2, #32
 8005920:	189b      	adds	r3, r3, r2
 8005922:	19db      	adds	r3, r3, r7
 8005924:	2201      	movs	r2, #1
 8005926:	701a      	strb	r2, [r3, #0]
 8005928:	e057      	b.n	80059da <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800592a:	231b      	movs	r3, #27
 800592c:	2220      	movs	r2, #32
 800592e:	189b      	adds	r3, r3, r2
 8005930:	19db      	adds	r3, r3, r7
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2b08      	cmp	r3, #8
 8005936:	d015      	beq.n	8005964 <UART_SetConfig+0x5f8>
 8005938:	dc18      	bgt.n	800596c <UART_SetConfig+0x600>
 800593a:	2b04      	cmp	r3, #4
 800593c:	d00d      	beq.n	800595a <UART_SetConfig+0x5ee>
 800593e:	dc15      	bgt.n	800596c <UART_SetConfig+0x600>
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <UART_SetConfig+0x5de>
 8005944:	2b02      	cmp	r3, #2
 8005946:	d005      	beq.n	8005954 <UART_SetConfig+0x5e8>
 8005948:	e010      	b.n	800596c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800594a:	f7fe fc9d 	bl	8004288 <HAL_RCC_GetPCLK1Freq>
 800594e:	0003      	movs	r3, r0
 8005950:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005952:	e014      	b.n	800597e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005954:	4b2e      	ldr	r3, [pc, #184]	; (8005a10 <UART_SetConfig+0x6a4>)
 8005956:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005958:	e011      	b.n	800597e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800595a:	f7fe fc09 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800595e:	0003      	movs	r3, r0
 8005960:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005962:	e00c      	b.n	800597e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005964:	2380      	movs	r3, #128	; 0x80
 8005966:	021b      	lsls	r3, r3, #8
 8005968:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800596a:	e008      	b.n	800597e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005970:	231a      	movs	r3, #26
 8005972:	2220      	movs	r2, #32
 8005974:	189b      	adds	r3, r3, r2
 8005976:	19db      	adds	r3, r3, r7
 8005978:	2201      	movs	r2, #1
 800597a:	701a      	strb	r2, [r3, #0]
        break;
 800597c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800597e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005980:	2b00      	cmp	r3, #0
 8005982:	d02a      	beq.n	80059da <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005988:	4b22      	ldr	r3, [pc, #136]	; (8005a14 <UART_SetConfig+0x6a8>)
 800598a:	0052      	lsls	r2, r2, #1
 800598c:	5ad3      	ldrh	r3, [r2, r3]
 800598e:	0019      	movs	r1, r3
 8005990:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005992:	f7fa fbd3 	bl	800013c <__udivsi3>
 8005996:	0003      	movs	r3, r0
 8005998:	001a      	movs	r2, r3
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	18d2      	adds	r2, r2, r3
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	0019      	movs	r1, r3
 80059a8:	0010      	movs	r0, r2
 80059aa:	f7fa fbc7 	bl	800013c <__udivsi3>
 80059ae:	0003      	movs	r3, r0
 80059b0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b4:	2b0f      	cmp	r3, #15
 80059b6:	d90a      	bls.n	80059ce <UART_SetConfig+0x662>
 80059b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ba:	2380      	movs	r3, #128	; 0x80
 80059bc:	025b      	lsls	r3, r3, #9
 80059be:	429a      	cmp	r2, r3
 80059c0:	d205      	bcs.n	80059ce <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	60da      	str	r2, [r3, #12]
 80059cc:	e005      	b.n	80059da <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80059ce:	231a      	movs	r3, #26
 80059d0:	2220      	movs	r2, #32
 80059d2:	189b      	adds	r3, r3, r2
 80059d4:	19db      	adds	r3, r3, r7
 80059d6:	2201      	movs	r2, #1
 80059d8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059dc:	226a      	movs	r2, #106	; 0x6a
 80059de:	2101      	movs	r1, #1
 80059e0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80059e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e4:	2268      	movs	r2, #104	; 0x68
 80059e6:	2101      	movs	r1, #1
 80059e8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	2200      	movs	r2, #0
 80059ee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	2200      	movs	r2, #0
 80059f4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80059f6:	231a      	movs	r3, #26
 80059f8:	2220      	movs	r2, #32
 80059fa:	189b      	adds	r3, r3, r2
 80059fc:	19db      	adds	r3, r3, r7
 80059fe:	781b      	ldrb	r3, [r3, #0]
}
 8005a00:	0018      	movs	r0, r3
 8005a02:	46bd      	mov	sp, r7
 8005a04:	b010      	add	sp, #64	; 0x40
 8005a06:	bdb0      	pop	{r4, r5, r7, pc}
 8005a08:	40008000 	.word	0x40008000
 8005a0c:	40008400 	.word	0x40008400
 8005a10:	00f42400 	.word	0x00f42400
 8005a14:	080094d8 	.word	0x080094d8

08005a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a24:	2201      	movs	r2, #1
 8005a26:	4013      	ands	r3, r2
 8005a28:	d00b      	beq.n	8005a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	4a4a      	ldr	r2, [pc, #296]	; (8005b5c <UART_AdvFeatureConfig+0x144>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	0019      	movs	r1, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a46:	2202      	movs	r2, #2
 8005a48:	4013      	ands	r3, r2
 8005a4a:	d00b      	beq.n	8005a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	4a43      	ldr	r2, [pc, #268]	; (8005b60 <UART_AdvFeatureConfig+0x148>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	0019      	movs	r1, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a68:	2204      	movs	r2, #4
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d00b      	beq.n	8005a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	4a3b      	ldr	r2, [pc, #236]	; (8005b64 <UART_AdvFeatureConfig+0x14c>)
 8005a76:	4013      	ands	r3, r2
 8005a78:	0019      	movs	r1, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	d00b      	beq.n	8005aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	4a34      	ldr	r2, [pc, #208]	; (8005b68 <UART_AdvFeatureConfig+0x150>)
 8005a98:	4013      	ands	r3, r2
 8005a9a:	0019      	movs	r1, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aac:	2210      	movs	r2, #16
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d00b      	beq.n	8005aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	4a2c      	ldr	r2, [pc, #176]	; (8005b6c <UART_AdvFeatureConfig+0x154>)
 8005aba:	4013      	ands	r3, r2
 8005abc:	0019      	movs	r1, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	2220      	movs	r2, #32
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d00b      	beq.n	8005aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	4a25      	ldr	r2, [pc, #148]	; (8005b70 <UART_AdvFeatureConfig+0x158>)
 8005adc:	4013      	ands	r3, r2
 8005ade:	0019      	movs	r1, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af0:	2240      	movs	r2, #64	; 0x40
 8005af2:	4013      	ands	r3, r2
 8005af4:	d01d      	beq.n	8005b32 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	4a1d      	ldr	r2, [pc, #116]	; (8005b74 <UART_AdvFeatureConfig+0x15c>)
 8005afe:	4013      	ands	r3, r2
 8005b00:	0019      	movs	r1, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	035b      	lsls	r3, r3, #13
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d10b      	bne.n	8005b32 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	4a15      	ldr	r2, [pc, #84]	; (8005b78 <UART_AdvFeatureConfig+0x160>)
 8005b22:	4013      	ands	r3, r2
 8005b24:	0019      	movs	r1, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b36:	2280      	movs	r2, #128	; 0x80
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d00b      	beq.n	8005b54 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	4a0e      	ldr	r2, [pc, #56]	; (8005b7c <UART_AdvFeatureConfig+0x164>)
 8005b44:	4013      	ands	r3, r2
 8005b46:	0019      	movs	r1, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	605a      	str	r2, [r3, #4]
  }
}
 8005b54:	46c0      	nop			; (mov r8, r8)
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b002      	add	sp, #8
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	fffdffff 	.word	0xfffdffff
 8005b60:	fffeffff 	.word	0xfffeffff
 8005b64:	fffbffff 	.word	0xfffbffff
 8005b68:	ffff7fff 	.word	0xffff7fff
 8005b6c:	ffffefff 	.word	0xffffefff
 8005b70:	ffffdfff 	.word	0xffffdfff
 8005b74:	ffefffff 	.word	0xffefffff
 8005b78:	ff9fffff 	.word	0xff9fffff
 8005b7c:	fff7ffff 	.word	0xfff7ffff

08005b80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af02      	add	r7, sp, #8
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2290      	movs	r2, #144	; 0x90
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b90:	f7fd f856 	bl	8002c40 <HAL_GetTick>
 8005b94:	0003      	movs	r3, r0
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2208      	movs	r2, #8
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	2b08      	cmp	r3, #8
 8005ba4:	d10c      	bne.n	8005bc0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2280      	movs	r2, #128	; 0x80
 8005baa:	0391      	lsls	r1, r2, #14
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	4a1a      	ldr	r2, [pc, #104]	; (8005c18 <UART_CheckIdleState+0x98>)
 8005bb0:	9200      	str	r2, [sp, #0]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f000 f832 	bl	8005c1c <UART_WaitOnFlagUntilTimeout>
 8005bb8:	1e03      	subs	r3, r0, #0
 8005bba:	d001      	beq.n	8005bc0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e026      	b.n	8005c0e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2204      	movs	r2, #4
 8005bc8:	4013      	ands	r3, r2
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	d10c      	bne.n	8005be8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2280      	movs	r2, #128	; 0x80
 8005bd2:	03d1      	lsls	r1, r2, #15
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	4a10      	ldr	r2, [pc, #64]	; (8005c18 <UART_CheckIdleState+0x98>)
 8005bd8:	9200      	str	r2, [sp, #0]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f000 f81e 	bl	8005c1c <UART_WaitOnFlagUntilTimeout>
 8005be0:	1e03      	subs	r3, r0, #0
 8005be2:	d001      	beq.n	8005be8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e012      	b.n	8005c0e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2288      	movs	r2, #136	; 0x88
 8005bec:	2120      	movs	r1, #32
 8005bee:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	228c      	movs	r2, #140	; 0x8c
 8005bf4:	2120      	movs	r1, #32
 8005bf6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2284      	movs	r2, #132	; 0x84
 8005c08:	2100      	movs	r1, #0
 8005c0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	0018      	movs	r0, r3
 8005c10:	46bd      	mov	sp, r7
 8005c12:	b004      	add	sp, #16
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	46c0      	nop			; (mov r8, r8)
 8005c18:	01ffffff 	.word	0x01ffffff

08005c1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b094      	sub	sp, #80	; 0x50
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	1dfb      	adds	r3, r7, #7
 8005c2a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c2c:	e0a7      	b.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c30:	3301      	adds	r3, #1
 8005c32:	d100      	bne.n	8005c36 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005c34:	e0a3      	b.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c36:	f7fd f803 	bl	8002c40 <HAL_GetTick>
 8005c3a:	0002      	movs	r2, r0
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x30>
 8005c46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d13f      	bne.n	8005ccc <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c50:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005c54:	647b      	str	r3, [r7, #68]	; 0x44
 8005c56:	2301      	movs	r3, #1
 8005c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c5c:	f383 8810 	msr	PRIMASK, r3
}
 8005c60:	46c0      	nop			; (mov r8, r8)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	494e      	ldr	r1, [pc, #312]	; (8005da8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005c6e:	400a      	ands	r2, r1
 8005c70:	601a      	str	r2, [r3, #0]
 8005c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c74:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c78:	f383 8810 	msr	PRIMASK, r3
}
 8005c7c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c82:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c86:	643b      	str	r3, [r7, #64]	; 0x40
 8005c88:	2301      	movs	r3, #1
 8005c8a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c8e:	f383 8810 	msr	PRIMASK, r3
}
 8005c92:	46c0      	nop			; (mov r8, r8)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689a      	ldr	r2, [r3, #8]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	438a      	bics	r2, r1
 8005ca2:	609a      	str	r2, [r3, #8]
 8005ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005caa:	f383 8810 	msr	PRIMASK, r3
}
 8005cae:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2288      	movs	r2, #136	; 0x88
 8005cb4:	2120      	movs	r1, #32
 8005cb6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	228c      	movs	r2, #140	; 0x8c
 8005cbc:	2120      	movs	r1, #32
 8005cbe:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2284      	movs	r2, #132	; 0x84
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e069      	b.n	8005da0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2204      	movs	r2, #4
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	d052      	beq.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	69da      	ldr	r2, [r3, #28]
 8005cde:	2380      	movs	r3, #128	; 0x80
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	401a      	ands	r2, r3
 8005ce4:	2380      	movs	r3, #128	; 0x80
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d148      	bne.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2280      	movs	r2, #128	; 0x80
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005cfa:	613b      	str	r3, [r7, #16]
  return(result);
 8005cfc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d00:	2301      	movs	r3, #1
 8005d02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f383 8810 	msr	PRIMASK, r3
}
 8005d0a:	46c0      	nop			; (mov r8, r8)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4924      	ldr	r1, [pc, #144]	; (8005da8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005d18:	400a      	ands	r2, r1
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d1e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f383 8810 	msr	PRIMASK, r3
}
 8005d26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d28:	f3ef 8310 	mrs	r3, PRIMASK
 8005d2c:	61fb      	str	r3, [r7, #28]
  return(result);
 8005d2e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d30:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d32:	2301      	movs	r3, #1
 8005d34:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d36:	6a3b      	ldr	r3, [r7, #32]
 8005d38:	f383 8810 	msr	PRIMASK, r3
}
 8005d3c:	46c0      	nop			; (mov r8, r8)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2101      	movs	r1, #1
 8005d4a:	438a      	bics	r2, r1
 8005d4c:	609a      	str	r2, [r3, #8]
 8005d4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d50:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d54:	f383 8810 	msr	PRIMASK, r3
}
 8005d58:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2288      	movs	r2, #136	; 0x88
 8005d5e:	2120      	movs	r1, #32
 8005d60:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	228c      	movs	r2, #140	; 0x8c
 8005d66:	2120      	movs	r1, #32
 8005d68:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2290      	movs	r2, #144	; 0x90
 8005d6e:	2120      	movs	r1, #32
 8005d70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2284      	movs	r2, #132	; 0x84
 8005d76:	2100      	movs	r1, #0
 8005d78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e010      	b.n	8005da0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	4013      	ands	r3, r2
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	425a      	negs	r2, r3
 8005d8e:	4153      	adcs	r3, r2
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	001a      	movs	r2, r3
 8005d94:	1dfb      	adds	r3, r7, #7
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d100      	bne.n	8005d9e <UART_WaitOnFlagUntilTimeout+0x182>
 8005d9c:	e747      	b.n	8005c2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	0018      	movs	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	b014      	add	sp, #80	; 0x50
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	fffffe5f 	.word	0xfffffe5f

08005dac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b090      	sub	sp, #64	; 0x40
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	1dbb      	adds	r3, r7, #6
 8005db8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	1dba      	adds	r2, r7, #6
 8005dc4:	215c      	movs	r1, #92	; 0x5c
 8005dc6:	8812      	ldrh	r2, [r2, #0]
 8005dc8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2290      	movs	r2, #144	; 0x90
 8005dce:	2100      	movs	r1, #0
 8005dd0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	228c      	movs	r2, #140	; 0x8c
 8005dd6:	2122      	movs	r1, #34	; 0x22
 8005dd8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2280      	movs	r2, #128	; 0x80
 8005dde:	589b      	ldr	r3, [r3, r2]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d02d      	beq.n	8005e40 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2280      	movs	r2, #128	; 0x80
 8005de8:	589b      	ldr	r3, [r3, r2]
 8005dea:	4a40      	ldr	r2, [pc, #256]	; (8005eec <UART_Start_Receive_DMA+0x140>)
 8005dec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2280      	movs	r2, #128	; 0x80
 8005df2:	589b      	ldr	r3, [r3, r2]
 8005df4:	4a3e      	ldr	r2, [pc, #248]	; (8005ef0 <UART_Start_Receive_DMA+0x144>)
 8005df6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2280      	movs	r2, #128	; 0x80
 8005dfc:	589b      	ldr	r3, [r3, r2]
 8005dfe:	4a3d      	ldr	r2, [pc, #244]	; (8005ef4 <UART_Start_Receive_DMA+0x148>)
 8005e00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2280      	movs	r2, #128	; 0x80
 8005e06:	589b      	ldr	r3, [r3, r2]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2280      	movs	r2, #128	; 0x80
 8005e10:	5898      	ldr	r0, [r3, r2]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3324      	adds	r3, #36	; 0x24
 8005e18:	0019      	movs	r1, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e1e:	001a      	movs	r2, r3
 8005e20:	1dbb      	adds	r3, r7, #6
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	f7fd f8a0 	bl	8002f68 <HAL_DMA_Start_IT>
 8005e28:	1e03      	subs	r3, r0, #0
 8005e2a:	d009      	beq.n	8005e40 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2290      	movs	r2, #144	; 0x90
 8005e30:	2110      	movs	r1, #16
 8005e32:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	228c      	movs	r2, #140	; 0x8c
 8005e38:	2120      	movs	r1, #32
 8005e3a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e050      	b.n	8005ee2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d019      	beq.n	8005e7c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e48:	f3ef 8310 	mrs	r3, PRIMASK
 8005e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e52:	2301      	movs	r3, #1
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	f383 8810 	msr	PRIMASK, r3
}
 8005e5c:	46c0      	nop			; (mov r8, r8)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2180      	movs	r1, #128	; 0x80
 8005e6a:	0049      	lsls	r1, r1, #1
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	601a      	str	r2, [r3, #0]
 8005e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e72:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e76:	f383 8810 	msr	PRIMASK, r3
}
 8005e7a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e80:	613b      	str	r3, [r7, #16]
  return(result);
 8005e82:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e84:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e86:	2301      	movs	r3, #1
 8005e88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f383 8810 	msr	PRIMASK, r3
}
 8005e90:	46c0      	nop			; (mov r8, r8)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	430a      	orrs	r2, r1
 8005ea0:	609a      	str	r2, [r3, #8]
 8005ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	f383 8810 	msr	PRIMASK, r3
}
 8005eac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eae:	f3ef 8310 	mrs	r3, PRIMASK
 8005eb2:	61fb      	str	r3, [r7, #28]
  return(result);
 8005eb4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eb6:	637b      	str	r3, [r7, #52]	; 0x34
 8005eb8:	2301      	movs	r3, #1
 8005eba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebc:	6a3b      	ldr	r3, [r7, #32]
 8005ebe:	f383 8810 	msr	PRIMASK, r3
}
 8005ec2:	46c0      	nop			; (mov r8, r8)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689a      	ldr	r2, [r3, #8]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2140      	movs	r1, #64	; 0x40
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	609a      	str	r2, [r3, #8]
 8005ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ed6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	f383 8810 	msr	PRIMASK, r3
}
 8005ede:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	b010      	add	sp, #64	; 0x40
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	46c0      	nop			; (mov r8, r8)
 8005eec:	08006045 	.word	0x08006045
 8005ef0:	08006175 	.word	0x08006175
 8005ef4:	080061b7 	.word	0x080061b7

08005ef8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b08a      	sub	sp, #40	; 0x28
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f00:	f3ef 8310 	mrs	r3, PRIMASK
 8005f04:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f06:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005f08:	627b      	str	r3, [r7, #36]	; 0x24
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f383 8810 	msr	PRIMASK, r3
}
 8005f14:	46c0      	nop			; (mov r8, r8)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	21c0      	movs	r1, #192	; 0xc0
 8005f22:	438a      	bics	r2, r1
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f383 8810 	msr	PRIMASK, r3
}
 8005f30:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f32:	f3ef 8310 	mrs	r3, PRIMASK
 8005f36:	617b      	str	r3, [r7, #20]
  return(result);
 8005f38:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005f3a:	623b      	str	r3, [r7, #32]
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	f383 8810 	msr	PRIMASK, r3
}
 8005f46:	46c0      	nop			; (mov r8, r8)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4908      	ldr	r1, [pc, #32]	; (8005f74 <UART_EndTxTransfer+0x7c>)
 8005f54:	400a      	ands	r2, r1
 8005f56:	609a      	str	r2, [r3, #8]
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f383 8810 	msr	PRIMASK, r3
}
 8005f62:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2288      	movs	r2, #136	; 0x88
 8005f68:	2120      	movs	r1, #32
 8005f6a:	5099      	str	r1, [r3, r2]
}
 8005f6c:	46c0      	nop			; (mov r8, r8)
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b00a      	add	sp, #40	; 0x28
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	ff7fffff 	.word	0xff7fffff

08005f78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08e      	sub	sp, #56	; 0x38
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f80:	f3ef 8310 	mrs	r3, PRIMASK
 8005f84:	617b      	str	r3, [r7, #20]
  return(result);
 8005f86:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f88:	637b      	str	r3, [r7, #52]	; 0x34
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	f383 8810 	msr	PRIMASK, r3
}
 8005f94:	46c0      	nop			; (mov r8, r8)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4926      	ldr	r1, [pc, #152]	; (800603c <UART_EndRxTransfer+0xc4>)
 8005fa2:	400a      	ands	r2, r1
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	f383 8810 	msr	PRIMASK, r3
}
 8005fb0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fb6:	623b      	str	r3, [r7, #32]
  return(result);
 8005fb8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fba:	633b      	str	r3, [r7, #48]	; 0x30
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	f383 8810 	msr	PRIMASK, r3
}
 8005fc6:	46c0      	nop			; (mov r8, r8)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689a      	ldr	r2, [r3, #8]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	491b      	ldr	r1, [pc, #108]	; (8006040 <UART_EndRxTransfer+0xc8>)
 8005fd4:	400a      	ands	r2, r1
 8005fd6:	609a      	str	r2, [r3, #8]
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fda:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fde:	f383 8810 	msr	PRIMASK, r3
}
 8005fe2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d118      	bne.n	800601e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fec:	f3ef 8310 	mrs	r3, PRIMASK
 8005ff0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ff2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f383 8810 	msr	PRIMASK, r3
}
 8006000:	46c0      	nop			; (mov r8, r8)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2110      	movs	r1, #16
 800600e:	438a      	bics	r2, r1
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006014:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	f383 8810 	msr	PRIMASK, r3
}
 800601c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	228c      	movs	r2, #140	; 0x8c
 8006022:	2120      	movs	r1, #32
 8006024:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006032:	46c0      	nop			; (mov r8, r8)
 8006034:	46bd      	mov	sp, r7
 8006036:	b00e      	add	sp, #56	; 0x38
 8006038:	bd80      	pop	{r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	fffffedf 	.word	0xfffffedf
 8006040:	effffffe 	.word	0xeffffffe

08006044 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b094      	sub	sp, #80	; 0x50
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006050:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2220      	movs	r2, #32
 800605a:	4013      	ands	r3, r2
 800605c:	d16f      	bne.n	800613e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800605e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006060:	225e      	movs	r2, #94	; 0x5e
 8006062:	2100      	movs	r1, #0
 8006064:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006066:	f3ef 8310 	mrs	r3, PRIMASK
 800606a:	61bb      	str	r3, [r7, #24]
  return(result);
 800606c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800606e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006070:	2301      	movs	r3, #1
 8006072:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	f383 8810 	msr	PRIMASK, r3
}
 800607a:	46c0      	nop			; (mov r8, r8)
 800607c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	493a      	ldr	r1, [pc, #232]	; (8006170 <UART_DMAReceiveCplt+0x12c>)
 8006088:	400a      	ands	r2, r1
 800608a:	601a      	str	r2, [r3, #0]
 800608c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800608e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006090:	6a3b      	ldr	r3, [r7, #32]
 8006092:	f383 8810 	msr	PRIMASK, r3
}
 8006096:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006098:	f3ef 8310 	mrs	r3, PRIMASK
 800609c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a0:	647b      	str	r3, [r7, #68]	; 0x44
 80060a2:	2301      	movs	r3, #1
 80060a4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	f383 8810 	msr	PRIMASK, r3
}
 80060ac:	46c0      	nop			; (mov r8, r8)
 80060ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2101      	movs	r1, #1
 80060ba:	438a      	bics	r2, r1
 80060bc:	609a      	str	r2, [r3, #8]
 80060be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c4:	f383 8810 	msr	PRIMASK, r3
}
 80060c8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ca:	f3ef 8310 	mrs	r3, PRIMASK
 80060ce:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80060d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060d2:	643b      	str	r3, [r7, #64]	; 0x40
 80060d4:	2301      	movs	r3, #1
 80060d6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060da:	f383 8810 	msr	PRIMASK, r3
}
 80060de:	46c0      	nop			; (mov r8, r8)
 80060e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689a      	ldr	r2, [r3, #8]
 80060e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2140      	movs	r1, #64	; 0x40
 80060ec:	438a      	bics	r2, r1
 80060ee:	609a      	str	r2, [r3, #8]
 80060f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f6:	f383 8810 	msr	PRIMASK, r3
}
 80060fa:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060fe:	228c      	movs	r2, #140	; 0x8c
 8006100:	2120      	movs	r1, #32
 8006102:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006104:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006106:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d118      	bne.n	800613e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800610c:	f3ef 8310 	mrs	r3, PRIMASK
 8006110:	60fb      	str	r3, [r7, #12]
  return(result);
 8006112:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006114:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006116:	2301      	movs	r3, #1
 8006118:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	f383 8810 	msr	PRIMASK, r3
}
 8006120:	46c0      	nop			; (mov r8, r8)
 8006122:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2110      	movs	r1, #16
 800612e:	438a      	bics	r2, r1
 8006130:	601a      	str	r2, [r3, #0]
 8006132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006134:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f383 8810 	msr	PRIMASK, r3
}
 800613c:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800613e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006140:	2200      	movs	r2, #0
 8006142:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006144:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006148:	2b01      	cmp	r3, #1
 800614a:	d108      	bne.n	800615e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800614c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800614e:	225c      	movs	r2, #92	; 0x5c
 8006150:	5a9a      	ldrh	r2, [r3, r2]
 8006152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006154:	0011      	movs	r1, r2
 8006156:	0018      	movs	r0, r3
 8006158:	f7ff f8fc 	bl	8005354 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800615c:	e003      	b.n	8006166 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800615e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006160:	0018      	movs	r0, r3
 8006162:	f7ff f8df 	bl	8005324 <HAL_UART_RxCpltCallback>
}
 8006166:	46c0      	nop			; (mov r8, r8)
 8006168:	46bd      	mov	sp, r7
 800616a:	b014      	add	sp, #80	; 0x50
 800616c:	bd80      	pop	{r7, pc}
 800616e:	46c0      	nop			; (mov r8, r8)
 8006170:	fffffeff 	.word	0xfffffeff

08006174 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006180:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800618c:	2b01      	cmp	r3, #1
 800618e:	d10a      	bne.n	80061a6 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	225c      	movs	r2, #92	; 0x5c
 8006194:	5a9b      	ldrh	r3, [r3, r2]
 8006196:	085b      	lsrs	r3, r3, #1
 8006198:	b29a      	uxth	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	0011      	movs	r1, r2
 800619e:	0018      	movs	r0, r3
 80061a0:	f7ff f8d8 	bl	8005354 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061a4:	e003      	b.n	80061ae <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	0018      	movs	r0, r3
 80061aa:	f7ff f8c3 	bl	8005334 <HAL_UART_RxHalfCpltCallback>
}
 80061ae:	46c0      	nop			; (mov r8, r8)
 80061b0:	46bd      	mov	sp, r7
 80061b2:	b004      	add	sp, #16
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b086      	sub	sp, #24
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2288      	movs	r2, #136	; 0x88
 80061c8:	589b      	ldr	r3, [r3, r2]
 80061ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	228c      	movs	r2, #140	; 0x8c
 80061d0:	589b      	ldr	r3, [r3, r2]
 80061d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2280      	movs	r2, #128	; 0x80
 80061dc:	4013      	ands	r3, r2
 80061de:	2b80      	cmp	r3, #128	; 0x80
 80061e0:	d10a      	bne.n	80061f8 <UART_DMAError+0x42>
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	2b21      	cmp	r3, #33	; 0x21
 80061e6:	d107      	bne.n	80061f8 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2256      	movs	r2, #86	; 0x56
 80061ec:	2100      	movs	r1, #0
 80061ee:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	0018      	movs	r0, r3
 80061f4:	f7ff fe80 	bl	8005ef8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2240      	movs	r2, #64	; 0x40
 8006200:	4013      	ands	r3, r2
 8006202:	2b40      	cmp	r3, #64	; 0x40
 8006204:	d10a      	bne.n	800621c <UART_DMAError+0x66>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2b22      	cmp	r3, #34	; 0x22
 800620a:	d107      	bne.n	800621c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	225e      	movs	r2, #94	; 0x5e
 8006210:	2100      	movs	r1, #0
 8006212:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	0018      	movs	r0, r3
 8006218:	f7ff feae 	bl	8005f78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2290      	movs	r2, #144	; 0x90
 8006220:	589b      	ldr	r3, [r3, r2]
 8006222:	2210      	movs	r2, #16
 8006224:	431a      	orrs	r2, r3
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	2190      	movs	r1, #144	; 0x90
 800622a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	0018      	movs	r0, r3
 8006230:	f7ff f888 	bl	8005344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006234:	46c0      	nop			; (mov r8, r8)
 8006236:	46bd      	mov	sp, r7
 8006238:	b006      	add	sp, #24
 800623a:	bd80      	pop	{r7, pc}

0800623c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006248:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	225e      	movs	r2, #94	; 0x5e
 800624e:	2100      	movs	r1, #0
 8006250:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2256      	movs	r2, #86	; 0x56
 8006256:	2100      	movs	r1, #0
 8006258:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	0018      	movs	r0, r3
 800625e:	f7ff f871 	bl	8005344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006262:	46c0      	nop			; (mov r8, r8)
 8006264:	46bd      	mov	sp, r7
 8006266:	b004      	add	sp, #16
 8006268:	bd80      	pop	{r7, pc}

0800626a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800626a:	b580      	push	{r7, lr}
 800626c:	b086      	sub	sp, #24
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006272:	f3ef 8310 	mrs	r3, PRIMASK
 8006276:	60bb      	str	r3, [r7, #8]
  return(result);
 8006278:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	2301      	movs	r3, #1
 800627e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f383 8810 	msr	PRIMASK, r3
}
 8006286:	46c0      	nop			; (mov r8, r8)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2140      	movs	r1, #64	; 0x40
 8006294:	438a      	bics	r2, r1
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	f383 8810 	msr	PRIMASK, r3
}
 80062a2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2288      	movs	r2, #136	; 0x88
 80062a8:	2120      	movs	r1, #32
 80062aa:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	0018      	movs	r0, r3
 80062b6:	f7ff f82d 	bl	8005314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ba:	46c0      	nop			; (mov r8, r8)
 80062bc:	46bd      	mov	sp, r7
 80062be:	b006      	add	sp, #24
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b082      	sub	sp, #8
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062ca:	46c0      	nop			; (mov r8, r8)
 80062cc:	46bd      	mov	sp, r7
 80062ce:	b002      	add	sp, #8
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b082      	sub	sp, #8
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80062da:	46c0      	nop			; (mov r8, r8)
 80062dc:	46bd      	mov	sp, r7
 80062de:	b002      	add	sp, #8
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b082      	sub	sp, #8
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	46bd      	mov	sp, r7
 80062ee:	b002      	add	sp, #8
 80062f0:	bd80      	pop	{r7, pc}
	...

080062f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2284      	movs	r2, #132	; 0x84
 8006300:	5c9b      	ldrb	r3, [r3, r2]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d101      	bne.n	800630a <HAL_UARTEx_DisableFifoMode+0x16>
 8006306:	2302      	movs	r3, #2
 8006308:	e027      	b.n	800635a <HAL_UARTEx_DisableFifoMode+0x66>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2284      	movs	r2, #132	; 0x84
 800630e:	2101      	movs	r1, #1
 8006310:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2288      	movs	r2, #136	; 0x88
 8006316:	2124      	movs	r1, #36	; 0x24
 8006318:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2101      	movs	r1, #1
 800632e:	438a      	bics	r2, r1
 8006330:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4a0b      	ldr	r2, [pc, #44]	; (8006364 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006336:	4013      	ands	r3, r2
 8006338:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2288      	movs	r2, #136	; 0x88
 800634c:	2120      	movs	r1, #32
 800634e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2284      	movs	r2, #132	; 0x84
 8006354:	2100      	movs	r1, #0
 8006356:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	0018      	movs	r0, r3
 800635c:	46bd      	mov	sp, r7
 800635e:	b004      	add	sp, #16
 8006360:	bd80      	pop	{r7, pc}
 8006362:	46c0      	nop			; (mov r8, r8)
 8006364:	dfffffff 	.word	0xdfffffff

08006368 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2284      	movs	r2, #132	; 0x84
 8006376:	5c9b      	ldrb	r3, [r3, r2]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d101      	bne.n	8006380 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800637c:	2302      	movs	r3, #2
 800637e:	e02e      	b.n	80063de <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2284      	movs	r2, #132	; 0x84
 8006384:	2101      	movs	r1, #1
 8006386:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2288      	movs	r2, #136	; 0x88
 800638c:	2124      	movs	r1, #36	; 0x24
 800638e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2101      	movs	r1, #1
 80063a4:	438a      	bics	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	08d9      	lsrs	r1, r3, #3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	430a      	orrs	r2, r1
 80063ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	0018      	movs	r0, r3
 80063c0:	f000 f854 	bl	800646c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2288      	movs	r2, #136	; 0x88
 80063d0:	2120      	movs	r1, #32
 80063d2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2284      	movs	r2, #132	; 0x84
 80063d8:	2100      	movs	r1, #0
 80063da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	0018      	movs	r0, r3
 80063e0:	46bd      	mov	sp, r7
 80063e2:	b004      	add	sp, #16
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2284      	movs	r2, #132	; 0x84
 80063f6:	5c9b      	ldrb	r3, [r3, r2]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d101      	bne.n	8006400 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063fc:	2302      	movs	r3, #2
 80063fe:	e02f      	b.n	8006460 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2284      	movs	r2, #132	; 0x84
 8006404:	2101      	movs	r1, #1
 8006406:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2288      	movs	r2, #136	; 0x88
 800640c:	2124      	movs	r1, #36	; 0x24
 800640e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2101      	movs	r1, #1
 8006424:	438a      	bics	r2, r1
 8006426:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	4a0e      	ldr	r2, [pc, #56]	; (8006468 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006430:	4013      	ands	r3, r2
 8006432:	0019      	movs	r1, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	430a      	orrs	r2, r1
 800643c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	0018      	movs	r0, r3
 8006442:	f000 f813 	bl	800646c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2288      	movs	r2, #136	; 0x88
 8006452:	2120      	movs	r1, #32
 8006454:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2284      	movs	r2, #132	; 0x84
 800645a:	2100      	movs	r1, #0
 800645c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	0018      	movs	r0, r3
 8006462:	46bd      	mov	sp, r7
 8006464:	b004      	add	sp, #16
 8006466:	bd80      	pop	{r7, pc}
 8006468:	f1ffffff 	.word	0xf1ffffff

0800646c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800646c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006478:	2b00      	cmp	r3, #0
 800647a:	d108      	bne.n	800648e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	226a      	movs	r2, #106	; 0x6a
 8006480:	2101      	movs	r1, #1
 8006482:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2268      	movs	r2, #104	; 0x68
 8006488:	2101      	movs	r1, #1
 800648a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800648c:	e043      	b.n	8006516 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800648e:	260f      	movs	r6, #15
 8006490:	19bb      	adds	r3, r7, r6
 8006492:	2208      	movs	r2, #8
 8006494:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006496:	200e      	movs	r0, #14
 8006498:	183b      	adds	r3, r7, r0
 800649a:	2208      	movs	r2, #8
 800649c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	0e5b      	lsrs	r3, r3, #25
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	240d      	movs	r4, #13
 80064aa:	193b      	adds	r3, r7, r4
 80064ac:	2107      	movs	r1, #7
 80064ae:	400a      	ands	r2, r1
 80064b0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	0f5b      	lsrs	r3, r3, #29
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	250c      	movs	r5, #12
 80064be:	197b      	adds	r3, r7, r5
 80064c0:	2107      	movs	r1, #7
 80064c2:	400a      	ands	r2, r1
 80064c4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064c6:	183b      	adds	r3, r7, r0
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	197a      	adds	r2, r7, r5
 80064cc:	7812      	ldrb	r2, [r2, #0]
 80064ce:	4914      	ldr	r1, [pc, #80]	; (8006520 <UARTEx_SetNbDataToProcess+0xb4>)
 80064d0:	5c8a      	ldrb	r2, [r1, r2]
 80064d2:	435a      	muls	r2, r3
 80064d4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80064d6:	197b      	adds	r3, r7, r5
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	4a12      	ldr	r2, [pc, #72]	; (8006524 <UARTEx_SetNbDataToProcess+0xb8>)
 80064dc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064de:	0019      	movs	r1, r3
 80064e0:	f7f9 feb6 	bl	8000250 <__divsi3>
 80064e4:	0003      	movs	r3, r0
 80064e6:	b299      	uxth	r1, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	226a      	movs	r2, #106	; 0x6a
 80064ec:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064ee:	19bb      	adds	r3, r7, r6
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	193a      	adds	r2, r7, r4
 80064f4:	7812      	ldrb	r2, [r2, #0]
 80064f6:	490a      	ldr	r1, [pc, #40]	; (8006520 <UARTEx_SetNbDataToProcess+0xb4>)
 80064f8:	5c8a      	ldrb	r2, [r1, r2]
 80064fa:	435a      	muls	r2, r3
 80064fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80064fe:	193b      	adds	r3, r7, r4
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	4a08      	ldr	r2, [pc, #32]	; (8006524 <UARTEx_SetNbDataToProcess+0xb8>)
 8006504:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006506:	0019      	movs	r1, r3
 8006508:	f7f9 fea2 	bl	8000250 <__divsi3>
 800650c:	0003      	movs	r3, r0
 800650e:	b299      	uxth	r1, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2268      	movs	r2, #104	; 0x68
 8006514:	5299      	strh	r1, [r3, r2]
}
 8006516:	46c0      	nop			; (mov r8, r8)
 8006518:	46bd      	mov	sp, r7
 800651a:	b005      	add	sp, #20
 800651c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800651e:	46c0      	nop			; (mov r8, r8)
 8006520:	080094f0 	.word	0x080094f0
 8006524:	080094f8 	.word	0x080094f8

08006528 <__errno>:
 8006528:	4b01      	ldr	r3, [pc, #4]	; (8006530 <__errno+0x8>)
 800652a:	6818      	ldr	r0, [r3, #0]
 800652c:	4770      	bx	lr
 800652e:	46c0      	nop			; (mov r8, r8)
 8006530:	2000000c 	.word	0x2000000c

08006534 <__libc_init_array>:
 8006534:	b570      	push	{r4, r5, r6, lr}
 8006536:	2600      	movs	r6, #0
 8006538:	4d0c      	ldr	r5, [pc, #48]	; (800656c <__libc_init_array+0x38>)
 800653a:	4c0d      	ldr	r4, [pc, #52]	; (8006570 <__libc_init_array+0x3c>)
 800653c:	1b64      	subs	r4, r4, r5
 800653e:	10a4      	asrs	r4, r4, #2
 8006540:	42a6      	cmp	r6, r4
 8006542:	d109      	bne.n	8006558 <__libc_init_array+0x24>
 8006544:	2600      	movs	r6, #0
 8006546:	f002 ff43 	bl	80093d0 <_init>
 800654a:	4d0a      	ldr	r5, [pc, #40]	; (8006574 <__libc_init_array+0x40>)
 800654c:	4c0a      	ldr	r4, [pc, #40]	; (8006578 <__libc_init_array+0x44>)
 800654e:	1b64      	subs	r4, r4, r5
 8006550:	10a4      	asrs	r4, r4, #2
 8006552:	42a6      	cmp	r6, r4
 8006554:	d105      	bne.n	8006562 <__libc_init_array+0x2e>
 8006556:	bd70      	pop	{r4, r5, r6, pc}
 8006558:	00b3      	lsls	r3, r6, #2
 800655a:	58eb      	ldr	r3, [r5, r3]
 800655c:	4798      	blx	r3
 800655e:	3601      	adds	r6, #1
 8006560:	e7ee      	b.n	8006540 <__libc_init_array+0xc>
 8006562:	00b3      	lsls	r3, r6, #2
 8006564:	58eb      	ldr	r3, [r5, r3]
 8006566:	4798      	blx	r3
 8006568:	3601      	adds	r6, #1
 800656a:	e7f2      	b.n	8006552 <__libc_init_array+0x1e>
 800656c:	080098e4 	.word	0x080098e4
 8006570:	080098e4 	.word	0x080098e4
 8006574:	080098e4 	.word	0x080098e4
 8006578:	080098e8 	.word	0x080098e8

0800657c <memset>:
 800657c:	0003      	movs	r3, r0
 800657e:	1882      	adds	r2, r0, r2
 8006580:	4293      	cmp	r3, r2
 8006582:	d100      	bne.n	8006586 <memset+0xa>
 8006584:	4770      	bx	lr
 8006586:	7019      	strb	r1, [r3, #0]
 8006588:	3301      	adds	r3, #1
 800658a:	e7f9      	b.n	8006580 <memset+0x4>

0800658c <__cvt>:
 800658c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800658e:	001e      	movs	r6, r3
 8006590:	2300      	movs	r3, #0
 8006592:	0014      	movs	r4, r2
 8006594:	b08b      	sub	sp, #44	; 0x2c
 8006596:	429e      	cmp	r6, r3
 8006598:	da04      	bge.n	80065a4 <__cvt+0x18>
 800659a:	2180      	movs	r1, #128	; 0x80
 800659c:	0609      	lsls	r1, r1, #24
 800659e:	1873      	adds	r3, r6, r1
 80065a0:	001e      	movs	r6, r3
 80065a2:	232d      	movs	r3, #45	; 0x2d
 80065a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065a6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80065a8:	7013      	strb	r3, [r2, #0]
 80065aa:	2320      	movs	r3, #32
 80065ac:	2203      	movs	r2, #3
 80065ae:	439f      	bics	r7, r3
 80065b0:	2f46      	cmp	r7, #70	; 0x46
 80065b2:	d007      	beq.n	80065c4 <__cvt+0x38>
 80065b4:	003b      	movs	r3, r7
 80065b6:	3b45      	subs	r3, #69	; 0x45
 80065b8:	4259      	negs	r1, r3
 80065ba:	414b      	adcs	r3, r1
 80065bc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80065be:	3a01      	subs	r2, #1
 80065c0:	18cb      	adds	r3, r1, r3
 80065c2:	9310      	str	r3, [sp, #64]	; 0x40
 80065c4:	ab09      	add	r3, sp, #36	; 0x24
 80065c6:	9304      	str	r3, [sp, #16]
 80065c8:	ab08      	add	r3, sp, #32
 80065ca:	9303      	str	r3, [sp, #12]
 80065cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80065ce:	9200      	str	r2, [sp, #0]
 80065d0:	9302      	str	r3, [sp, #8]
 80065d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065d4:	0022      	movs	r2, r4
 80065d6:	9301      	str	r3, [sp, #4]
 80065d8:	0033      	movs	r3, r6
 80065da:	f000 fee3 	bl	80073a4 <_dtoa_r>
 80065de:	0005      	movs	r5, r0
 80065e0:	2f47      	cmp	r7, #71	; 0x47
 80065e2:	d102      	bne.n	80065ea <__cvt+0x5e>
 80065e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065e6:	07db      	lsls	r3, r3, #31
 80065e8:	d528      	bpl.n	800663c <__cvt+0xb0>
 80065ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ec:	18eb      	adds	r3, r5, r3
 80065ee:	9307      	str	r3, [sp, #28]
 80065f0:	2f46      	cmp	r7, #70	; 0x46
 80065f2:	d114      	bne.n	800661e <__cvt+0x92>
 80065f4:	782b      	ldrb	r3, [r5, #0]
 80065f6:	2b30      	cmp	r3, #48	; 0x30
 80065f8:	d10c      	bne.n	8006614 <__cvt+0x88>
 80065fa:	2200      	movs	r2, #0
 80065fc:	2300      	movs	r3, #0
 80065fe:	0020      	movs	r0, r4
 8006600:	0031      	movs	r1, r6
 8006602:	f7f9 ff21 	bl	8000448 <__aeabi_dcmpeq>
 8006606:	2800      	cmp	r0, #0
 8006608:	d104      	bne.n	8006614 <__cvt+0x88>
 800660a:	2301      	movs	r3, #1
 800660c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800660e:	1a9b      	subs	r3, r3, r2
 8006610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006612:	6013      	str	r3, [r2, #0]
 8006614:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006616:	9a07      	ldr	r2, [sp, #28]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	18d3      	adds	r3, r2, r3
 800661c:	9307      	str	r3, [sp, #28]
 800661e:	2200      	movs	r2, #0
 8006620:	2300      	movs	r3, #0
 8006622:	0020      	movs	r0, r4
 8006624:	0031      	movs	r1, r6
 8006626:	f7f9 ff0f 	bl	8000448 <__aeabi_dcmpeq>
 800662a:	2800      	cmp	r0, #0
 800662c:	d001      	beq.n	8006632 <__cvt+0xa6>
 800662e:	9b07      	ldr	r3, [sp, #28]
 8006630:	9309      	str	r3, [sp, #36]	; 0x24
 8006632:	2230      	movs	r2, #48	; 0x30
 8006634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006636:	9907      	ldr	r1, [sp, #28]
 8006638:	428b      	cmp	r3, r1
 800663a:	d306      	bcc.n	800664a <__cvt+0xbe>
 800663c:	0028      	movs	r0, r5
 800663e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006640:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006642:	1b5b      	subs	r3, r3, r5
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	b00b      	add	sp, #44	; 0x2c
 8006648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800664a:	1c59      	adds	r1, r3, #1
 800664c:	9109      	str	r1, [sp, #36]	; 0x24
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	e7f0      	b.n	8006634 <__cvt+0xa8>

08006652 <__exponent>:
 8006652:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006654:	1c83      	adds	r3, r0, #2
 8006656:	b087      	sub	sp, #28
 8006658:	9303      	str	r3, [sp, #12]
 800665a:	0005      	movs	r5, r0
 800665c:	000c      	movs	r4, r1
 800665e:	232b      	movs	r3, #43	; 0x2b
 8006660:	7002      	strb	r2, [r0, #0]
 8006662:	2900      	cmp	r1, #0
 8006664:	da01      	bge.n	800666a <__exponent+0x18>
 8006666:	424c      	negs	r4, r1
 8006668:	3302      	adds	r3, #2
 800666a:	706b      	strb	r3, [r5, #1]
 800666c:	2c09      	cmp	r4, #9
 800666e:	dd31      	ble.n	80066d4 <__exponent+0x82>
 8006670:	270a      	movs	r7, #10
 8006672:	ab04      	add	r3, sp, #16
 8006674:	1dde      	adds	r6, r3, #7
 8006676:	0020      	movs	r0, r4
 8006678:	0039      	movs	r1, r7
 800667a:	9601      	str	r6, [sp, #4]
 800667c:	f7f9 fece 	bl	800041c <__aeabi_idivmod>
 8006680:	3e01      	subs	r6, #1
 8006682:	3130      	adds	r1, #48	; 0x30
 8006684:	0020      	movs	r0, r4
 8006686:	7031      	strb	r1, [r6, #0]
 8006688:	0039      	movs	r1, r7
 800668a:	9402      	str	r4, [sp, #8]
 800668c:	f7f9 fde0 	bl	8000250 <__divsi3>
 8006690:	9b02      	ldr	r3, [sp, #8]
 8006692:	0004      	movs	r4, r0
 8006694:	2b63      	cmp	r3, #99	; 0x63
 8006696:	dcee      	bgt.n	8006676 <__exponent+0x24>
 8006698:	9b01      	ldr	r3, [sp, #4]
 800669a:	3430      	adds	r4, #48	; 0x30
 800669c:	1e9a      	subs	r2, r3, #2
 800669e:	0013      	movs	r3, r2
 80066a0:	9903      	ldr	r1, [sp, #12]
 80066a2:	7014      	strb	r4, [r2, #0]
 80066a4:	a804      	add	r0, sp, #16
 80066a6:	3007      	adds	r0, #7
 80066a8:	4298      	cmp	r0, r3
 80066aa:	d80e      	bhi.n	80066ca <__exponent+0x78>
 80066ac:	ab04      	add	r3, sp, #16
 80066ae:	3307      	adds	r3, #7
 80066b0:	2000      	movs	r0, #0
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d804      	bhi.n	80066c0 <__exponent+0x6e>
 80066b6:	ab04      	add	r3, sp, #16
 80066b8:	3009      	adds	r0, #9
 80066ba:	18c0      	adds	r0, r0, r3
 80066bc:	9b01      	ldr	r3, [sp, #4]
 80066be:	1ac0      	subs	r0, r0, r3
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	1818      	adds	r0, r3, r0
 80066c4:	1b40      	subs	r0, r0, r5
 80066c6:	b007      	add	sp, #28
 80066c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ca:	7818      	ldrb	r0, [r3, #0]
 80066cc:	3301      	adds	r3, #1
 80066ce:	7008      	strb	r0, [r1, #0]
 80066d0:	3101      	adds	r1, #1
 80066d2:	e7e7      	b.n	80066a4 <__exponent+0x52>
 80066d4:	2330      	movs	r3, #48	; 0x30
 80066d6:	18e4      	adds	r4, r4, r3
 80066d8:	70ab      	strb	r3, [r5, #2]
 80066da:	1d28      	adds	r0, r5, #4
 80066dc:	70ec      	strb	r4, [r5, #3]
 80066de:	e7f1      	b.n	80066c4 <__exponent+0x72>

080066e0 <_printf_float>:
 80066e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066e2:	b095      	sub	sp, #84	; 0x54
 80066e4:	000c      	movs	r4, r1
 80066e6:	9209      	str	r2, [sp, #36]	; 0x24
 80066e8:	001e      	movs	r6, r3
 80066ea:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80066ec:	0007      	movs	r7, r0
 80066ee:	f001 fe41 	bl	8008374 <_localeconv_r>
 80066f2:	6803      	ldr	r3, [r0, #0]
 80066f4:	0018      	movs	r0, r3
 80066f6:	930c      	str	r3, [sp, #48]	; 0x30
 80066f8:	f7f9 fd04 	bl	8000104 <strlen>
 80066fc:	2300      	movs	r3, #0
 80066fe:	9312      	str	r3, [sp, #72]	; 0x48
 8006700:	7e23      	ldrb	r3, [r4, #24]
 8006702:	2207      	movs	r2, #7
 8006704:	930a      	str	r3, [sp, #40]	; 0x28
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	900e      	str	r0, [sp, #56]	; 0x38
 800670a:	930d      	str	r3, [sp, #52]	; 0x34
 800670c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800670e:	682b      	ldr	r3, [r5, #0]
 8006710:	05c9      	lsls	r1, r1, #23
 8006712:	d547      	bpl.n	80067a4 <_printf_float+0xc4>
 8006714:	189b      	adds	r3, r3, r2
 8006716:	4393      	bics	r3, r2
 8006718:	001a      	movs	r2, r3
 800671a:	3208      	adds	r2, #8
 800671c:	602a      	str	r2, [r5, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	64a2      	str	r2, [r4, #72]	; 0x48
 8006724:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006726:	2201      	movs	r2, #1
 8006728:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800672a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800672c:	930b      	str	r3, [sp, #44]	; 0x2c
 800672e:	006b      	lsls	r3, r5, #1
 8006730:	085b      	lsrs	r3, r3, #1
 8006732:	930f      	str	r3, [sp, #60]	; 0x3c
 8006734:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006736:	4ba7      	ldr	r3, [pc, #668]	; (80069d4 <_printf_float+0x2f4>)
 8006738:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800673a:	4252      	negs	r2, r2
 800673c:	f7fb fcda 	bl	80020f4 <__aeabi_dcmpun>
 8006740:	2800      	cmp	r0, #0
 8006742:	d131      	bne.n	80067a8 <_printf_float+0xc8>
 8006744:	2201      	movs	r2, #1
 8006746:	4ba3      	ldr	r3, [pc, #652]	; (80069d4 <_printf_float+0x2f4>)
 8006748:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800674a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800674c:	4252      	negs	r2, r2
 800674e:	f7f9 fe8b 	bl	8000468 <__aeabi_dcmple>
 8006752:	2800      	cmp	r0, #0
 8006754:	d128      	bne.n	80067a8 <_printf_float+0xc8>
 8006756:	2200      	movs	r2, #0
 8006758:	2300      	movs	r3, #0
 800675a:	0029      	movs	r1, r5
 800675c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800675e:	f7f9 fe79 	bl	8000454 <__aeabi_dcmplt>
 8006762:	2800      	cmp	r0, #0
 8006764:	d003      	beq.n	800676e <_printf_float+0x8e>
 8006766:	0023      	movs	r3, r4
 8006768:	222d      	movs	r2, #45	; 0x2d
 800676a:	3343      	adds	r3, #67	; 0x43
 800676c:	701a      	strb	r2, [r3, #0]
 800676e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006770:	4d99      	ldr	r5, [pc, #612]	; (80069d8 <_printf_float+0x2f8>)
 8006772:	2b47      	cmp	r3, #71	; 0x47
 8006774:	d900      	bls.n	8006778 <_printf_float+0x98>
 8006776:	4d99      	ldr	r5, [pc, #612]	; (80069dc <_printf_float+0x2fc>)
 8006778:	2303      	movs	r3, #3
 800677a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800677c:	6123      	str	r3, [r4, #16]
 800677e:	3301      	adds	r3, #1
 8006780:	439a      	bics	r2, r3
 8006782:	2300      	movs	r3, #0
 8006784:	6022      	str	r2, [r4, #0]
 8006786:	930b      	str	r3, [sp, #44]	; 0x2c
 8006788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800678a:	0021      	movs	r1, r4
 800678c:	0038      	movs	r0, r7
 800678e:	9600      	str	r6, [sp, #0]
 8006790:	aa13      	add	r2, sp, #76	; 0x4c
 8006792:	f000 f9e7 	bl	8006b64 <_printf_common>
 8006796:	1c43      	adds	r3, r0, #1
 8006798:	d000      	beq.n	800679c <_printf_float+0xbc>
 800679a:	e0a2      	b.n	80068e2 <_printf_float+0x202>
 800679c:	2001      	movs	r0, #1
 800679e:	4240      	negs	r0, r0
 80067a0:	b015      	add	sp, #84	; 0x54
 80067a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067a4:	3307      	adds	r3, #7
 80067a6:	e7b6      	b.n	8006716 <_printf_float+0x36>
 80067a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80067aa:	002b      	movs	r3, r5
 80067ac:	0010      	movs	r0, r2
 80067ae:	0029      	movs	r1, r5
 80067b0:	f7fb fca0 	bl	80020f4 <__aeabi_dcmpun>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	d00b      	beq.n	80067d0 <_printf_float+0xf0>
 80067b8:	2d00      	cmp	r5, #0
 80067ba:	da03      	bge.n	80067c4 <_printf_float+0xe4>
 80067bc:	0023      	movs	r3, r4
 80067be:	222d      	movs	r2, #45	; 0x2d
 80067c0:	3343      	adds	r3, #67	; 0x43
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067c6:	4d86      	ldr	r5, [pc, #536]	; (80069e0 <_printf_float+0x300>)
 80067c8:	2b47      	cmp	r3, #71	; 0x47
 80067ca:	d9d5      	bls.n	8006778 <_printf_float+0x98>
 80067cc:	4d85      	ldr	r5, [pc, #532]	; (80069e4 <_printf_float+0x304>)
 80067ce:	e7d3      	b.n	8006778 <_printf_float+0x98>
 80067d0:	2220      	movs	r2, #32
 80067d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	4391      	bics	r1, r2
 80067d8:	910f      	str	r1, [sp, #60]	; 0x3c
 80067da:	1c5a      	adds	r2, r3, #1
 80067dc:	d149      	bne.n	8006872 <_printf_float+0x192>
 80067de:	3307      	adds	r3, #7
 80067e0:	6063      	str	r3, [r4, #4]
 80067e2:	2380      	movs	r3, #128	; 0x80
 80067e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067e6:	00db      	lsls	r3, r3, #3
 80067e8:	4313      	orrs	r3, r2
 80067ea:	2200      	movs	r2, #0
 80067ec:	9206      	str	r2, [sp, #24]
 80067ee:	aa12      	add	r2, sp, #72	; 0x48
 80067f0:	9205      	str	r2, [sp, #20]
 80067f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067f4:	a908      	add	r1, sp, #32
 80067f6:	9204      	str	r2, [sp, #16]
 80067f8:	aa11      	add	r2, sp, #68	; 0x44
 80067fa:	9203      	str	r2, [sp, #12]
 80067fc:	2223      	movs	r2, #35	; 0x23
 80067fe:	6023      	str	r3, [r4, #0]
 8006800:	9301      	str	r3, [sp, #4]
 8006802:	6863      	ldr	r3, [r4, #4]
 8006804:	1852      	adds	r2, r2, r1
 8006806:	9202      	str	r2, [sp, #8]
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	0038      	movs	r0, r7
 800680c:	002b      	movs	r3, r5
 800680e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006810:	f7ff febc 	bl	800658c <__cvt>
 8006814:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006816:	0005      	movs	r5, r0
 8006818:	9911      	ldr	r1, [sp, #68]	; 0x44
 800681a:	2b47      	cmp	r3, #71	; 0x47
 800681c:	d108      	bne.n	8006830 <_printf_float+0x150>
 800681e:	1ccb      	adds	r3, r1, #3
 8006820:	db02      	blt.n	8006828 <_printf_float+0x148>
 8006822:	6863      	ldr	r3, [r4, #4]
 8006824:	4299      	cmp	r1, r3
 8006826:	dd48      	ble.n	80068ba <_printf_float+0x1da>
 8006828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682a:	3b02      	subs	r3, #2
 800682c:	b2db      	uxtb	r3, r3
 800682e:	930a      	str	r3, [sp, #40]	; 0x28
 8006830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006832:	2b65      	cmp	r3, #101	; 0x65
 8006834:	d824      	bhi.n	8006880 <_printf_float+0x1a0>
 8006836:	0020      	movs	r0, r4
 8006838:	001a      	movs	r2, r3
 800683a:	3901      	subs	r1, #1
 800683c:	3050      	adds	r0, #80	; 0x50
 800683e:	9111      	str	r1, [sp, #68]	; 0x44
 8006840:	f7ff ff07 	bl	8006652 <__exponent>
 8006844:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006846:	900b      	str	r0, [sp, #44]	; 0x2c
 8006848:	1813      	adds	r3, r2, r0
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	2a01      	cmp	r2, #1
 800684e:	dc02      	bgt.n	8006856 <_printf_float+0x176>
 8006850:	6822      	ldr	r2, [r4, #0]
 8006852:	07d2      	lsls	r2, r2, #31
 8006854:	d501      	bpl.n	800685a <_printf_float+0x17a>
 8006856:	3301      	adds	r3, #1
 8006858:	6123      	str	r3, [r4, #16]
 800685a:	2323      	movs	r3, #35	; 0x23
 800685c:	aa08      	add	r2, sp, #32
 800685e:	189b      	adds	r3, r3, r2
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d100      	bne.n	8006868 <_printf_float+0x188>
 8006866:	e78f      	b.n	8006788 <_printf_float+0xa8>
 8006868:	0023      	movs	r3, r4
 800686a:	222d      	movs	r2, #45	; 0x2d
 800686c:	3343      	adds	r3, #67	; 0x43
 800686e:	701a      	strb	r2, [r3, #0]
 8006870:	e78a      	b.n	8006788 <_printf_float+0xa8>
 8006872:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006874:	2a47      	cmp	r2, #71	; 0x47
 8006876:	d1b4      	bne.n	80067e2 <_printf_float+0x102>
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1b2      	bne.n	80067e2 <_printf_float+0x102>
 800687c:	3301      	adds	r3, #1
 800687e:	e7af      	b.n	80067e0 <_printf_float+0x100>
 8006880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006882:	2b66      	cmp	r3, #102	; 0x66
 8006884:	d11b      	bne.n	80068be <_printf_float+0x1de>
 8006886:	6863      	ldr	r3, [r4, #4]
 8006888:	2900      	cmp	r1, #0
 800688a:	dd0d      	ble.n	80068a8 <_printf_float+0x1c8>
 800688c:	6121      	str	r1, [r4, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d102      	bne.n	8006898 <_printf_float+0x1b8>
 8006892:	6822      	ldr	r2, [r4, #0]
 8006894:	07d2      	lsls	r2, r2, #31
 8006896:	d502      	bpl.n	800689e <_printf_float+0x1be>
 8006898:	3301      	adds	r3, #1
 800689a:	1859      	adds	r1, r3, r1
 800689c:	6121      	str	r1, [r4, #16]
 800689e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068a0:	65a3      	str	r3, [r4, #88]	; 0x58
 80068a2:	2300      	movs	r3, #0
 80068a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80068a6:	e7d8      	b.n	800685a <_printf_float+0x17a>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d103      	bne.n	80068b4 <_printf_float+0x1d4>
 80068ac:	2201      	movs	r2, #1
 80068ae:	6821      	ldr	r1, [r4, #0]
 80068b0:	4211      	tst	r1, r2
 80068b2:	d000      	beq.n	80068b6 <_printf_float+0x1d6>
 80068b4:	1c9a      	adds	r2, r3, #2
 80068b6:	6122      	str	r2, [r4, #16]
 80068b8:	e7f1      	b.n	800689e <_printf_float+0x1be>
 80068ba:	2367      	movs	r3, #103	; 0x67
 80068bc:	930a      	str	r3, [sp, #40]	; 0x28
 80068be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068c2:	4293      	cmp	r3, r2
 80068c4:	db06      	blt.n	80068d4 <_printf_float+0x1f4>
 80068c6:	6822      	ldr	r2, [r4, #0]
 80068c8:	6123      	str	r3, [r4, #16]
 80068ca:	07d2      	lsls	r2, r2, #31
 80068cc:	d5e7      	bpl.n	800689e <_printf_float+0x1be>
 80068ce:	3301      	adds	r3, #1
 80068d0:	6123      	str	r3, [r4, #16]
 80068d2:	e7e4      	b.n	800689e <_printf_float+0x1be>
 80068d4:	2101      	movs	r1, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	dc01      	bgt.n	80068de <_printf_float+0x1fe>
 80068da:	1849      	adds	r1, r1, r1
 80068dc:	1ac9      	subs	r1, r1, r3
 80068de:	1852      	adds	r2, r2, r1
 80068e0:	e7e9      	b.n	80068b6 <_printf_float+0x1d6>
 80068e2:	6822      	ldr	r2, [r4, #0]
 80068e4:	0553      	lsls	r3, r2, #21
 80068e6:	d407      	bmi.n	80068f8 <_printf_float+0x218>
 80068e8:	6923      	ldr	r3, [r4, #16]
 80068ea:	002a      	movs	r2, r5
 80068ec:	0038      	movs	r0, r7
 80068ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068f0:	47b0      	blx	r6
 80068f2:	1c43      	adds	r3, r0, #1
 80068f4:	d128      	bne.n	8006948 <_printf_float+0x268>
 80068f6:	e751      	b.n	800679c <_printf_float+0xbc>
 80068f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068fa:	2b65      	cmp	r3, #101	; 0x65
 80068fc:	d800      	bhi.n	8006900 <_printf_float+0x220>
 80068fe:	e0e1      	b.n	8006ac4 <_printf_float+0x3e4>
 8006900:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006902:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006904:	2200      	movs	r2, #0
 8006906:	2300      	movs	r3, #0
 8006908:	f7f9 fd9e 	bl	8000448 <__aeabi_dcmpeq>
 800690c:	2800      	cmp	r0, #0
 800690e:	d031      	beq.n	8006974 <_printf_float+0x294>
 8006910:	2301      	movs	r3, #1
 8006912:	0038      	movs	r0, r7
 8006914:	4a34      	ldr	r2, [pc, #208]	; (80069e8 <_printf_float+0x308>)
 8006916:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006918:	47b0      	blx	r6
 800691a:	1c43      	adds	r3, r0, #1
 800691c:	d100      	bne.n	8006920 <_printf_float+0x240>
 800691e:	e73d      	b.n	800679c <_printf_float+0xbc>
 8006920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006922:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006924:	4293      	cmp	r3, r2
 8006926:	db02      	blt.n	800692e <_printf_float+0x24e>
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	07db      	lsls	r3, r3, #31
 800692c:	d50c      	bpl.n	8006948 <_printf_float+0x268>
 800692e:	0038      	movs	r0, r7
 8006930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006932:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006934:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006936:	47b0      	blx	r6
 8006938:	2500      	movs	r5, #0
 800693a:	1c43      	adds	r3, r0, #1
 800693c:	d100      	bne.n	8006940 <_printf_float+0x260>
 800693e:	e72d      	b.n	800679c <_printf_float+0xbc>
 8006940:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006942:	3b01      	subs	r3, #1
 8006944:	42ab      	cmp	r3, r5
 8006946:	dc0a      	bgt.n	800695e <_printf_float+0x27e>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	079b      	lsls	r3, r3, #30
 800694c:	d500      	bpl.n	8006950 <_printf_float+0x270>
 800694e:	e106      	b.n	8006b5e <_printf_float+0x47e>
 8006950:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006952:	68e0      	ldr	r0, [r4, #12]
 8006954:	4298      	cmp	r0, r3
 8006956:	db00      	blt.n	800695a <_printf_float+0x27a>
 8006958:	e722      	b.n	80067a0 <_printf_float+0xc0>
 800695a:	0018      	movs	r0, r3
 800695c:	e720      	b.n	80067a0 <_printf_float+0xc0>
 800695e:	0022      	movs	r2, r4
 8006960:	2301      	movs	r3, #1
 8006962:	0038      	movs	r0, r7
 8006964:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006966:	321a      	adds	r2, #26
 8006968:	47b0      	blx	r6
 800696a:	1c43      	adds	r3, r0, #1
 800696c:	d100      	bne.n	8006970 <_printf_float+0x290>
 800696e:	e715      	b.n	800679c <_printf_float+0xbc>
 8006970:	3501      	adds	r5, #1
 8006972:	e7e5      	b.n	8006940 <_printf_float+0x260>
 8006974:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006976:	2b00      	cmp	r3, #0
 8006978:	dc38      	bgt.n	80069ec <_printf_float+0x30c>
 800697a:	2301      	movs	r3, #1
 800697c:	0038      	movs	r0, r7
 800697e:	4a1a      	ldr	r2, [pc, #104]	; (80069e8 <_printf_float+0x308>)
 8006980:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006982:	47b0      	blx	r6
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d100      	bne.n	800698a <_printf_float+0x2aa>
 8006988:	e708      	b.n	800679c <_printf_float+0xbc>
 800698a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800698c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800698e:	4313      	orrs	r3, r2
 8006990:	d102      	bne.n	8006998 <_printf_float+0x2b8>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	07db      	lsls	r3, r3, #31
 8006996:	d5d7      	bpl.n	8006948 <_printf_float+0x268>
 8006998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800699a:	0038      	movs	r0, r7
 800699c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800699e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069a0:	47b0      	blx	r6
 80069a2:	1c43      	adds	r3, r0, #1
 80069a4:	d100      	bne.n	80069a8 <_printf_float+0x2c8>
 80069a6:	e6f9      	b.n	800679c <_printf_float+0xbc>
 80069a8:	2300      	movs	r3, #0
 80069aa:	930a      	str	r3, [sp, #40]	; 0x28
 80069ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069b0:	425b      	negs	r3, r3
 80069b2:	4293      	cmp	r3, r2
 80069b4:	dc01      	bgt.n	80069ba <_printf_float+0x2da>
 80069b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069b8:	e797      	b.n	80068ea <_printf_float+0x20a>
 80069ba:	0022      	movs	r2, r4
 80069bc:	2301      	movs	r3, #1
 80069be:	0038      	movs	r0, r7
 80069c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069c2:	321a      	adds	r2, #26
 80069c4:	47b0      	blx	r6
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	d100      	bne.n	80069cc <_printf_float+0x2ec>
 80069ca:	e6e7      	b.n	800679c <_printf_float+0xbc>
 80069cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ce:	3301      	adds	r3, #1
 80069d0:	e7eb      	b.n	80069aa <_printf_float+0x2ca>
 80069d2:	46c0      	nop			; (mov r8, r8)
 80069d4:	7fefffff 	.word	0x7fefffff
 80069d8:	08009504 	.word	0x08009504
 80069dc:	08009508 	.word	0x08009508
 80069e0:	0800950c 	.word	0x0800950c
 80069e4:	08009510 	.word	0x08009510
 80069e8:	08009514 	.word	0x08009514
 80069ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069f0:	920a      	str	r2, [sp, #40]	; 0x28
 80069f2:	429a      	cmp	r2, r3
 80069f4:	dd00      	ble.n	80069f8 <_printf_float+0x318>
 80069f6:	930a      	str	r3, [sp, #40]	; 0x28
 80069f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	dc3c      	bgt.n	8006a78 <_printf_float+0x398>
 80069fe:	2300      	movs	r3, #0
 8006a00:	930d      	str	r3, [sp, #52]	; 0x34
 8006a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a04:	43db      	mvns	r3, r3
 8006a06:	17db      	asrs	r3, r3, #31
 8006a08:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a12:	4013      	ands	r3, r2
 8006a14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	dc34      	bgt.n	8006a88 <_printf_float+0x3a8>
 8006a1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a22:	4293      	cmp	r3, r2
 8006a24:	db3d      	blt.n	8006aa2 <_printf_float+0x3c2>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	07db      	lsls	r3, r3, #31
 8006a2a:	d43a      	bmi.n	8006aa2 <_printf_float+0x3c2>
 8006a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a30:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	1a52      	subs	r2, r2, r1
 8006a36:	920a      	str	r2, [sp, #40]	; 0x28
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	dd00      	ble.n	8006a3e <_printf_float+0x35e>
 8006a3c:	930a      	str	r3, [sp, #40]	; 0x28
 8006a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	dc36      	bgt.n	8006ab2 <_printf_float+0x3d2>
 8006a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a46:	2500      	movs	r5, #0
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	17db      	asrs	r3, r3, #31
 8006a4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a54:	1a9b      	subs	r3, r3, r2
 8006a56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a58:	400a      	ands	r2, r1
 8006a5a:	1a9b      	subs	r3, r3, r2
 8006a5c:	42ab      	cmp	r3, r5
 8006a5e:	dc00      	bgt.n	8006a62 <_printf_float+0x382>
 8006a60:	e772      	b.n	8006948 <_printf_float+0x268>
 8006a62:	0022      	movs	r2, r4
 8006a64:	2301      	movs	r3, #1
 8006a66:	0038      	movs	r0, r7
 8006a68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a6a:	321a      	adds	r2, #26
 8006a6c:	47b0      	blx	r6
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	d100      	bne.n	8006a74 <_printf_float+0x394>
 8006a72:	e693      	b.n	800679c <_printf_float+0xbc>
 8006a74:	3501      	adds	r5, #1
 8006a76:	e7ea      	b.n	8006a4e <_printf_float+0x36e>
 8006a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a7a:	002a      	movs	r2, r5
 8006a7c:	0038      	movs	r0, r7
 8006a7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a80:	47b0      	blx	r6
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d1bb      	bne.n	80069fe <_printf_float+0x31e>
 8006a86:	e689      	b.n	800679c <_printf_float+0xbc>
 8006a88:	0022      	movs	r2, r4
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	0038      	movs	r0, r7
 8006a8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a90:	321a      	adds	r2, #26
 8006a92:	47b0      	blx	r6
 8006a94:	1c43      	adds	r3, r0, #1
 8006a96:	d100      	bne.n	8006a9a <_printf_float+0x3ba>
 8006a98:	e680      	b.n	800679c <_printf_float+0xbc>
 8006a9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	930d      	str	r3, [sp, #52]	; 0x34
 8006aa0:	e7b3      	b.n	8006a0a <_printf_float+0x32a>
 8006aa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006aa4:	0038      	movs	r0, r7
 8006aa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aa8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aaa:	47b0      	blx	r6
 8006aac:	1c43      	adds	r3, r0, #1
 8006aae:	d1bd      	bne.n	8006a2c <_printf_float+0x34c>
 8006ab0:	e674      	b.n	800679c <_printf_float+0xbc>
 8006ab2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab4:	0038      	movs	r0, r7
 8006ab6:	18ea      	adds	r2, r5, r3
 8006ab8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006abc:	47b0      	blx	r6
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	d1c0      	bne.n	8006a44 <_printf_float+0x364>
 8006ac2:	e66b      	b.n	800679c <_printf_float+0xbc>
 8006ac4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	dc02      	bgt.n	8006ad0 <_printf_float+0x3f0>
 8006aca:	2301      	movs	r3, #1
 8006acc:	421a      	tst	r2, r3
 8006ace:	d034      	beq.n	8006b3a <_printf_float+0x45a>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	002a      	movs	r2, r5
 8006ad4:	0038      	movs	r0, r7
 8006ad6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ad8:	47b0      	blx	r6
 8006ada:	1c43      	adds	r3, r0, #1
 8006adc:	d100      	bne.n	8006ae0 <_printf_float+0x400>
 8006ade:	e65d      	b.n	800679c <_printf_float+0xbc>
 8006ae0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ae2:	0038      	movs	r0, r7
 8006ae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ae6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ae8:	47b0      	blx	r6
 8006aea:	1c43      	adds	r3, r0, #1
 8006aec:	d100      	bne.n	8006af0 <_printf_float+0x410>
 8006aee:	e655      	b.n	800679c <_printf_float+0xbc>
 8006af0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006af2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006af4:	2200      	movs	r2, #0
 8006af6:	2300      	movs	r3, #0
 8006af8:	f7f9 fca6 	bl	8000448 <__aeabi_dcmpeq>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	d11a      	bne.n	8006b36 <_printf_float+0x456>
 8006b00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b02:	1c6a      	adds	r2, r5, #1
 8006b04:	3b01      	subs	r3, #1
 8006b06:	0038      	movs	r0, r7
 8006b08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b0a:	47b0      	blx	r6
 8006b0c:	1c43      	adds	r3, r0, #1
 8006b0e:	d10e      	bne.n	8006b2e <_printf_float+0x44e>
 8006b10:	e644      	b.n	800679c <_printf_float+0xbc>
 8006b12:	0022      	movs	r2, r4
 8006b14:	2301      	movs	r3, #1
 8006b16:	0038      	movs	r0, r7
 8006b18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b1a:	321a      	adds	r2, #26
 8006b1c:	47b0      	blx	r6
 8006b1e:	1c43      	adds	r3, r0, #1
 8006b20:	d100      	bne.n	8006b24 <_printf_float+0x444>
 8006b22:	e63b      	b.n	800679c <_printf_float+0xbc>
 8006b24:	3501      	adds	r5, #1
 8006b26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	42ab      	cmp	r3, r5
 8006b2c:	dcf1      	bgt.n	8006b12 <_printf_float+0x432>
 8006b2e:	0022      	movs	r2, r4
 8006b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b32:	3250      	adds	r2, #80	; 0x50
 8006b34:	e6da      	b.n	80068ec <_printf_float+0x20c>
 8006b36:	2500      	movs	r5, #0
 8006b38:	e7f5      	b.n	8006b26 <_printf_float+0x446>
 8006b3a:	002a      	movs	r2, r5
 8006b3c:	e7e3      	b.n	8006b06 <_printf_float+0x426>
 8006b3e:	0022      	movs	r2, r4
 8006b40:	2301      	movs	r3, #1
 8006b42:	0038      	movs	r0, r7
 8006b44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b46:	3219      	adds	r2, #25
 8006b48:	47b0      	blx	r6
 8006b4a:	1c43      	adds	r3, r0, #1
 8006b4c:	d100      	bne.n	8006b50 <_printf_float+0x470>
 8006b4e:	e625      	b.n	800679c <_printf_float+0xbc>
 8006b50:	3501      	adds	r5, #1
 8006b52:	68e3      	ldr	r3, [r4, #12]
 8006b54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b56:	1a9b      	subs	r3, r3, r2
 8006b58:	42ab      	cmp	r3, r5
 8006b5a:	dcf0      	bgt.n	8006b3e <_printf_float+0x45e>
 8006b5c:	e6f8      	b.n	8006950 <_printf_float+0x270>
 8006b5e:	2500      	movs	r5, #0
 8006b60:	e7f7      	b.n	8006b52 <_printf_float+0x472>
 8006b62:	46c0      	nop			; (mov r8, r8)

08006b64 <_printf_common>:
 8006b64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b66:	0015      	movs	r5, r2
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	688a      	ldr	r2, [r1, #8]
 8006b6c:	690b      	ldr	r3, [r1, #16]
 8006b6e:	000c      	movs	r4, r1
 8006b70:	9000      	str	r0, [sp, #0]
 8006b72:	4293      	cmp	r3, r2
 8006b74:	da00      	bge.n	8006b78 <_printf_common+0x14>
 8006b76:	0013      	movs	r3, r2
 8006b78:	0022      	movs	r2, r4
 8006b7a:	602b      	str	r3, [r5, #0]
 8006b7c:	3243      	adds	r2, #67	; 0x43
 8006b7e:	7812      	ldrb	r2, [r2, #0]
 8006b80:	2a00      	cmp	r2, #0
 8006b82:	d001      	beq.n	8006b88 <_printf_common+0x24>
 8006b84:	3301      	adds	r3, #1
 8006b86:	602b      	str	r3, [r5, #0]
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	069b      	lsls	r3, r3, #26
 8006b8c:	d502      	bpl.n	8006b94 <_printf_common+0x30>
 8006b8e:	682b      	ldr	r3, [r5, #0]
 8006b90:	3302      	adds	r3, #2
 8006b92:	602b      	str	r3, [r5, #0]
 8006b94:	6822      	ldr	r2, [r4, #0]
 8006b96:	2306      	movs	r3, #6
 8006b98:	0017      	movs	r7, r2
 8006b9a:	401f      	ands	r7, r3
 8006b9c:	421a      	tst	r2, r3
 8006b9e:	d027      	beq.n	8006bf0 <_printf_common+0x8c>
 8006ba0:	0023      	movs	r3, r4
 8006ba2:	3343      	adds	r3, #67	; 0x43
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	1e5a      	subs	r2, r3, #1
 8006ba8:	4193      	sbcs	r3, r2
 8006baa:	6822      	ldr	r2, [r4, #0]
 8006bac:	0692      	lsls	r2, r2, #26
 8006bae:	d430      	bmi.n	8006c12 <_printf_common+0xae>
 8006bb0:	0022      	movs	r2, r4
 8006bb2:	9901      	ldr	r1, [sp, #4]
 8006bb4:	9800      	ldr	r0, [sp, #0]
 8006bb6:	9e08      	ldr	r6, [sp, #32]
 8006bb8:	3243      	adds	r2, #67	; 0x43
 8006bba:	47b0      	blx	r6
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	d025      	beq.n	8006c0c <_printf_common+0xa8>
 8006bc0:	2306      	movs	r3, #6
 8006bc2:	6820      	ldr	r0, [r4, #0]
 8006bc4:	682a      	ldr	r2, [r5, #0]
 8006bc6:	68e1      	ldr	r1, [r4, #12]
 8006bc8:	2500      	movs	r5, #0
 8006bca:	4003      	ands	r3, r0
 8006bcc:	2b04      	cmp	r3, #4
 8006bce:	d103      	bne.n	8006bd8 <_printf_common+0x74>
 8006bd0:	1a8d      	subs	r5, r1, r2
 8006bd2:	43eb      	mvns	r3, r5
 8006bd4:	17db      	asrs	r3, r3, #31
 8006bd6:	401d      	ands	r5, r3
 8006bd8:	68a3      	ldr	r3, [r4, #8]
 8006bda:	6922      	ldr	r2, [r4, #16]
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	dd01      	ble.n	8006be4 <_printf_common+0x80>
 8006be0:	1a9b      	subs	r3, r3, r2
 8006be2:	18ed      	adds	r5, r5, r3
 8006be4:	2700      	movs	r7, #0
 8006be6:	42bd      	cmp	r5, r7
 8006be8:	d120      	bne.n	8006c2c <_printf_common+0xc8>
 8006bea:	2000      	movs	r0, #0
 8006bec:	e010      	b.n	8006c10 <_printf_common+0xac>
 8006bee:	3701      	adds	r7, #1
 8006bf0:	68e3      	ldr	r3, [r4, #12]
 8006bf2:	682a      	ldr	r2, [r5, #0]
 8006bf4:	1a9b      	subs	r3, r3, r2
 8006bf6:	42bb      	cmp	r3, r7
 8006bf8:	ddd2      	ble.n	8006ba0 <_printf_common+0x3c>
 8006bfa:	0022      	movs	r2, r4
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	9901      	ldr	r1, [sp, #4]
 8006c00:	9800      	ldr	r0, [sp, #0]
 8006c02:	9e08      	ldr	r6, [sp, #32]
 8006c04:	3219      	adds	r2, #25
 8006c06:	47b0      	blx	r6
 8006c08:	1c43      	adds	r3, r0, #1
 8006c0a:	d1f0      	bne.n	8006bee <_printf_common+0x8a>
 8006c0c:	2001      	movs	r0, #1
 8006c0e:	4240      	negs	r0, r0
 8006c10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c12:	2030      	movs	r0, #48	; 0x30
 8006c14:	18e1      	adds	r1, r4, r3
 8006c16:	3143      	adds	r1, #67	; 0x43
 8006c18:	7008      	strb	r0, [r1, #0]
 8006c1a:	0021      	movs	r1, r4
 8006c1c:	1c5a      	adds	r2, r3, #1
 8006c1e:	3145      	adds	r1, #69	; 0x45
 8006c20:	7809      	ldrb	r1, [r1, #0]
 8006c22:	18a2      	adds	r2, r4, r2
 8006c24:	3243      	adds	r2, #67	; 0x43
 8006c26:	3302      	adds	r3, #2
 8006c28:	7011      	strb	r1, [r2, #0]
 8006c2a:	e7c1      	b.n	8006bb0 <_printf_common+0x4c>
 8006c2c:	0022      	movs	r2, r4
 8006c2e:	2301      	movs	r3, #1
 8006c30:	9901      	ldr	r1, [sp, #4]
 8006c32:	9800      	ldr	r0, [sp, #0]
 8006c34:	9e08      	ldr	r6, [sp, #32]
 8006c36:	321a      	adds	r2, #26
 8006c38:	47b0      	blx	r6
 8006c3a:	1c43      	adds	r3, r0, #1
 8006c3c:	d0e6      	beq.n	8006c0c <_printf_common+0xa8>
 8006c3e:	3701      	adds	r7, #1
 8006c40:	e7d1      	b.n	8006be6 <_printf_common+0x82>
	...

08006c44 <_printf_i>:
 8006c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c46:	b08b      	sub	sp, #44	; 0x2c
 8006c48:	9206      	str	r2, [sp, #24]
 8006c4a:	000a      	movs	r2, r1
 8006c4c:	3243      	adds	r2, #67	; 0x43
 8006c4e:	9307      	str	r3, [sp, #28]
 8006c50:	9005      	str	r0, [sp, #20]
 8006c52:	9204      	str	r2, [sp, #16]
 8006c54:	7e0a      	ldrb	r2, [r1, #24]
 8006c56:	000c      	movs	r4, r1
 8006c58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c5a:	2a78      	cmp	r2, #120	; 0x78
 8006c5c:	d807      	bhi.n	8006c6e <_printf_i+0x2a>
 8006c5e:	2a62      	cmp	r2, #98	; 0x62
 8006c60:	d809      	bhi.n	8006c76 <_printf_i+0x32>
 8006c62:	2a00      	cmp	r2, #0
 8006c64:	d100      	bne.n	8006c68 <_printf_i+0x24>
 8006c66:	e0c1      	b.n	8006dec <_printf_i+0x1a8>
 8006c68:	2a58      	cmp	r2, #88	; 0x58
 8006c6a:	d100      	bne.n	8006c6e <_printf_i+0x2a>
 8006c6c:	e08c      	b.n	8006d88 <_printf_i+0x144>
 8006c6e:	0026      	movs	r6, r4
 8006c70:	3642      	adds	r6, #66	; 0x42
 8006c72:	7032      	strb	r2, [r6, #0]
 8006c74:	e022      	b.n	8006cbc <_printf_i+0x78>
 8006c76:	0010      	movs	r0, r2
 8006c78:	3863      	subs	r0, #99	; 0x63
 8006c7a:	2815      	cmp	r0, #21
 8006c7c:	d8f7      	bhi.n	8006c6e <_printf_i+0x2a>
 8006c7e:	f7f9 fa53 	bl	8000128 <__gnu_thumb1_case_shi>
 8006c82:	0016      	.short	0x0016
 8006c84:	fff6001f 	.word	0xfff6001f
 8006c88:	fff6fff6 	.word	0xfff6fff6
 8006c8c:	001ffff6 	.word	0x001ffff6
 8006c90:	fff6fff6 	.word	0xfff6fff6
 8006c94:	fff6fff6 	.word	0xfff6fff6
 8006c98:	003600a8 	.word	0x003600a8
 8006c9c:	fff6009a 	.word	0xfff6009a
 8006ca0:	00b9fff6 	.word	0x00b9fff6
 8006ca4:	0036fff6 	.word	0x0036fff6
 8006ca8:	fff6fff6 	.word	0xfff6fff6
 8006cac:	009e      	.short	0x009e
 8006cae:	0026      	movs	r6, r4
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	3642      	adds	r6, #66	; 0x42
 8006cb4:	1d11      	adds	r1, r2, #4
 8006cb6:	6019      	str	r1, [r3, #0]
 8006cb8:	6813      	ldr	r3, [r2, #0]
 8006cba:	7033      	strb	r3, [r6, #0]
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e0a7      	b.n	8006e10 <_printf_i+0x1cc>
 8006cc0:	6808      	ldr	r0, [r1, #0]
 8006cc2:	6819      	ldr	r1, [r3, #0]
 8006cc4:	1d0a      	adds	r2, r1, #4
 8006cc6:	0605      	lsls	r5, r0, #24
 8006cc8:	d50b      	bpl.n	8006ce2 <_printf_i+0x9e>
 8006cca:	680d      	ldr	r5, [r1, #0]
 8006ccc:	601a      	str	r2, [r3, #0]
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	da03      	bge.n	8006cda <_printf_i+0x96>
 8006cd2:	232d      	movs	r3, #45	; 0x2d
 8006cd4:	9a04      	ldr	r2, [sp, #16]
 8006cd6:	426d      	negs	r5, r5
 8006cd8:	7013      	strb	r3, [r2, #0]
 8006cda:	4b61      	ldr	r3, [pc, #388]	; (8006e60 <_printf_i+0x21c>)
 8006cdc:	270a      	movs	r7, #10
 8006cde:	9303      	str	r3, [sp, #12]
 8006ce0:	e01b      	b.n	8006d1a <_printf_i+0xd6>
 8006ce2:	680d      	ldr	r5, [r1, #0]
 8006ce4:	601a      	str	r2, [r3, #0]
 8006ce6:	0641      	lsls	r1, r0, #25
 8006ce8:	d5f1      	bpl.n	8006cce <_printf_i+0x8a>
 8006cea:	b22d      	sxth	r5, r5
 8006cec:	e7ef      	b.n	8006cce <_printf_i+0x8a>
 8006cee:	680d      	ldr	r5, [r1, #0]
 8006cf0:	6819      	ldr	r1, [r3, #0]
 8006cf2:	1d08      	adds	r0, r1, #4
 8006cf4:	6018      	str	r0, [r3, #0]
 8006cf6:	062e      	lsls	r6, r5, #24
 8006cf8:	d501      	bpl.n	8006cfe <_printf_i+0xba>
 8006cfa:	680d      	ldr	r5, [r1, #0]
 8006cfc:	e003      	b.n	8006d06 <_printf_i+0xc2>
 8006cfe:	066d      	lsls	r5, r5, #25
 8006d00:	d5fb      	bpl.n	8006cfa <_printf_i+0xb6>
 8006d02:	680d      	ldr	r5, [r1, #0]
 8006d04:	b2ad      	uxth	r5, r5
 8006d06:	4b56      	ldr	r3, [pc, #344]	; (8006e60 <_printf_i+0x21c>)
 8006d08:	2708      	movs	r7, #8
 8006d0a:	9303      	str	r3, [sp, #12]
 8006d0c:	2a6f      	cmp	r2, #111	; 0x6f
 8006d0e:	d000      	beq.n	8006d12 <_printf_i+0xce>
 8006d10:	3702      	adds	r7, #2
 8006d12:	0023      	movs	r3, r4
 8006d14:	2200      	movs	r2, #0
 8006d16:	3343      	adds	r3, #67	; 0x43
 8006d18:	701a      	strb	r2, [r3, #0]
 8006d1a:	6863      	ldr	r3, [r4, #4]
 8006d1c:	60a3      	str	r3, [r4, #8]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	db03      	blt.n	8006d2a <_printf_i+0xe6>
 8006d22:	2204      	movs	r2, #4
 8006d24:	6821      	ldr	r1, [r4, #0]
 8006d26:	4391      	bics	r1, r2
 8006d28:	6021      	str	r1, [r4, #0]
 8006d2a:	2d00      	cmp	r5, #0
 8006d2c:	d102      	bne.n	8006d34 <_printf_i+0xf0>
 8006d2e:	9e04      	ldr	r6, [sp, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00c      	beq.n	8006d4e <_printf_i+0x10a>
 8006d34:	9e04      	ldr	r6, [sp, #16]
 8006d36:	0028      	movs	r0, r5
 8006d38:	0039      	movs	r1, r7
 8006d3a:	f7f9 fa85 	bl	8000248 <__aeabi_uidivmod>
 8006d3e:	9b03      	ldr	r3, [sp, #12]
 8006d40:	3e01      	subs	r6, #1
 8006d42:	5c5b      	ldrb	r3, [r3, r1]
 8006d44:	7033      	strb	r3, [r6, #0]
 8006d46:	002b      	movs	r3, r5
 8006d48:	0005      	movs	r5, r0
 8006d4a:	429f      	cmp	r7, r3
 8006d4c:	d9f3      	bls.n	8006d36 <_printf_i+0xf2>
 8006d4e:	2f08      	cmp	r7, #8
 8006d50:	d109      	bne.n	8006d66 <_printf_i+0x122>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	07db      	lsls	r3, r3, #31
 8006d56:	d506      	bpl.n	8006d66 <_printf_i+0x122>
 8006d58:	6863      	ldr	r3, [r4, #4]
 8006d5a:	6922      	ldr	r2, [r4, #16]
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	dc02      	bgt.n	8006d66 <_printf_i+0x122>
 8006d60:	2330      	movs	r3, #48	; 0x30
 8006d62:	3e01      	subs	r6, #1
 8006d64:	7033      	strb	r3, [r6, #0]
 8006d66:	9b04      	ldr	r3, [sp, #16]
 8006d68:	1b9b      	subs	r3, r3, r6
 8006d6a:	6123      	str	r3, [r4, #16]
 8006d6c:	9b07      	ldr	r3, [sp, #28]
 8006d6e:	0021      	movs	r1, r4
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	9805      	ldr	r0, [sp, #20]
 8006d74:	9b06      	ldr	r3, [sp, #24]
 8006d76:	aa09      	add	r2, sp, #36	; 0x24
 8006d78:	f7ff fef4 	bl	8006b64 <_printf_common>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d14c      	bne.n	8006e1a <_printf_i+0x1d6>
 8006d80:	2001      	movs	r0, #1
 8006d82:	4240      	negs	r0, r0
 8006d84:	b00b      	add	sp, #44	; 0x2c
 8006d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d88:	3145      	adds	r1, #69	; 0x45
 8006d8a:	700a      	strb	r2, [r1, #0]
 8006d8c:	4a34      	ldr	r2, [pc, #208]	; (8006e60 <_printf_i+0x21c>)
 8006d8e:	9203      	str	r2, [sp, #12]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	6821      	ldr	r1, [r4, #0]
 8006d94:	ca20      	ldmia	r2!, {r5}
 8006d96:	601a      	str	r2, [r3, #0]
 8006d98:	0608      	lsls	r0, r1, #24
 8006d9a:	d516      	bpl.n	8006dca <_printf_i+0x186>
 8006d9c:	07cb      	lsls	r3, r1, #31
 8006d9e:	d502      	bpl.n	8006da6 <_printf_i+0x162>
 8006da0:	2320      	movs	r3, #32
 8006da2:	4319      	orrs	r1, r3
 8006da4:	6021      	str	r1, [r4, #0]
 8006da6:	2710      	movs	r7, #16
 8006da8:	2d00      	cmp	r5, #0
 8006daa:	d1b2      	bne.n	8006d12 <_printf_i+0xce>
 8006dac:	2320      	movs	r3, #32
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	439a      	bics	r2, r3
 8006db2:	6022      	str	r2, [r4, #0]
 8006db4:	e7ad      	b.n	8006d12 <_printf_i+0xce>
 8006db6:	2220      	movs	r2, #32
 8006db8:	6809      	ldr	r1, [r1, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	6022      	str	r2, [r4, #0]
 8006dbe:	0022      	movs	r2, r4
 8006dc0:	2178      	movs	r1, #120	; 0x78
 8006dc2:	3245      	adds	r2, #69	; 0x45
 8006dc4:	7011      	strb	r1, [r2, #0]
 8006dc6:	4a27      	ldr	r2, [pc, #156]	; (8006e64 <_printf_i+0x220>)
 8006dc8:	e7e1      	b.n	8006d8e <_printf_i+0x14a>
 8006dca:	0648      	lsls	r0, r1, #25
 8006dcc:	d5e6      	bpl.n	8006d9c <_printf_i+0x158>
 8006dce:	b2ad      	uxth	r5, r5
 8006dd0:	e7e4      	b.n	8006d9c <_printf_i+0x158>
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	680d      	ldr	r5, [r1, #0]
 8006dd6:	1d10      	adds	r0, r2, #4
 8006dd8:	6949      	ldr	r1, [r1, #20]
 8006dda:	6018      	str	r0, [r3, #0]
 8006ddc:	6813      	ldr	r3, [r2, #0]
 8006dde:	062e      	lsls	r6, r5, #24
 8006de0:	d501      	bpl.n	8006de6 <_printf_i+0x1a2>
 8006de2:	6019      	str	r1, [r3, #0]
 8006de4:	e002      	b.n	8006dec <_printf_i+0x1a8>
 8006de6:	066d      	lsls	r5, r5, #25
 8006de8:	d5fb      	bpl.n	8006de2 <_printf_i+0x19e>
 8006dea:	8019      	strh	r1, [r3, #0]
 8006dec:	2300      	movs	r3, #0
 8006dee:	9e04      	ldr	r6, [sp, #16]
 8006df0:	6123      	str	r3, [r4, #16]
 8006df2:	e7bb      	b.n	8006d6c <_printf_i+0x128>
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	1d11      	adds	r1, r2, #4
 8006df8:	6019      	str	r1, [r3, #0]
 8006dfa:	6816      	ldr	r6, [r2, #0]
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	0030      	movs	r0, r6
 8006e00:	6862      	ldr	r2, [r4, #4]
 8006e02:	f001 fb35 	bl	8008470 <memchr>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	d001      	beq.n	8006e0e <_printf_i+0x1ca>
 8006e0a:	1b80      	subs	r0, r0, r6
 8006e0c:	6060      	str	r0, [r4, #4]
 8006e0e:	6863      	ldr	r3, [r4, #4]
 8006e10:	6123      	str	r3, [r4, #16]
 8006e12:	2300      	movs	r3, #0
 8006e14:	9a04      	ldr	r2, [sp, #16]
 8006e16:	7013      	strb	r3, [r2, #0]
 8006e18:	e7a8      	b.n	8006d6c <_printf_i+0x128>
 8006e1a:	6923      	ldr	r3, [r4, #16]
 8006e1c:	0032      	movs	r2, r6
 8006e1e:	9906      	ldr	r1, [sp, #24]
 8006e20:	9805      	ldr	r0, [sp, #20]
 8006e22:	9d07      	ldr	r5, [sp, #28]
 8006e24:	47a8      	blx	r5
 8006e26:	1c43      	adds	r3, r0, #1
 8006e28:	d0aa      	beq.n	8006d80 <_printf_i+0x13c>
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	079b      	lsls	r3, r3, #30
 8006e2e:	d415      	bmi.n	8006e5c <_printf_i+0x218>
 8006e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e32:	68e0      	ldr	r0, [r4, #12]
 8006e34:	4298      	cmp	r0, r3
 8006e36:	daa5      	bge.n	8006d84 <_printf_i+0x140>
 8006e38:	0018      	movs	r0, r3
 8006e3a:	e7a3      	b.n	8006d84 <_printf_i+0x140>
 8006e3c:	0022      	movs	r2, r4
 8006e3e:	2301      	movs	r3, #1
 8006e40:	9906      	ldr	r1, [sp, #24]
 8006e42:	9805      	ldr	r0, [sp, #20]
 8006e44:	9e07      	ldr	r6, [sp, #28]
 8006e46:	3219      	adds	r2, #25
 8006e48:	47b0      	blx	r6
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	d098      	beq.n	8006d80 <_printf_i+0x13c>
 8006e4e:	3501      	adds	r5, #1
 8006e50:	68e3      	ldr	r3, [r4, #12]
 8006e52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e54:	1a9b      	subs	r3, r3, r2
 8006e56:	42ab      	cmp	r3, r5
 8006e58:	dcf0      	bgt.n	8006e3c <_printf_i+0x1f8>
 8006e5a:	e7e9      	b.n	8006e30 <_printf_i+0x1ec>
 8006e5c:	2500      	movs	r5, #0
 8006e5e:	e7f7      	b.n	8006e50 <_printf_i+0x20c>
 8006e60:	08009516 	.word	0x08009516
 8006e64:	08009527 	.word	0x08009527

08006e68 <_puts_r>:
 8006e68:	b570      	push	{r4, r5, r6, lr}
 8006e6a:	0005      	movs	r5, r0
 8006e6c:	000e      	movs	r6, r1
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	d004      	beq.n	8006e7c <_puts_r+0x14>
 8006e72:	6983      	ldr	r3, [r0, #24]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d101      	bne.n	8006e7c <_puts_r+0x14>
 8006e78:	f001 f9dc 	bl	8008234 <__sinit>
 8006e7c:	69ab      	ldr	r3, [r5, #24]
 8006e7e:	68ac      	ldr	r4, [r5, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d102      	bne.n	8006e8a <_puts_r+0x22>
 8006e84:	0028      	movs	r0, r5
 8006e86:	f001 f9d5 	bl	8008234 <__sinit>
 8006e8a:	4b2d      	ldr	r3, [pc, #180]	; (8006f40 <_puts_r+0xd8>)
 8006e8c:	429c      	cmp	r4, r3
 8006e8e:	d122      	bne.n	8006ed6 <_puts_r+0x6e>
 8006e90:	686c      	ldr	r4, [r5, #4]
 8006e92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e94:	07db      	lsls	r3, r3, #31
 8006e96:	d405      	bmi.n	8006ea4 <_puts_r+0x3c>
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	059b      	lsls	r3, r3, #22
 8006e9c:	d402      	bmi.n	8006ea4 <_puts_r+0x3c>
 8006e9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ea0:	f001 fa6d 	bl	800837e <__retarget_lock_acquire_recursive>
 8006ea4:	89a3      	ldrh	r3, [r4, #12]
 8006ea6:	071b      	lsls	r3, r3, #28
 8006ea8:	d502      	bpl.n	8006eb0 <_puts_r+0x48>
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d129      	bne.n	8006f04 <_puts_r+0x9c>
 8006eb0:	0021      	movs	r1, r4
 8006eb2:	0028      	movs	r0, r5
 8006eb4:	f000 f972 	bl	800719c <__swsetup_r>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d023      	beq.n	8006f04 <_puts_r+0x9c>
 8006ebc:	2501      	movs	r5, #1
 8006ebe:	426d      	negs	r5, r5
 8006ec0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ec2:	07db      	lsls	r3, r3, #31
 8006ec4:	d405      	bmi.n	8006ed2 <_puts_r+0x6a>
 8006ec6:	89a3      	ldrh	r3, [r4, #12]
 8006ec8:	059b      	lsls	r3, r3, #22
 8006eca:	d402      	bmi.n	8006ed2 <_puts_r+0x6a>
 8006ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ece:	f001 fa57 	bl	8008380 <__retarget_lock_release_recursive>
 8006ed2:	0028      	movs	r0, r5
 8006ed4:	bd70      	pop	{r4, r5, r6, pc}
 8006ed6:	4b1b      	ldr	r3, [pc, #108]	; (8006f44 <_puts_r+0xdc>)
 8006ed8:	429c      	cmp	r4, r3
 8006eda:	d101      	bne.n	8006ee0 <_puts_r+0x78>
 8006edc:	68ac      	ldr	r4, [r5, #8]
 8006ede:	e7d8      	b.n	8006e92 <_puts_r+0x2a>
 8006ee0:	4b19      	ldr	r3, [pc, #100]	; (8006f48 <_puts_r+0xe0>)
 8006ee2:	429c      	cmp	r4, r3
 8006ee4:	d1d5      	bne.n	8006e92 <_puts_r+0x2a>
 8006ee6:	68ec      	ldr	r4, [r5, #12]
 8006ee8:	e7d3      	b.n	8006e92 <_puts_r+0x2a>
 8006eea:	3601      	adds	r6, #1
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	da04      	bge.n	8006efc <_puts_r+0x94>
 8006ef2:	69a2      	ldr	r2, [r4, #24]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	dc16      	bgt.n	8006f26 <_puts_r+0xbe>
 8006ef8:	290a      	cmp	r1, #10
 8006efa:	d014      	beq.n	8006f26 <_puts_r+0xbe>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	6022      	str	r2, [r4, #0]
 8006f02:	7019      	strb	r1, [r3, #0]
 8006f04:	68a3      	ldr	r3, [r4, #8]
 8006f06:	7831      	ldrb	r1, [r6, #0]
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	2900      	cmp	r1, #0
 8006f0c:	d1ed      	bne.n	8006eea <_puts_r+0x82>
 8006f0e:	60a3      	str	r3, [r4, #8]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	da0f      	bge.n	8006f34 <_puts_r+0xcc>
 8006f14:	0028      	movs	r0, r5
 8006f16:	0022      	movs	r2, r4
 8006f18:	310a      	adds	r1, #10
 8006f1a:	f000 f8e9 	bl	80070f0 <__swbuf_r>
 8006f1e:	250a      	movs	r5, #10
 8006f20:	1c43      	adds	r3, r0, #1
 8006f22:	d1cd      	bne.n	8006ec0 <_puts_r+0x58>
 8006f24:	e7ca      	b.n	8006ebc <_puts_r+0x54>
 8006f26:	0022      	movs	r2, r4
 8006f28:	0028      	movs	r0, r5
 8006f2a:	f000 f8e1 	bl	80070f0 <__swbuf_r>
 8006f2e:	1c43      	adds	r3, r0, #1
 8006f30:	d1e8      	bne.n	8006f04 <_puts_r+0x9c>
 8006f32:	e7c3      	b.n	8006ebc <_puts_r+0x54>
 8006f34:	250a      	movs	r5, #10
 8006f36:	6823      	ldr	r3, [r4, #0]
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	6022      	str	r2, [r4, #0]
 8006f3c:	701d      	strb	r5, [r3, #0]
 8006f3e:	e7bf      	b.n	8006ec0 <_puts_r+0x58>
 8006f40:	080095e8 	.word	0x080095e8
 8006f44:	08009608 	.word	0x08009608
 8006f48:	080095c8 	.word	0x080095c8

08006f4c <puts>:
 8006f4c:	b510      	push	{r4, lr}
 8006f4e:	4b03      	ldr	r3, [pc, #12]	; (8006f5c <puts+0x10>)
 8006f50:	0001      	movs	r1, r0
 8006f52:	6818      	ldr	r0, [r3, #0]
 8006f54:	f7ff ff88 	bl	8006e68 <_puts_r>
 8006f58:	bd10      	pop	{r4, pc}
 8006f5a:	46c0      	nop			; (mov r8, r8)
 8006f5c:	2000000c 	.word	0x2000000c

08006f60 <setvbuf>:
 8006f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f62:	001d      	movs	r5, r3
 8006f64:	4b5d      	ldr	r3, [pc, #372]	; (80070dc <setvbuf+0x17c>)
 8006f66:	b085      	sub	sp, #20
 8006f68:	681e      	ldr	r6, [r3, #0]
 8006f6a:	0004      	movs	r4, r0
 8006f6c:	000f      	movs	r7, r1
 8006f6e:	9200      	str	r2, [sp, #0]
 8006f70:	2e00      	cmp	r6, #0
 8006f72:	d005      	beq.n	8006f80 <setvbuf+0x20>
 8006f74:	69b3      	ldr	r3, [r6, #24]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d102      	bne.n	8006f80 <setvbuf+0x20>
 8006f7a:	0030      	movs	r0, r6
 8006f7c:	f001 f95a 	bl	8008234 <__sinit>
 8006f80:	4b57      	ldr	r3, [pc, #348]	; (80070e0 <setvbuf+0x180>)
 8006f82:	429c      	cmp	r4, r3
 8006f84:	d161      	bne.n	800704a <setvbuf+0xea>
 8006f86:	6874      	ldr	r4, [r6, #4]
 8006f88:	9b00      	ldr	r3, [sp, #0]
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d005      	beq.n	8006f9a <setvbuf+0x3a>
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d900      	bls.n	8006f94 <setvbuf+0x34>
 8006f92:	e09d      	b.n	80070d0 <setvbuf+0x170>
 8006f94:	2d00      	cmp	r5, #0
 8006f96:	da00      	bge.n	8006f9a <setvbuf+0x3a>
 8006f98:	e09a      	b.n	80070d0 <setvbuf+0x170>
 8006f9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f9c:	07db      	lsls	r3, r3, #31
 8006f9e:	d405      	bmi.n	8006fac <setvbuf+0x4c>
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	059b      	lsls	r3, r3, #22
 8006fa4:	d402      	bmi.n	8006fac <setvbuf+0x4c>
 8006fa6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fa8:	f001 f9e9 	bl	800837e <__retarget_lock_acquire_recursive>
 8006fac:	0021      	movs	r1, r4
 8006fae:	0030      	movs	r0, r6
 8006fb0:	f001 f89e 	bl	80080f0 <_fflush_r>
 8006fb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fb6:	2900      	cmp	r1, #0
 8006fb8:	d008      	beq.n	8006fcc <setvbuf+0x6c>
 8006fba:	0023      	movs	r3, r4
 8006fbc:	3344      	adds	r3, #68	; 0x44
 8006fbe:	4299      	cmp	r1, r3
 8006fc0:	d002      	beq.n	8006fc8 <setvbuf+0x68>
 8006fc2:	0030      	movs	r0, r6
 8006fc4:	f001 fe30 	bl	8008c28 <_free_r>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	6363      	str	r3, [r4, #52]	; 0x34
 8006fcc:	2300      	movs	r3, #0
 8006fce:	61a3      	str	r3, [r4, #24]
 8006fd0:	6063      	str	r3, [r4, #4]
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	061b      	lsls	r3, r3, #24
 8006fd6:	d503      	bpl.n	8006fe0 <setvbuf+0x80>
 8006fd8:	0030      	movs	r0, r6
 8006fda:	6921      	ldr	r1, [r4, #16]
 8006fdc:	f001 fe24 	bl	8008c28 <_free_r>
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	4a40      	ldr	r2, [pc, #256]	; (80070e4 <setvbuf+0x184>)
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	9b00      	ldr	r3, [sp, #0]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d100      	bne.n	8006ff0 <setvbuf+0x90>
 8006fee:	e069      	b.n	80070c4 <setvbuf+0x164>
 8006ff0:	ab03      	add	r3, sp, #12
 8006ff2:	0021      	movs	r1, r4
 8006ff4:	0030      	movs	r0, r6
 8006ff6:	aa02      	add	r2, sp, #8
 8006ff8:	f001 f9c4 	bl	8008384 <__swhatbuf_r>
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	4303      	orrs	r3, r0
 8007000:	81a3      	strh	r3, [r4, #12]
 8007002:	2d00      	cmp	r5, #0
 8007004:	d12b      	bne.n	800705e <setvbuf+0xfe>
 8007006:	9d02      	ldr	r5, [sp, #8]
 8007008:	0028      	movs	r0, r5
 800700a:	f001 fa27 	bl	800845c <malloc>
 800700e:	1e07      	subs	r7, r0, #0
 8007010:	d153      	bne.n	80070ba <setvbuf+0x15a>
 8007012:	9b02      	ldr	r3, [sp, #8]
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	42ab      	cmp	r3, r5
 8007018:	d149      	bne.n	80070ae <setvbuf+0x14e>
 800701a:	2501      	movs	r5, #1
 800701c:	426d      	negs	r5, r5
 800701e:	2302      	movs	r3, #2
 8007020:	89a2      	ldrh	r2, [r4, #12]
 8007022:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007024:	4313      	orrs	r3, r2
 8007026:	2200      	movs	r2, #0
 8007028:	60a2      	str	r2, [r4, #8]
 800702a:	0022      	movs	r2, r4
 800702c:	3247      	adds	r2, #71	; 0x47
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	6122      	str	r2, [r4, #16]
 8007032:	2201      	movs	r2, #1
 8007034:	b21b      	sxth	r3, r3
 8007036:	81a3      	strh	r3, [r4, #12]
 8007038:	6162      	str	r2, [r4, #20]
 800703a:	4211      	tst	r1, r2
 800703c:	d134      	bne.n	80070a8 <setvbuf+0x148>
 800703e:	059b      	lsls	r3, r3, #22
 8007040:	d432      	bmi.n	80070a8 <setvbuf+0x148>
 8007042:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007044:	f001 f99c 	bl	8008380 <__retarget_lock_release_recursive>
 8007048:	e02e      	b.n	80070a8 <setvbuf+0x148>
 800704a:	4b27      	ldr	r3, [pc, #156]	; (80070e8 <setvbuf+0x188>)
 800704c:	429c      	cmp	r4, r3
 800704e:	d101      	bne.n	8007054 <setvbuf+0xf4>
 8007050:	68b4      	ldr	r4, [r6, #8]
 8007052:	e799      	b.n	8006f88 <setvbuf+0x28>
 8007054:	4b25      	ldr	r3, [pc, #148]	; (80070ec <setvbuf+0x18c>)
 8007056:	429c      	cmp	r4, r3
 8007058:	d196      	bne.n	8006f88 <setvbuf+0x28>
 800705a:	68f4      	ldr	r4, [r6, #12]
 800705c:	e794      	b.n	8006f88 <setvbuf+0x28>
 800705e:	2f00      	cmp	r7, #0
 8007060:	d0d2      	beq.n	8007008 <setvbuf+0xa8>
 8007062:	69b3      	ldr	r3, [r6, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d102      	bne.n	800706e <setvbuf+0x10e>
 8007068:	0030      	movs	r0, r6
 800706a:	f001 f8e3 	bl	8008234 <__sinit>
 800706e:	9b00      	ldr	r3, [sp, #0]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d102      	bne.n	800707a <setvbuf+0x11a>
 8007074:	89a2      	ldrh	r2, [r4, #12]
 8007076:	4313      	orrs	r3, r2
 8007078:	81a3      	strh	r3, [r4, #12]
 800707a:	89a2      	ldrh	r2, [r4, #12]
 800707c:	2308      	movs	r3, #8
 800707e:	0011      	movs	r1, r2
 8007080:	6027      	str	r7, [r4, #0]
 8007082:	6127      	str	r7, [r4, #16]
 8007084:	6165      	str	r5, [r4, #20]
 8007086:	4019      	ands	r1, r3
 8007088:	421a      	tst	r2, r3
 800708a:	d01f      	beq.n	80070cc <setvbuf+0x16c>
 800708c:	07d3      	lsls	r3, r2, #31
 800708e:	d51b      	bpl.n	80070c8 <setvbuf+0x168>
 8007090:	2300      	movs	r3, #0
 8007092:	426d      	negs	r5, r5
 8007094:	60a3      	str	r3, [r4, #8]
 8007096:	61a5      	str	r5, [r4, #24]
 8007098:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800709a:	2301      	movs	r3, #1
 800709c:	000d      	movs	r5, r1
 800709e:	401d      	ands	r5, r3
 80070a0:	4219      	tst	r1, r3
 80070a2:	d118      	bne.n	80070d6 <setvbuf+0x176>
 80070a4:	0593      	lsls	r3, r2, #22
 80070a6:	d5cc      	bpl.n	8007042 <setvbuf+0xe2>
 80070a8:	0028      	movs	r0, r5
 80070aa:	b005      	add	sp, #20
 80070ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070ae:	9801      	ldr	r0, [sp, #4]
 80070b0:	f001 f9d4 	bl	800845c <malloc>
 80070b4:	9d01      	ldr	r5, [sp, #4]
 80070b6:	1e07      	subs	r7, r0, #0
 80070b8:	d0af      	beq.n	800701a <setvbuf+0xba>
 80070ba:	2380      	movs	r3, #128	; 0x80
 80070bc:	89a2      	ldrh	r2, [r4, #12]
 80070be:	4313      	orrs	r3, r2
 80070c0:	81a3      	strh	r3, [r4, #12]
 80070c2:	e7ce      	b.n	8007062 <setvbuf+0x102>
 80070c4:	2500      	movs	r5, #0
 80070c6:	e7aa      	b.n	800701e <setvbuf+0xbe>
 80070c8:	60a5      	str	r5, [r4, #8]
 80070ca:	e7e5      	b.n	8007098 <setvbuf+0x138>
 80070cc:	60a1      	str	r1, [r4, #8]
 80070ce:	e7e3      	b.n	8007098 <setvbuf+0x138>
 80070d0:	2501      	movs	r5, #1
 80070d2:	426d      	negs	r5, r5
 80070d4:	e7e8      	b.n	80070a8 <setvbuf+0x148>
 80070d6:	2500      	movs	r5, #0
 80070d8:	e7e6      	b.n	80070a8 <setvbuf+0x148>
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	2000000c 	.word	0x2000000c
 80070e0:	080095e8 	.word	0x080095e8
 80070e4:	fffff35c 	.word	0xfffff35c
 80070e8:	08009608 	.word	0x08009608
 80070ec:	080095c8 	.word	0x080095c8

080070f0 <__swbuf_r>:
 80070f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f2:	0005      	movs	r5, r0
 80070f4:	000e      	movs	r6, r1
 80070f6:	0014      	movs	r4, r2
 80070f8:	2800      	cmp	r0, #0
 80070fa:	d004      	beq.n	8007106 <__swbuf_r+0x16>
 80070fc:	6983      	ldr	r3, [r0, #24]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <__swbuf_r+0x16>
 8007102:	f001 f897 	bl	8008234 <__sinit>
 8007106:	4b22      	ldr	r3, [pc, #136]	; (8007190 <__swbuf_r+0xa0>)
 8007108:	429c      	cmp	r4, r3
 800710a:	d12e      	bne.n	800716a <__swbuf_r+0x7a>
 800710c:	686c      	ldr	r4, [r5, #4]
 800710e:	69a3      	ldr	r3, [r4, #24]
 8007110:	60a3      	str	r3, [r4, #8]
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	071b      	lsls	r3, r3, #28
 8007116:	d532      	bpl.n	800717e <__swbuf_r+0x8e>
 8007118:	6923      	ldr	r3, [r4, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d02f      	beq.n	800717e <__swbuf_r+0x8e>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	6922      	ldr	r2, [r4, #16]
 8007122:	b2f7      	uxtb	r7, r6
 8007124:	1a98      	subs	r0, r3, r2
 8007126:	6963      	ldr	r3, [r4, #20]
 8007128:	b2f6      	uxtb	r6, r6
 800712a:	4283      	cmp	r3, r0
 800712c:	dc05      	bgt.n	800713a <__swbuf_r+0x4a>
 800712e:	0021      	movs	r1, r4
 8007130:	0028      	movs	r0, r5
 8007132:	f000 ffdd 	bl	80080f0 <_fflush_r>
 8007136:	2800      	cmp	r0, #0
 8007138:	d127      	bne.n	800718a <__swbuf_r+0x9a>
 800713a:	68a3      	ldr	r3, [r4, #8]
 800713c:	3001      	adds	r0, #1
 800713e:	3b01      	subs	r3, #1
 8007140:	60a3      	str	r3, [r4, #8]
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	6022      	str	r2, [r4, #0]
 8007148:	701f      	strb	r7, [r3, #0]
 800714a:	6963      	ldr	r3, [r4, #20]
 800714c:	4283      	cmp	r3, r0
 800714e:	d004      	beq.n	800715a <__swbuf_r+0x6a>
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	07db      	lsls	r3, r3, #31
 8007154:	d507      	bpl.n	8007166 <__swbuf_r+0x76>
 8007156:	2e0a      	cmp	r6, #10
 8007158:	d105      	bne.n	8007166 <__swbuf_r+0x76>
 800715a:	0021      	movs	r1, r4
 800715c:	0028      	movs	r0, r5
 800715e:	f000 ffc7 	bl	80080f0 <_fflush_r>
 8007162:	2800      	cmp	r0, #0
 8007164:	d111      	bne.n	800718a <__swbuf_r+0x9a>
 8007166:	0030      	movs	r0, r6
 8007168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800716a:	4b0a      	ldr	r3, [pc, #40]	; (8007194 <__swbuf_r+0xa4>)
 800716c:	429c      	cmp	r4, r3
 800716e:	d101      	bne.n	8007174 <__swbuf_r+0x84>
 8007170:	68ac      	ldr	r4, [r5, #8]
 8007172:	e7cc      	b.n	800710e <__swbuf_r+0x1e>
 8007174:	4b08      	ldr	r3, [pc, #32]	; (8007198 <__swbuf_r+0xa8>)
 8007176:	429c      	cmp	r4, r3
 8007178:	d1c9      	bne.n	800710e <__swbuf_r+0x1e>
 800717a:	68ec      	ldr	r4, [r5, #12]
 800717c:	e7c7      	b.n	800710e <__swbuf_r+0x1e>
 800717e:	0021      	movs	r1, r4
 8007180:	0028      	movs	r0, r5
 8007182:	f000 f80b 	bl	800719c <__swsetup_r>
 8007186:	2800      	cmp	r0, #0
 8007188:	d0c9      	beq.n	800711e <__swbuf_r+0x2e>
 800718a:	2601      	movs	r6, #1
 800718c:	4276      	negs	r6, r6
 800718e:	e7ea      	b.n	8007166 <__swbuf_r+0x76>
 8007190:	080095e8 	.word	0x080095e8
 8007194:	08009608 	.word	0x08009608
 8007198:	080095c8 	.word	0x080095c8

0800719c <__swsetup_r>:
 800719c:	4b37      	ldr	r3, [pc, #220]	; (800727c <__swsetup_r+0xe0>)
 800719e:	b570      	push	{r4, r5, r6, lr}
 80071a0:	681d      	ldr	r5, [r3, #0]
 80071a2:	0006      	movs	r6, r0
 80071a4:	000c      	movs	r4, r1
 80071a6:	2d00      	cmp	r5, #0
 80071a8:	d005      	beq.n	80071b6 <__swsetup_r+0x1a>
 80071aa:	69ab      	ldr	r3, [r5, #24]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d102      	bne.n	80071b6 <__swsetup_r+0x1a>
 80071b0:	0028      	movs	r0, r5
 80071b2:	f001 f83f 	bl	8008234 <__sinit>
 80071b6:	4b32      	ldr	r3, [pc, #200]	; (8007280 <__swsetup_r+0xe4>)
 80071b8:	429c      	cmp	r4, r3
 80071ba:	d10f      	bne.n	80071dc <__swsetup_r+0x40>
 80071bc:	686c      	ldr	r4, [r5, #4]
 80071be:	230c      	movs	r3, #12
 80071c0:	5ee2      	ldrsh	r2, [r4, r3]
 80071c2:	b293      	uxth	r3, r2
 80071c4:	0711      	lsls	r1, r2, #28
 80071c6:	d42d      	bmi.n	8007224 <__swsetup_r+0x88>
 80071c8:	06d9      	lsls	r1, r3, #27
 80071ca:	d411      	bmi.n	80071f0 <__swsetup_r+0x54>
 80071cc:	2309      	movs	r3, #9
 80071ce:	2001      	movs	r0, #1
 80071d0:	6033      	str	r3, [r6, #0]
 80071d2:	3337      	adds	r3, #55	; 0x37
 80071d4:	4313      	orrs	r3, r2
 80071d6:	81a3      	strh	r3, [r4, #12]
 80071d8:	4240      	negs	r0, r0
 80071da:	bd70      	pop	{r4, r5, r6, pc}
 80071dc:	4b29      	ldr	r3, [pc, #164]	; (8007284 <__swsetup_r+0xe8>)
 80071de:	429c      	cmp	r4, r3
 80071e0:	d101      	bne.n	80071e6 <__swsetup_r+0x4a>
 80071e2:	68ac      	ldr	r4, [r5, #8]
 80071e4:	e7eb      	b.n	80071be <__swsetup_r+0x22>
 80071e6:	4b28      	ldr	r3, [pc, #160]	; (8007288 <__swsetup_r+0xec>)
 80071e8:	429c      	cmp	r4, r3
 80071ea:	d1e8      	bne.n	80071be <__swsetup_r+0x22>
 80071ec:	68ec      	ldr	r4, [r5, #12]
 80071ee:	e7e6      	b.n	80071be <__swsetup_r+0x22>
 80071f0:	075b      	lsls	r3, r3, #29
 80071f2:	d513      	bpl.n	800721c <__swsetup_r+0x80>
 80071f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071f6:	2900      	cmp	r1, #0
 80071f8:	d008      	beq.n	800720c <__swsetup_r+0x70>
 80071fa:	0023      	movs	r3, r4
 80071fc:	3344      	adds	r3, #68	; 0x44
 80071fe:	4299      	cmp	r1, r3
 8007200:	d002      	beq.n	8007208 <__swsetup_r+0x6c>
 8007202:	0030      	movs	r0, r6
 8007204:	f001 fd10 	bl	8008c28 <_free_r>
 8007208:	2300      	movs	r3, #0
 800720a:	6363      	str	r3, [r4, #52]	; 0x34
 800720c:	2224      	movs	r2, #36	; 0x24
 800720e:	89a3      	ldrh	r3, [r4, #12]
 8007210:	4393      	bics	r3, r2
 8007212:	81a3      	strh	r3, [r4, #12]
 8007214:	2300      	movs	r3, #0
 8007216:	6063      	str	r3, [r4, #4]
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	6023      	str	r3, [r4, #0]
 800721c:	2308      	movs	r3, #8
 800721e:	89a2      	ldrh	r2, [r4, #12]
 8007220:	4313      	orrs	r3, r2
 8007222:	81a3      	strh	r3, [r4, #12]
 8007224:	6923      	ldr	r3, [r4, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10b      	bne.n	8007242 <__swsetup_r+0xa6>
 800722a:	21a0      	movs	r1, #160	; 0xa0
 800722c:	2280      	movs	r2, #128	; 0x80
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	0089      	lsls	r1, r1, #2
 8007232:	0092      	lsls	r2, r2, #2
 8007234:	400b      	ands	r3, r1
 8007236:	4293      	cmp	r3, r2
 8007238:	d003      	beq.n	8007242 <__swsetup_r+0xa6>
 800723a:	0021      	movs	r1, r4
 800723c:	0030      	movs	r0, r6
 800723e:	f001 f8c9 	bl	80083d4 <__smakebuf_r>
 8007242:	220c      	movs	r2, #12
 8007244:	5ea3      	ldrsh	r3, [r4, r2]
 8007246:	2001      	movs	r0, #1
 8007248:	001a      	movs	r2, r3
 800724a:	b299      	uxth	r1, r3
 800724c:	4002      	ands	r2, r0
 800724e:	4203      	tst	r3, r0
 8007250:	d00f      	beq.n	8007272 <__swsetup_r+0xd6>
 8007252:	2200      	movs	r2, #0
 8007254:	60a2      	str	r2, [r4, #8]
 8007256:	6962      	ldr	r2, [r4, #20]
 8007258:	4252      	negs	r2, r2
 800725a:	61a2      	str	r2, [r4, #24]
 800725c:	2000      	movs	r0, #0
 800725e:	6922      	ldr	r2, [r4, #16]
 8007260:	4282      	cmp	r2, r0
 8007262:	d1ba      	bne.n	80071da <__swsetup_r+0x3e>
 8007264:	060a      	lsls	r2, r1, #24
 8007266:	d5b8      	bpl.n	80071da <__swsetup_r+0x3e>
 8007268:	2240      	movs	r2, #64	; 0x40
 800726a:	4313      	orrs	r3, r2
 800726c:	81a3      	strh	r3, [r4, #12]
 800726e:	3801      	subs	r0, #1
 8007270:	e7b3      	b.n	80071da <__swsetup_r+0x3e>
 8007272:	0788      	lsls	r0, r1, #30
 8007274:	d400      	bmi.n	8007278 <__swsetup_r+0xdc>
 8007276:	6962      	ldr	r2, [r4, #20]
 8007278:	60a2      	str	r2, [r4, #8]
 800727a:	e7ef      	b.n	800725c <__swsetup_r+0xc0>
 800727c:	2000000c 	.word	0x2000000c
 8007280:	080095e8 	.word	0x080095e8
 8007284:	08009608 	.word	0x08009608
 8007288:	080095c8 	.word	0x080095c8

0800728c <quorem>:
 800728c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800728e:	0006      	movs	r6, r0
 8007290:	690b      	ldr	r3, [r1, #16]
 8007292:	6932      	ldr	r2, [r6, #16]
 8007294:	b087      	sub	sp, #28
 8007296:	2000      	movs	r0, #0
 8007298:	9103      	str	r1, [sp, #12]
 800729a:	429a      	cmp	r2, r3
 800729c:	db65      	blt.n	800736a <quorem+0xde>
 800729e:	3b01      	subs	r3, #1
 80072a0:	009c      	lsls	r4, r3, #2
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	000b      	movs	r3, r1
 80072a6:	3314      	adds	r3, #20
 80072a8:	9305      	str	r3, [sp, #20]
 80072aa:	191b      	adds	r3, r3, r4
 80072ac:	9304      	str	r3, [sp, #16]
 80072ae:	0033      	movs	r3, r6
 80072b0:	3314      	adds	r3, #20
 80072b2:	9302      	str	r3, [sp, #8]
 80072b4:	191c      	adds	r4, r3, r4
 80072b6:	9b04      	ldr	r3, [sp, #16]
 80072b8:	6827      	ldr	r7, [r4, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	0038      	movs	r0, r7
 80072be:	1c5d      	adds	r5, r3, #1
 80072c0:	0029      	movs	r1, r5
 80072c2:	9301      	str	r3, [sp, #4]
 80072c4:	f7f8 ff3a 	bl	800013c <__udivsi3>
 80072c8:	9001      	str	r0, [sp, #4]
 80072ca:	42af      	cmp	r7, r5
 80072cc:	d324      	bcc.n	8007318 <quorem+0x8c>
 80072ce:	2500      	movs	r5, #0
 80072d0:	46ac      	mov	ip, r5
 80072d2:	9802      	ldr	r0, [sp, #8]
 80072d4:	9f05      	ldr	r7, [sp, #20]
 80072d6:	cf08      	ldmia	r7!, {r3}
 80072d8:	9a01      	ldr	r2, [sp, #4]
 80072da:	b299      	uxth	r1, r3
 80072dc:	4351      	muls	r1, r2
 80072de:	0c1b      	lsrs	r3, r3, #16
 80072e0:	4353      	muls	r3, r2
 80072e2:	1949      	adds	r1, r1, r5
 80072e4:	0c0a      	lsrs	r2, r1, #16
 80072e6:	189b      	adds	r3, r3, r2
 80072e8:	6802      	ldr	r2, [r0, #0]
 80072ea:	b289      	uxth	r1, r1
 80072ec:	b292      	uxth	r2, r2
 80072ee:	4462      	add	r2, ip
 80072f0:	1a52      	subs	r2, r2, r1
 80072f2:	6801      	ldr	r1, [r0, #0]
 80072f4:	0c1d      	lsrs	r5, r3, #16
 80072f6:	0c09      	lsrs	r1, r1, #16
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	1acb      	subs	r3, r1, r3
 80072fc:	1411      	asrs	r1, r2, #16
 80072fe:	185b      	adds	r3, r3, r1
 8007300:	1419      	asrs	r1, r3, #16
 8007302:	b292      	uxth	r2, r2
 8007304:	041b      	lsls	r3, r3, #16
 8007306:	431a      	orrs	r2, r3
 8007308:	9b04      	ldr	r3, [sp, #16]
 800730a:	468c      	mov	ip, r1
 800730c:	c004      	stmia	r0!, {r2}
 800730e:	42bb      	cmp	r3, r7
 8007310:	d2e1      	bcs.n	80072d6 <quorem+0x4a>
 8007312:	6823      	ldr	r3, [r4, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d030      	beq.n	800737a <quorem+0xee>
 8007318:	0030      	movs	r0, r6
 800731a:	9903      	ldr	r1, [sp, #12]
 800731c:	f001 fb40 	bl	80089a0 <__mcmp>
 8007320:	2800      	cmp	r0, #0
 8007322:	db21      	blt.n	8007368 <quorem+0xdc>
 8007324:	0030      	movs	r0, r6
 8007326:	2400      	movs	r4, #0
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	9903      	ldr	r1, [sp, #12]
 800732c:	3301      	adds	r3, #1
 800732e:	9301      	str	r3, [sp, #4]
 8007330:	3014      	adds	r0, #20
 8007332:	3114      	adds	r1, #20
 8007334:	6803      	ldr	r3, [r0, #0]
 8007336:	c920      	ldmia	r1!, {r5}
 8007338:	b29a      	uxth	r2, r3
 800733a:	1914      	adds	r4, r2, r4
 800733c:	b2aa      	uxth	r2, r5
 800733e:	1aa2      	subs	r2, r4, r2
 8007340:	0c1b      	lsrs	r3, r3, #16
 8007342:	0c2d      	lsrs	r5, r5, #16
 8007344:	1414      	asrs	r4, r2, #16
 8007346:	1b5b      	subs	r3, r3, r5
 8007348:	191b      	adds	r3, r3, r4
 800734a:	141c      	asrs	r4, r3, #16
 800734c:	b292      	uxth	r2, r2
 800734e:	041b      	lsls	r3, r3, #16
 8007350:	4313      	orrs	r3, r2
 8007352:	c008      	stmia	r0!, {r3}
 8007354:	9b04      	ldr	r3, [sp, #16]
 8007356:	428b      	cmp	r3, r1
 8007358:	d2ec      	bcs.n	8007334 <quorem+0xa8>
 800735a:	9b00      	ldr	r3, [sp, #0]
 800735c:	9a02      	ldr	r2, [sp, #8]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	18d3      	adds	r3, r2, r3
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	2a00      	cmp	r2, #0
 8007366:	d015      	beq.n	8007394 <quorem+0x108>
 8007368:	9801      	ldr	r0, [sp, #4]
 800736a:	b007      	add	sp, #28
 800736c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d106      	bne.n	8007382 <quorem+0xf6>
 8007374:	9b00      	ldr	r3, [sp, #0]
 8007376:	3b01      	subs	r3, #1
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	3c04      	subs	r4, #4
 800737e:	42a3      	cmp	r3, r4
 8007380:	d3f5      	bcc.n	800736e <quorem+0xe2>
 8007382:	9b00      	ldr	r3, [sp, #0]
 8007384:	6133      	str	r3, [r6, #16]
 8007386:	e7c7      	b.n	8007318 <quorem+0x8c>
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	2a00      	cmp	r2, #0
 800738c:	d106      	bne.n	800739c <quorem+0x110>
 800738e:	9a00      	ldr	r2, [sp, #0]
 8007390:	3a01      	subs	r2, #1
 8007392:	9200      	str	r2, [sp, #0]
 8007394:	9a02      	ldr	r2, [sp, #8]
 8007396:	3b04      	subs	r3, #4
 8007398:	429a      	cmp	r2, r3
 800739a:	d3f5      	bcc.n	8007388 <quorem+0xfc>
 800739c:	9b00      	ldr	r3, [sp, #0]
 800739e:	6133      	str	r3, [r6, #16]
 80073a0:	e7e2      	b.n	8007368 <quorem+0xdc>
	...

080073a4 <_dtoa_r>:
 80073a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073a6:	b09d      	sub	sp, #116	; 0x74
 80073a8:	9202      	str	r2, [sp, #8]
 80073aa:	9303      	str	r3, [sp, #12]
 80073ac:	9b02      	ldr	r3, [sp, #8]
 80073ae:	9c03      	ldr	r4, [sp, #12]
 80073b0:	9308      	str	r3, [sp, #32]
 80073b2:	9409      	str	r4, [sp, #36]	; 0x24
 80073b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80073b6:	0007      	movs	r7, r0
 80073b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80073ba:	2c00      	cmp	r4, #0
 80073bc:	d10e      	bne.n	80073dc <_dtoa_r+0x38>
 80073be:	2010      	movs	r0, #16
 80073c0:	f001 f84c 	bl	800845c <malloc>
 80073c4:	1e02      	subs	r2, r0, #0
 80073c6:	6278      	str	r0, [r7, #36]	; 0x24
 80073c8:	d104      	bne.n	80073d4 <_dtoa_r+0x30>
 80073ca:	21ea      	movs	r1, #234	; 0xea
 80073cc:	4bc7      	ldr	r3, [pc, #796]	; (80076ec <_dtoa_r+0x348>)
 80073ce:	48c8      	ldr	r0, [pc, #800]	; (80076f0 <_dtoa_r+0x34c>)
 80073d0:	f001 fd7e 	bl	8008ed0 <__assert_func>
 80073d4:	6044      	str	r4, [r0, #4]
 80073d6:	6084      	str	r4, [r0, #8]
 80073d8:	6004      	str	r4, [r0, #0]
 80073da:	60c4      	str	r4, [r0, #12]
 80073dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073de:	6819      	ldr	r1, [r3, #0]
 80073e0:	2900      	cmp	r1, #0
 80073e2:	d00a      	beq.n	80073fa <_dtoa_r+0x56>
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	2301      	movs	r3, #1
 80073e8:	4093      	lsls	r3, r2
 80073ea:	604a      	str	r2, [r1, #4]
 80073ec:	608b      	str	r3, [r1, #8]
 80073ee:	0038      	movs	r0, r7
 80073f0:	f001 f896 	bl	8008520 <_Bfree>
 80073f4:	2200      	movs	r2, #0
 80073f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	9b03      	ldr	r3, [sp, #12]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	da20      	bge.n	8007442 <_dtoa_r+0x9e>
 8007400:	2301      	movs	r3, #1
 8007402:	602b      	str	r3, [r5, #0]
 8007404:	9b03      	ldr	r3, [sp, #12]
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	085b      	lsrs	r3, r3, #1
 800740a:	9309      	str	r3, [sp, #36]	; 0x24
 800740c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800740e:	4bb9      	ldr	r3, [pc, #740]	; (80076f4 <_dtoa_r+0x350>)
 8007410:	4ab8      	ldr	r2, [pc, #736]	; (80076f4 <_dtoa_r+0x350>)
 8007412:	402b      	ands	r3, r5
 8007414:	4293      	cmp	r3, r2
 8007416:	d117      	bne.n	8007448 <_dtoa_r+0xa4>
 8007418:	4bb7      	ldr	r3, [pc, #732]	; (80076f8 <_dtoa_r+0x354>)
 800741a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800741c:	0328      	lsls	r0, r5, #12
 800741e:	6013      	str	r3, [r2, #0]
 8007420:	9b02      	ldr	r3, [sp, #8]
 8007422:	0b00      	lsrs	r0, r0, #12
 8007424:	4318      	orrs	r0, r3
 8007426:	d101      	bne.n	800742c <_dtoa_r+0x88>
 8007428:	f000 fdbf 	bl	8007faa <_dtoa_r+0xc06>
 800742c:	48b3      	ldr	r0, [pc, #716]	; (80076fc <_dtoa_r+0x358>)
 800742e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007430:	9006      	str	r0, [sp, #24]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d002      	beq.n	800743c <_dtoa_r+0x98>
 8007436:	4bb2      	ldr	r3, [pc, #712]	; (8007700 <_dtoa_r+0x35c>)
 8007438:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800743a:	6013      	str	r3, [r2, #0]
 800743c:	9806      	ldr	r0, [sp, #24]
 800743e:	b01d      	add	sp, #116	; 0x74
 8007440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007442:	2300      	movs	r3, #0
 8007444:	602b      	str	r3, [r5, #0]
 8007446:	e7e1      	b.n	800740c <_dtoa_r+0x68>
 8007448:	9b08      	ldr	r3, [sp, #32]
 800744a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800744c:	9312      	str	r3, [sp, #72]	; 0x48
 800744e:	9413      	str	r4, [sp, #76]	; 0x4c
 8007450:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007452:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007454:	2200      	movs	r2, #0
 8007456:	2300      	movs	r3, #0
 8007458:	f7f8 fff6 	bl	8000448 <__aeabi_dcmpeq>
 800745c:	1e04      	subs	r4, r0, #0
 800745e:	d009      	beq.n	8007474 <_dtoa_r+0xd0>
 8007460:	2301      	movs	r3, #1
 8007462:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007464:	6013      	str	r3, [r2, #0]
 8007466:	4ba7      	ldr	r3, [pc, #668]	; (8007704 <_dtoa_r+0x360>)
 8007468:	9306      	str	r3, [sp, #24]
 800746a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800746c:	2b00      	cmp	r3, #0
 800746e:	d0e5      	beq.n	800743c <_dtoa_r+0x98>
 8007470:	4ba5      	ldr	r3, [pc, #660]	; (8007708 <_dtoa_r+0x364>)
 8007472:	e7e1      	b.n	8007438 <_dtoa_r+0x94>
 8007474:	ab1a      	add	r3, sp, #104	; 0x68
 8007476:	9301      	str	r3, [sp, #4]
 8007478:	ab1b      	add	r3, sp, #108	; 0x6c
 800747a:	9300      	str	r3, [sp, #0]
 800747c:	0038      	movs	r0, r7
 800747e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007480:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007482:	f001 fb41 	bl	8008b08 <__d2b>
 8007486:	006e      	lsls	r6, r5, #1
 8007488:	9005      	str	r0, [sp, #20]
 800748a:	0d76      	lsrs	r6, r6, #21
 800748c:	d100      	bne.n	8007490 <_dtoa_r+0xec>
 800748e:	e07c      	b.n	800758a <_dtoa_r+0x1e6>
 8007490:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007492:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007494:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007496:	4a9d      	ldr	r2, [pc, #628]	; (800770c <_dtoa_r+0x368>)
 8007498:	031b      	lsls	r3, r3, #12
 800749a:	0b1b      	lsrs	r3, r3, #12
 800749c:	431a      	orrs	r2, r3
 800749e:	0011      	movs	r1, r2
 80074a0:	4b9b      	ldr	r3, [pc, #620]	; (8007710 <_dtoa_r+0x36c>)
 80074a2:	9418      	str	r4, [sp, #96]	; 0x60
 80074a4:	18f6      	adds	r6, r6, r3
 80074a6:	2200      	movs	r2, #0
 80074a8:	4b9a      	ldr	r3, [pc, #616]	; (8007714 <_dtoa_r+0x370>)
 80074aa:	f7fa fa91 	bl	80019d0 <__aeabi_dsub>
 80074ae:	4a9a      	ldr	r2, [pc, #616]	; (8007718 <_dtoa_r+0x374>)
 80074b0:	4b9a      	ldr	r3, [pc, #616]	; (800771c <_dtoa_r+0x378>)
 80074b2:	f7fa f821 	bl	80014f8 <__aeabi_dmul>
 80074b6:	4a9a      	ldr	r2, [pc, #616]	; (8007720 <_dtoa_r+0x37c>)
 80074b8:	4b9a      	ldr	r3, [pc, #616]	; (8007724 <_dtoa_r+0x380>)
 80074ba:	f7f9 f8df 	bl	800067c <__aeabi_dadd>
 80074be:	0004      	movs	r4, r0
 80074c0:	0030      	movs	r0, r6
 80074c2:	000d      	movs	r5, r1
 80074c4:	f7fa fe6a 	bl	800219c <__aeabi_i2d>
 80074c8:	4a97      	ldr	r2, [pc, #604]	; (8007728 <_dtoa_r+0x384>)
 80074ca:	4b98      	ldr	r3, [pc, #608]	; (800772c <_dtoa_r+0x388>)
 80074cc:	f7fa f814 	bl	80014f8 <__aeabi_dmul>
 80074d0:	0002      	movs	r2, r0
 80074d2:	000b      	movs	r3, r1
 80074d4:	0020      	movs	r0, r4
 80074d6:	0029      	movs	r1, r5
 80074d8:	f7f9 f8d0 	bl	800067c <__aeabi_dadd>
 80074dc:	0004      	movs	r4, r0
 80074de:	000d      	movs	r5, r1
 80074e0:	f7fa fe26 	bl	8002130 <__aeabi_d2iz>
 80074e4:	2200      	movs	r2, #0
 80074e6:	9002      	str	r0, [sp, #8]
 80074e8:	2300      	movs	r3, #0
 80074ea:	0020      	movs	r0, r4
 80074ec:	0029      	movs	r1, r5
 80074ee:	f7f8 ffb1 	bl	8000454 <__aeabi_dcmplt>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d00b      	beq.n	800750e <_dtoa_r+0x16a>
 80074f6:	9802      	ldr	r0, [sp, #8]
 80074f8:	f7fa fe50 	bl	800219c <__aeabi_i2d>
 80074fc:	002b      	movs	r3, r5
 80074fe:	0022      	movs	r2, r4
 8007500:	f7f8 ffa2 	bl	8000448 <__aeabi_dcmpeq>
 8007504:	4243      	negs	r3, r0
 8007506:	4158      	adcs	r0, r3
 8007508:	9b02      	ldr	r3, [sp, #8]
 800750a:	1a1b      	subs	r3, r3, r0
 800750c:	9302      	str	r3, [sp, #8]
 800750e:	2301      	movs	r3, #1
 8007510:	9316      	str	r3, [sp, #88]	; 0x58
 8007512:	9b02      	ldr	r3, [sp, #8]
 8007514:	2b16      	cmp	r3, #22
 8007516:	d80f      	bhi.n	8007538 <_dtoa_r+0x194>
 8007518:	9812      	ldr	r0, [sp, #72]	; 0x48
 800751a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800751c:	00da      	lsls	r2, r3, #3
 800751e:	4b84      	ldr	r3, [pc, #528]	; (8007730 <_dtoa_r+0x38c>)
 8007520:	189b      	adds	r3, r3, r2
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f7f8 ff95 	bl	8000454 <__aeabi_dcmplt>
 800752a:	2800      	cmp	r0, #0
 800752c:	d049      	beq.n	80075c2 <_dtoa_r+0x21e>
 800752e:	9b02      	ldr	r3, [sp, #8]
 8007530:	3b01      	subs	r3, #1
 8007532:	9302      	str	r3, [sp, #8]
 8007534:	2300      	movs	r3, #0
 8007536:	9316      	str	r3, [sp, #88]	; 0x58
 8007538:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800753a:	1b9e      	subs	r6, r3, r6
 800753c:	2300      	movs	r3, #0
 800753e:	930a      	str	r3, [sp, #40]	; 0x28
 8007540:	0033      	movs	r3, r6
 8007542:	3b01      	subs	r3, #1
 8007544:	930d      	str	r3, [sp, #52]	; 0x34
 8007546:	d504      	bpl.n	8007552 <_dtoa_r+0x1ae>
 8007548:	2301      	movs	r3, #1
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	930a      	str	r3, [sp, #40]	; 0x28
 800754e:	2300      	movs	r3, #0
 8007550:	930d      	str	r3, [sp, #52]	; 0x34
 8007552:	9b02      	ldr	r3, [sp, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	db36      	blt.n	80075c6 <_dtoa_r+0x222>
 8007558:	9a02      	ldr	r2, [sp, #8]
 800755a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800755c:	4694      	mov	ip, r2
 800755e:	4463      	add	r3, ip
 8007560:	930d      	str	r3, [sp, #52]	; 0x34
 8007562:	2300      	movs	r3, #0
 8007564:	9215      	str	r2, [sp, #84]	; 0x54
 8007566:	930e      	str	r3, [sp, #56]	; 0x38
 8007568:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800756a:	2401      	movs	r4, #1
 800756c:	2b09      	cmp	r3, #9
 800756e:	d864      	bhi.n	800763a <_dtoa_r+0x296>
 8007570:	2b05      	cmp	r3, #5
 8007572:	dd02      	ble.n	800757a <_dtoa_r+0x1d6>
 8007574:	2400      	movs	r4, #0
 8007576:	3b04      	subs	r3, #4
 8007578:	9322      	str	r3, [sp, #136]	; 0x88
 800757a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800757c:	1e98      	subs	r0, r3, #2
 800757e:	2803      	cmp	r0, #3
 8007580:	d864      	bhi.n	800764c <_dtoa_r+0x2a8>
 8007582:	f7f8 fdc7 	bl	8000114 <__gnu_thumb1_case_uqi>
 8007586:	3829      	.short	0x3829
 8007588:	5836      	.short	0x5836
 800758a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800758c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800758e:	189e      	adds	r6, r3, r2
 8007590:	4b68      	ldr	r3, [pc, #416]	; (8007734 <_dtoa_r+0x390>)
 8007592:	18f2      	adds	r2, r6, r3
 8007594:	2a20      	cmp	r2, #32
 8007596:	dd0f      	ble.n	80075b8 <_dtoa_r+0x214>
 8007598:	2340      	movs	r3, #64	; 0x40
 800759a:	1a9b      	subs	r3, r3, r2
 800759c:	409d      	lsls	r5, r3
 800759e:	4b66      	ldr	r3, [pc, #408]	; (8007738 <_dtoa_r+0x394>)
 80075a0:	9802      	ldr	r0, [sp, #8]
 80075a2:	18f3      	adds	r3, r6, r3
 80075a4:	40d8      	lsrs	r0, r3
 80075a6:	4328      	orrs	r0, r5
 80075a8:	f7fa fe28 	bl	80021fc <__aeabi_ui2d>
 80075ac:	2301      	movs	r3, #1
 80075ae:	4c63      	ldr	r4, [pc, #396]	; (800773c <_dtoa_r+0x398>)
 80075b0:	3e01      	subs	r6, #1
 80075b2:	1909      	adds	r1, r1, r4
 80075b4:	9318      	str	r3, [sp, #96]	; 0x60
 80075b6:	e776      	b.n	80074a6 <_dtoa_r+0x102>
 80075b8:	2320      	movs	r3, #32
 80075ba:	9802      	ldr	r0, [sp, #8]
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	4098      	lsls	r0, r3
 80075c0:	e7f2      	b.n	80075a8 <_dtoa_r+0x204>
 80075c2:	9016      	str	r0, [sp, #88]	; 0x58
 80075c4:	e7b8      	b.n	8007538 <_dtoa_r+0x194>
 80075c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075c8:	9a02      	ldr	r2, [sp, #8]
 80075ca:	1a9b      	subs	r3, r3, r2
 80075cc:	930a      	str	r3, [sp, #40]	; 0x28
 80075ce:	4253      	negs	r3, r2
 80075d0:	930e      	str	r3, [sp, #56]	; 0x38
 80075d2:	2300      	movs	r3, #0
 80075d4:	9315      	str	r3, [sp, #84]	; 0x54
 80075d6:	e7c7      	b.n	8007568 <_dtoa_r+0x1c4>
 80075d8:	2300      	movs	r3, #0
 80075da:	930f      	str	r3, [sp, #60]	; 0x3c
 80075dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075de:	930c      	str	r3, [sp, #48]	; 0x30
 80075e0:	9307      	str	r3, [sp, #28]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	dc13      	bgt.n	800760e <_dtoa_r+0x26a>
 80075e6:	2301      	movs	r3, #1
 80075e8:	001a      	movs	r2, r3
 80075ea:	930c      	str	r3, [sp, #48]	; 0x30
 80075ec:	9307      	str	r3, [sp, #28]
 80075ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80075f0:	e00d      	b.n	800760e <_dtoa_r+0x26a>
 80075f2:	2301      	movs	r3, #1
 80075f4:	e7f1      	b.n	80075da <_dtoa_r+0x236>
 80075f6:	2300      	movs	r3, #0
 80075f8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80075fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80075fc:	4694      	mov	ip, r2
 80075fe:	9b02      	ldr	r3, [sp, #8]
 8007600:	4463      	add	r3, ip
 8007602:	930c      	str	r3, [sp, #48]	; 0x30
 8007604:	3301      	adds	r3, #1
 8007606:	9307      	str	r3, [sp, #28]
 8007608:	2b00      	cmp	r3, #0
 800760a:	dc00      	bgt.n	800760e <_dtoa_r+0x26a>
 800760c:	2301      	movs	r3, #1
 800760e:	2200      	movs	r2, #0
 8007610:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007612:	6042      	str	r2, [r0, #4]
 8007614:	3204      	adds	r2, #4
 8007616:	0015      	movs	r5, r2
 8007618:	3514      	adds	r5, #20
 800761a:	6841      	ldr	r1, [r0, #4]
 800761c:	429d      	cmp	r5, r3
 800761e:	d919      	bls.n	8007654 <_dtoa_r+0x2b0>
 8007620:	0038      	movs	r0, r7
 8007622:	f000 ff39 	bl	8008498 <_Balloc>
 8007626:	9006      	str	r0, [sp, #24]
 8007628:	2800      	cmp	r0, #0
 800762a:	d117      	bne.n	800765c <_dtoa_r+0x2b8>
 800762c:	21d5      	movs	r1, #213	; 0xd5
 800762e:	0002      	movs	r2, r0
 8007630:	4b43      	ldr	r3, [pc, #268]	; (8007740 <_dtoa_r+0x39c>)
 8007632:	0049      	lsls	r1, r1, #1
 8007634:	e6cb      	b.n	80073ce <_dtoa_r+0x2a>
 8007636:	2301      	movs	r3, #1
 8007638:	e7de      	b.n	80075f8 <_dtoa_r+0x254>
 800763a:	2300      	movs	r3, #0
 800763c:	940f      	str	r4, [sp, #60]	; 0x3c
 800763e:	9322      	str	r3, [sp, #136]	; 0x88
 8007640:	3b01      	subs	r3, #1
 8007642:	930c      	str	r3, [sp, #48]	; 0x30
 8007644:	9307      	str	r3, [sp, #28]
 8007646:	2200      	movs	r2, #0
 8007648:	3313      	adds	r3, #19
 800764a:	e7d0      	b.n	80075ee <_dtoa_r+0x24a>
 800764c:	2301      	movs	r3, #1
 800764e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007650:	3b02      	subs	r3, #2
 8007652:	e7f6      	b.n	8007642 <_dtoa_r+0x29e>
 8007654:	3101      	adds	r1, #1
 8007656:	6041      	str	r1, [r0, #4]
 8007658:	0052      	lsls	r2, r2, #1
 800765a:	e7dc      	b.n	8007616 <_dtoa_r+0x272>
 800765c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765e:	9a06      	ldr	r2, [sp, #24]
 8007660:	601a      	str	r2, [r3, #0]
 8007662:	9b07      	ldr	r3, [sp, #28]
 8007664:	2b0e      	cmp	r3, #14
 8007666:	d900      	bls.n	800766a <_dtoa_r+0x2c6>
 8007668:	e0eb      	b.n	8007842 <_dtoa_r+0x49e>
 800766a:	2c00      	cmp	r4, #0
 800766c:	d100      	bne.n	8007670 <_dtoa_r+0x2cc>
 800766e:	e0e8      	b.n	8007842 <_dtoa_r+0x49e>
 8007670:	9b02      	ldr	r3, [sp, #8]
 8007672:	2b00      	cmp	r3, #0
 8007674:	dd68      	ble.n	8007748 <_dtoa_r+0x3a4>
 8007676:	001a      	movs	r2, r3
 8007678:	210f      	movs	r1, #15
 800767a:	4b2d      	ldr	r3, [pc, #180]	; (8007730 <_dtoa_r+0x38c>)
 800767c:	400a      	ands	r2, r1
 800767e:	00d2      	lsls	r2, r2, #3
 8007680:	189b      	adds	r3, r3, r2
 8007682:	681d      	ldr	r5, [r3, #0]
 8007684:	685e      	ldr	r6, [r3, #4]
 8007686:	9b02      	ldr	r3, [sp, #8]
 8007688:	111c      	asrs	r4, r3, #4
 800768a:	2302      	movs	r3, #2
 800768c:	9310      	str	r3, [sp, #64]	; 0x40
 800768e:	9b02      	ldr	r3, [sp, #8]
 8007690:	05db      	lsls	r3, r3, #23
 8007692:	d50b      	bpl.n	80076ac <_dtoa_r+0x308>
 8007694:	4b2b      	ldr	r3, [pc, #172]	; (8007744 <_dtoa_r+0x3a0>)
 8007696:	400c      	ands	r4, r1
 8007698:	6a1a      	ldr	r2, [r3, #32]
 800769a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800769e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80076a0:	f7f9 fb28 	bl	8000cf4 <__aeabi_ddiv>
 80076a4:	2303      	movs	r3, #3
 80076a6:	9008      	str	r0, [sp, #32]
 80076a8:	9109      	str	r1, [sp, #36]	; 0x24
 80076aa:	9310      	str	r3, [sp, #64]	; 0x40
 80076ac:	4b25      	ldr	r3, [pc, #148]	; (8007744 <_dtoa_r+0x3a0>)
 80076ae:	9314      	str	r3, [sp, #80]	; 0x50
 80076b0:	2c00      	cmp	r4, #0
 80076b2:	d108      	bne.n	80076c6 <_dtoa_r+0x322>
 80076b4:	9808      	ldr	r0, [sp, #32]
 80076b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076b8:	002a      	movs	r2, r5
 80076ba:	0033      	movs	r3, r6
 80076bc:	f7f9 fb1a 	bl	8000cf4 <__aeabi_ddiv>
 80076c0:	9008      	str	r0, [sp, #32]
 80076c2:	9109      	str	r1, [sp, #36]	; 0x24
 80076c4:	e05c      	b.n	8007780 <_dtoa_r+0x3dc>
 80076c6:	2301      	movs	r3, #1
 80076c8:	421c      	tst	r4, r3
 80076ca:	d00b      	beq.n	80076e4 <_dtoa_r+0x340>
 80076cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076ce:	0028      	movs	r0, r5
 80076d0:	3301      	adds	r3, #1
 80076d2:	9310      	str	r3, [sp, #64]	; 0x40
 80076d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076d6:	0031      	movs	r1, r6
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f7f9 ff0c 	bl	80014f8 <__aeabi_dmul>
 80076e0:	0005      	movs	r5, r0
 80076e2:	000e      	movs	r6, r1
 80076e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076e6:	1064      	asrs	r4, r4, #1
 80076e8:	3308      	adds	r3, #8
 80076ea:	e7e0      	b.n	80076ae <_dtoa_r+0x30a>
 80076ec:	08009545 	.word	0x08009545
 80076f0:	0800955c 	.word	0x0800955c
 80076f4:	7ff00000 	.word	0x7ff00000
 80076f8:	0000270f 	.word	0x0000270f
 80076fc:	08009541 	.word	0x08009541
 8007700:	08009544 	.word	0x08009544
 8007704:	08009514 	.word	0x08009514
 8007708:	08009515 	.word	0x08009515
 800770c:	3ff00000 	.word	0x3ff00000
 8007710:	fffffc01 	.word	0xfffffc01
 8007714:	3ff80000 	.word	0x3ff80000
 8007718:	636f4361 	.word	0x636f4361
 800771c:	3fd287a7 	.word	0x3fd287a7
 8007720:	8b60c8b3 	.word	0x8b60c8b3
 8007724:	3fc68a28 	.word	0x3fc68a28
 8007728:	509f79fb 	.word	0x509f79fb
 800772c:	3fd34413 	.word	0x3fd34413
 8007730:	080096b0 	.word	0x080096b0
 8007734:	00000432 	.word	0x00000432
 8007738:	00000412 	.word	0x00000412
 800773c:	fe100000 	.word	0xfe100000
 8007740:	080095b7 	.word	0x080095b7
 8007744:	08009688 	.word	0x08009688
 8007748:	2302      	movs	r3, #2
 800774a:	9310      	str	r3, [sp, #64]	; 0x40
 800774c:	9b02      	ldr	r3, [sp, #8]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d016      	beq.n	8007780 <_dtoa_r+0x3dc>
 8007752:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007754:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007756:	425c      	negs	r4, r3
 8007758:	230f      	movs	r3, #15
 800775a:	4ab6      	ldr	r2, [pc, #728]	; (8007a34 <_dtoa_r+0x690>)
 800775c:	4023      	ands	r3, r4
 800775e:	00db      	lsls	r3, r3, #3
 8007760:	18d3      	adds	r3, r2, r3
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f7f9 fec7 	bl	80014f8 <__aeabi_dmul>
 800776a:	2601      	movs	r6, #1
 800776c:	2300      	movs	r3, #0
 800776e:	9008      	str	r0, [sp, #32]
 8007770:	9109      	str	r1, [sp, #36]	; 0x24
 8007772:	4db1      	ldr	r5, [pc, #708]	; (8007a38 <_dtoa_r+0x694>)
 8007774:	1124      	asrs	r4, r4, #4
 8007776:	2c00      	cmp	r4, #0
 8007778:	d000      	beq.n	800777c <_dtoa_r+0x3d8>
 800777a:	e094      	b.n	80078a6 <_dtoa_r+0x502>
 800777c:	2b00      	cmp	r3, #0
 800777e:	d19f      	bne.n	80076c0 <_dtoa_r+0x31c>
 8007780:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007782:	2b00      	cmp	r3, #0
 8007784:	d100      	bne.n	8007788 <_dtoa_r+0x3e4>
 8007786:	e09b      	b.n	80078c0 <_dtoa_r+0x51c>
 8007788:	9c08      	ldr	r4, [sp, #32]
 800778a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800778c:	2200      	movs	r2, #0
 800778e:	0020      	movs	r0, r4
 8007790:	0029      	movs	r1, r5
 8007792:	4baa      	ldr	r3, [pc, #680]	; (8007a3c <_dtoa_r+0x698>)
 8007794:	f7f8 fe5e 	bl	8000454 <__aeabi_dcmplt>
 8007798:	2800      	cmp	r0, #0
 800779a:	d100      	bne.n	800779e <_dtoa_r+0x3fa>
 800779c:	e090      	b.n	80078c0 <_dtoa_r+0x51c>
 800779e:	9b07      	ldr	r3, [sp, #28]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d100      	bne.n	80077a6 <_dtoa_r+0x402>
 80077a4:	e08c      	b.n	80078c0 <_dtoa_r+0x51c>
 80077a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	dd46      	ble.n	800783a <_dtoa_r+0x496>
 80077ac:	9b02      	ldr	r3, [sp, #8]
 80077ae:	2200      	movs	r2, #0
 80077b0:	0020      	movs	r0, r4
 80077b2:	0029      	movs	r1, r5
 80077b4:	1e5e      	subs	r6, r3, #1
 80077b6:	4ba2      	ldr	r3, [pc, #648]	; (8007a40 <_dtoa_r+0x69c>)
 80077b8:	f7f9 fe9e 	bl	80014f8 <__aeabi_dmul>
 80077bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077be:	9008      	str	r0, [sp, #32]
 80077c0:	9109      	str	r1, [sp, #36]	; 0x24
 80077c2:	3301      	adds	r3, #1
 80077c4:	9310      	str	r3, [sp, #64]	; 0x40
 80077c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80077ca:	9c08      	ldr	r4, [sp, #32]
 80077cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80077ce:	9314      	str	r3, [sp, #80]	; 0x50
 80077d0:	f7fa fce4 	bl	800219c <__aeabi_i2d>
 80077d4:	0022      	movs	r2, r4
 80077d6:	002b      	movs	r3, r5
 80077d8:	f7f9 fe8e 	bl	80014f8 <__aeabi_dmul>
 80077dc:	2200      	movs	r2, #0
 80077de:	4b99      	ldr	r3, [pc, #612]	; (8007a44 <_dtoa_r+0x6a0>)
 80077e0:	f7f8 ff4c 	bl	800067c <__aeabi_dadd>
 80077e4:	9010      	str	r0, [sp, #64]	; 0x40
 80077e6:	9111      	str	r1, [sp, #68]	; 0x44
 80077e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80077ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077ec:	9208      	str	r2, [sp, #32]
 80077ee:	9309      	str	r3, [sp, #36]	; 0x24
 80077f0:	4a95      	ldr	r2, [pc, #596]	; (8007a48 <_dtoa_r+0x6a4>)
 80077f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077f4:	4694      	mov	ip, r2
 80077f6:	4463      	add	r3, ip
 80077f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80077fa:	9309      	str	r3, [sp, #36]	; 0x24
 80077fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d161      	bne.n	80078c6 <_dtoa_r+0x522>
 8007802:	2200      	movs	r2, #0
 8007804:	0020      	movs	r0, r4
 8007806:	0029      	movs	r1, r5
 8007808:	4b90      	ldr	r3, [pc, #576]	; (8007a4c <_dtoa_r+0x6a8>)
 800780a:	f7fa f8e1 	bl	80019d0 <__aeabi_dsub>
 800780e:	9a08      	ldr	r2, [sp, #32]
 8007810:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007812:	0004      	movs	r4, r0
 8007814:	000d      	movs	r5, r1
 8007816:	f7f8 fe31 	bl	800047c <__aeabi_dcmpgt>
 800781a:	2800      	cmp	r0, #0
 800781c:	d000      	beq.n	8007820 <_dtoa_r+0x47c>
 800781e:	e2af      	b.n	8007d80 <_dtoa_r+0x9dc>
 8007820:	488b      	ldr	r0, [pc, #556]	; (8007a50 <_dtoa_r+0x6ac>)
 8007822:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007824:	4684      	mov	ip, r0
 8007826:	4461      	add	r1, ip
 8007828:	000b      	movs	r3, r1
 800782a:	0020      	movs	r0, r4
 800782c:	0029      	movs	r1, r5
 800782e:	9a08      	ldr	r2, [sp, #32]
 8007830:	f7f8 fe10 	bl	8000454 <__aeabi_dcmplt>
 8007834:	2800      	cmp	r0, #0
 8007836:	d000      	beq.n	800783a <_dtoa_r+0x496>
 8007838:	e29f      	b.n	8007d7a <_dtoa_r+0x9d6>
 800783a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800783c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800783e:	9308      	str	r3, [sp, #32]
 8007840:	9409      	str	r4, [sp, #36]	; 0x24
 8007842:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007844:	2b00      	cmp	r3, #0
 8007846:	da00      	bge.n	800784a <_dtoa_r+0x4a6>
 8007848:	e172      	b.n	8007b30 <_dtoa_r+0x78c>
 800784a:	9a02      	ldr	r2, [sp, #8]
 800784c:	2a0e      	cmp	r2, #14
 800784e:	dd00      	ble.n	8007852 <_dtoa_r+0x4ae>
 8007850:	e16e      	b.n	8007b30 <_dtoa_r+0x78c>
 8007852:	4b78      	ldr	r3, [pc, #480]	; (8007a34 <_dtoa_r+0x690>)
 8007854:	00d2      	lsls	r2, r2, #3
 8007856:	189b      	adds	r3, r3, r2
 8007858:	685c      	ldr	r4, [r3, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	930a      	str	r3, [sp, #40]	; 0x28
 800785e:	940b      	str	r4, [sp, #44]	; 0x2c
 8007860:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007862:	2b00      	cmp	r3, #0
 8007864:	db00      	blt.n	8007868 <_dtoa_r+0x4c4>
 8007866:	e0f7      	b.n	8007a58 <_dtoa_r+0x6b4>
 8007868:	9b07      	ldr	r3, [sp, #28]
 800786a:	2b00      	cmp	r3, #0
 800786c:	dd00      	ble.n	8007870 <_dtoa_r+0x4cc>
 800786e:	e0f3      	b.n	8007a58 <_dtoa_r+0x6b4>
 8007870:	d000      	beq.n	8007874 <_dtoa_r+0x4d0>
 8007872:	e282      	b.n	8007d7a <_dtoa_r+0x9d6>
 8007874:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007876:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007878:	2200      	movs	r2, #0
 800787a:	4b74      	ldr	r3, [pc, #464]	; (8007a4c <_dtoa_r+0x6a8>)
 800787c:	f7f9 fe3c 	bl	80014f8 <__aeabi_dmul>
 8007880:	9a08      	ldr	r2, [sp, #32]
 8007882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007884:	f7f8 fe04 	bl	8000490 <__aeabi_dcmpge>
 8007888:	9e07      	ldr	r6, [sp, #28]
 800788a:	0035      	movs	r5, r6
 800788c:	2800      	cmp	r0, #0
 800788e:	d000      	beq.n	8007892 <_dtoa_r+0x4ee>
 8007890:	e259      	b.n	8007d46 <_dtoa_r+0x9a2>
 8007892:	9b06      	ldr	r3, [sp, #24]
 8007894:	9a06      	ldr	r2, [sp, #24]
 8007896:	3301      	adds	r3, #1
 8007898:	9308      	str	r3, [sp, #32]
 800789a:	2331      	movs	r3, #49	; 0x31
 800789c:	7013      	strb	r3, [r2, #0]
 800789e:	9b02      	ldr	r3, [sp, #8]
 80078a0:	3301      	adds	r3, #1
 80078a2:	9302      	str	r3, [sp, #8]
 80078a4:	e254      	b.n	8007d50 <_dtoa_r+0x9ac>
 80078a6:	4234      	tst	r4, r6
 80078a8:	d007      	beq.n	80078ba <_dtoa_r+0x516>
 80078aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078ac:	3301      	adds	r3, #1
 80078ae:	9310      	str	r3, [sp, #64]	; 0x40
 80078b0:	682a      	ldr	r2, [r5, #0]
 80078b2:	686b      	ldr	r3, [r5, #4]
 80078b4:	f7f9 fe20 	bl	80014f8 <__aeabi_dmul>
 80078b8:	0033      	movs	r3, r6
 80078ba:	1064      	asrs	r4, r4, #1
 80078bc:	3508      	adds	r5, #8
 80078be:	e75a      	b.n	8007776 <_dtoa_r+0x3d2>
 80078c0:	9e02      	ldr	r6, [sp, #8]
 80078c2:	9b07      	ldr	r3, [sp, #28]
 80078c4:	e780      	b.n	80077c8 <_dtoa_r+0x424>
 80078c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80078ca:	1e5a      	subs	r2, r3, #1
 80078cc:	4b59      	ldr	r3, [pc, #356]	; (8007a34 <_dtoa_r+0x690>)
 80078ce:	00d2      	lsls	r2, r2, #3
 80078d0:	189b      	adds	r3, r3, r2
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	2900      	cmp	r1, #0
 80078d8:	d051      	beq.n	800797e <_dtoa_r+0x5da>
 80078da:	2000      	movs	r0, #0
 80078dc:	495d      	ldr	r1, [pc, #372]	; (8007a54 <_dtoa_r+0x6b0>)
 80078de:	f7f9 fa09 	bl	8000cf4 <__aeabi_ddiv>
 80078e2:	9a08      	ldr	r2, [sp, #32]
 80078e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078e6:	f7fa f873 	bl	80019d0 <__aeabi_dsub>
 80078ea:	9a06      	ldr	r2, [sp, #24]
 80078ec:	9b06      	ldr	r3, [sp, #24]
 80078ee:	4694      	mov	ip, r2
 80078f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80078f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078f4:	9010      	str	r0, [sp, #64]	; 0x40
 80078f6:	9111      	str	r1, [sp, #68]	; 0x44
 80078f8:	4463      	add	r3, ip
 80078fa:	9319      	str	r3, [sp, #100]	; 0x64
 80078fc:	0029      	movs	r1, r5
 80078fe:	0020      	movs	r0, r4
 8007900:	f7fa fc16 	bl	8002130 <__aeabi_d2iz>
 8007904:	9014      	str	r0, [sp, #80]	; 0x50
 8007906:	f7fa fc49 	bl	800219c <__aeabi_i2d>
 800790a:	0002      	movs	r2, r0
 800790c:	000b      	movs	r3, r1
 800790e:	0020      	movs	r0, r4
 8007910:	0029      	movs	r1, r5
 8007912:	f7fa f85d 	bl	80019d0 <__aeabi_dsub>
 8007916:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007918:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800791a:	3301      	adds	r3, #1
 800791c:	9308      	str	r3, [sp, #32]
 800791e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007920:	0004      	movs	r4, r0
 8007922:	3330      	adds	r3, #48	; 0x30
 8007924:	7013      	strb	r3, [r2, #0]
 8007926:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007928:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800792a:	000d      	movs	r5, r1
 800792c:	f7f8 fd92 	bl	8000454 <__aeabi_dcmplt>
 8007930:	2800      	cmp	r0, #0
 8007932:	d175      	bne.n	8007a20 <_dtoa_r+0x67c>
 8007934:	0022      	movs	r2, r4
 8007936:	002b      	movs	r3, r5
 8007938:	2000      	movs	r0, #0
 800793a:	4940      	ldr	r1, [pc, #256]	; (8007a3c <_dtoa_r+0x698>)
 800793c:	f7fa f848 	bl	80019d0 <__aeabi_dsub>
 8007940:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007942:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007944:	f7f8 fd86 	bl	8000454 <__aeabi_dcmplt>
 8007948:	2800      	cmp	r0, #0
 800794a:	d000      	beq.n	800794e <_dtoa_r+0x5aa>
 800794c:	e0d2      	b.n	8007af4 <_dtoa_r+0x750>
 800794e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007950:	9a08      	ldr	r2, [sp, #32]
 8007952:	4293      	cmp	r3, r2
 8007954:	d100      	bne.n	8007958 <_dtoa_r+0x5b4>
 8007956:	e770      	b.n	800783a <_dtoa_r+0x496>
 8007958:	9810      	ldr	r0, [sp, #64]	; 0x40
 800795a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800795c:	2200      	movs	r2, #0
 800795e:	4b38      	ldr	r3, [pc, #224]	; (8007a40 <_dtoa_r+0x69c>)
 8007960:	f7f9 fdca 	bl	80014f8 <__aeabi_dmul>
 8007964:	4b36      	ldr	r3, [pc, #216]	; (8007a40 <_dtoa_r+0x69c>)
 8007966:	9010      	str	r0, [sp, #64]	; 0x40
 8007968:	9111      	str	r1, [sp, #68]	; 0x44
 800796a:	2200      	movs	r2, #0
 800796c:	0020      	movs	r0, r4
 800796e:	0029      	movs	r1, r5
 8007970:	f7f9 fdc2 	bl	80014f8 <__aeabi_dmul>
 8007974:	9b08      	ldr	r3, [sp, #32]
 8007976:	0004      	movs	r4, r0
 8007978:	000d      	movs	r5, r1
 800797a:	9317      	str	r3, [sp, #92]	; 0x5c
 800797c:	e7be      	b.n	80078fc <_dtoa_r+0x558>
 800797e:	9808      	ldr	r0, [sp, #32]
 8007980:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007982:	f7f9 fdb9 	bl	80014f8 <__aeabi_dmul>
 8007986:	9a06      	ldr	r2, [sp, #24]
 8007988:	9b06      	ldr	r3, [sp, #24]
 800798a:	4694      	mov	ip, r2
 800798c:	9308      	str	r3, [sp, #32]
 800798e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007990:	9010      	str	r0, [sp, #64]	; 0x40
 8007992:	9111      	str	r1, [sp, #68]	; 0x44
 8007994:	4463      	add	r3, ip
 8007996:	9319      	str	r3, [sp, #100]	; 0x64
 8007998:	0029      	movs	r1, r5
 800799a:	0020      	movs	r0, r4
 800799c:	f7fa fbc8 	bl	8002130 <__aeabi_d2iz>
 80079a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80079a2:	f7fa fbfb 	bl	800219c <__aeabi_i2d>
 80079a6:	0002      	movs	r2, r0
 80079a8:	000b      	movs	r3, r1
 80079aa:	0020      	movs	r0, r4
 80079ac:	0029      	movs	r1, r5
 80079ae:	f7fa f80f 	bl	80019d0 <__aeabi_dsub>
 80079b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079b4:	9a08      	ldr	r2, [sp, #32]
 80079b6:	3330      	adds	r3, #48	; 0x30
 80079b8:	7013      	strb	r3, [r2, #0]
 80079ba:	0013      	movs	r3, r2
 80079bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80079be:	3301      	adds	r3, #1
 80079c0:	0004      	movs	r4, r0
 80079c2:	000d      	movs	r5, r1
 80079c4:	9308      	str	r3, [sp, #32]
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d12c      	bne.n	8007a24 <_dtoa_r+0x680>
 80079ca:	9810      	ldr	r0, [sp, #64]	; 0x40
 80079cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80079ce:	9a06      	ldr	r2, [sp, #24]
 80079d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80079d2:	4694      	mov	ip, r2
 80079d4:	4463      	add	r3, ip
 80079d6:	2200      	movs	r2, #0
 80079d8:	9308      	str	r3, [sp, #32]
 80079da:	4b1e      	ldr	r3, [pc, #120]	; (8007a54 <_dtoa_r+0x6b0>)
 80079dc:	f7f8 fe4e 	bl	800067c <__aeabi_dadd>
 80079e0:	0002      	movs	r2, r0
 80079e2:	000b      	movs	r3, r1
 80079e4:	0020      	movs	r0, r4
 80079e6:	0029      	movs	r1, r5
 80079e8:	f7f8 fd48 	bl	800047c <__aeabi_dcmpgt>
 80079ec:	2800      	cmp	r0, #0
 80079ee:	d000      	beq.n	80079f2 <_dtoa_r+0x64e>
 80079f0:	e080      	b.n	8007af4 <_dtoa_r+0x750>
 80079f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079f6:	2000      	movs	r0, #0
 80079f8:	4916      	ldr	r1, [pc, #88]	; (8007a54 <_dtoa_r+0x6b0>)
 80079fa:	f7f9 ffe9 	bl	80019d0 <__aeabi_dsub>
 80079fe:	0002      	movs	r2, r0
 8007a00:	000b      	movs	r3, r1
 8007a02:	0020      	movs	r0, r4
 8007a04:	0029      	movs	r1, r5
 8007a06:	f7f8 fd25 	bl	8000454 <__aeabi_dcmplt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d100      	bne.n	8007a10 <_dtoa_r+0x66c>
 8007a0e:	e714      	b.n	800783a <_dtoa_r+0x496>
 8007a10:	9b08      	ldr	r3, [sp, #32]
 8007a12:	001a      	movs	r2, r3
 8007a14:	3a01      	subs	r2, #1
 8007a16:	9208      	str	r2, [sp, #32]
 8007a18:	7812      	ldrb	r2, [r2, #0]
 8007a1a:	2a30      	cmp	r2, #48	; 0x30
 8007a1c:	d0f8      	beq.n	8007a10 <_dtoa_r+0x66c>
 8007a1e:	9308      	str	r3, [sp, #32]
 8007a20:	9602      	str	r6, [sp, #8]
 8007a22:	e055      	b.n	8007ad0 <_dtoa_r+0x72c>
 8007a24:	2200      	movs	r2, #0
 8007a26:	4b06      	ldr	r3, [pc, #24]	; (8007a40 <_dtoa_r+0x69c>)
 8007a28:	f7f9 fd66 	bl	80014f8 <__aeabi_dmul>
 8007a2c:	0004      	movs	r4, r0
 8007a2e:	000d      	movs	r5, r1
 8007a30:	e7b2      	b.n	8007998 <_dtoa_r+0x5f4>
 8007a32:	46c0      	nop			; (mov r8, r8)
 8007a34:	080096b0 	.word	0x080096b0
 8007a38:	08009688 	.word	0x08009688
 8007a3c:	3ff00000 	.word	0x3ff00000
 8007a40:	40240000 	.word	0x40240000
 8007a44:	401c0000 	.word	0x401c0000
 8007a48:	fcc00000 	.word	0xfcc00000
 8007a4c:	40140000 	.word	0x40140000
 8007a50:	7cc00000 	.word	0x7cc00000
 8007a54:	3fe00000 	.word	0x3fe00000
 8007a58:	9b07      	ldr	r3, [sp, #28]
 8007a5a:	9e06      	ldr	r6, [sp, #24]
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	199b      	adds	r3, r3, r6
 8007a60:	930c      	str	r3, [sp, #48]	; 0x30
 8007a62:	9c08      	ldr	r4, [sp, #32]
 8007a64:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007a66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a6a:	0020      	movs	r0, r4
 8007a6c:	0029      	movs	r1, r5
 8007a6e:	f7f9 f941 	bl	8000cf4 <__aeabi_ddiv>
 8007a72:	f7fa fb5d 	bl	8002130 <__aeabi_d2iz>
 8007a76:	9007      	str	r0, [sp, #28]
 8007a78:	f7fa fb90 	bl	800219c <__aeabi_i2d>
 8007a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a80:	f7f9 fd3a 	bl	80014f8 <__aeabi_dmul>
 8007a84:	0002      	movs	r2, r0
 8007a86:	000b      	movs	r3, r1
 8007a88:	0020      	movs	r0, r4
 8007a8a:	0029      	movs	r1, r5
 8007a8c:	f7f9 ffa0 	bl	80019d0 <__aeabi_dsub>
 8007a90:	0033      	movs	r3, r6
 8007a92:	9a07      	ldr	r2, [sp, #28]
 8007a94:	3601      	adds	r6, #1
 8007a96:	3230      	adds	r2, #48	; 0x30
 8007a98:	701a      	strb	r2, [r3, #0]
 8007a9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a9c:	9608      	str	r6, [sp, #32]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d139      	bne.n	8007b16 <_dtoa_r+0x772>
 8007aa2:	0002      	movs	r2, r0
 8007aa4:	000b      	movs	r3, r1
 8007aa6:	f7f8 fde9 	bl	800067c <__aeabi_dadd>
 8007aaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aae:	0004      	movs	r4, r0
 8007ab0:	000d      	movs	r5, r1
 8007ab2:	f7f8 fce3 	bl	800047c <__aeabi_dcmpgt>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	d11b      	bne.n	8007af2 <_dtoa_r+0x74e>
 8007aba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007abc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007abe:	0020      	movs	r0, r4
 8007ac0:	0029      	movs	r1, r5
 8007ac2:	f7f8 fcc1 	bl	8000448 <__aeabi_dcmpeq>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d002      	beq.n	8007ad0 <_dtoa_r+0x72c>
 8007aca:	9b07      	ldr	r3, [sp, #28]
 8007acc:	07db      	lsls	r3, r3, #31
 8007ace:	d410      	bmi.n	8007af2 <_dtoa_r+0x74e>
 8007ad0:	0038      	movs	r0, r7
 8007ad2:	9905      	ldr	r1, [sp, #20]
 8007ad4:	f000 fd24 	bl	8008520 <_Bfree>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	9a08      	ldr	r2, [sp, #32]
 8007adc:	9802      	ldr	r0, [sp, #8]
 8007ade:	7013      	strb	r3, [r2, #0]
 8007ae0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	6018      	str	r0, [r3, #0]
 8007ae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d100      	bne.n	8007aee <_dtoa_r+0x74a>
 8007aec:	e4a6      	b.n	800743c <_dtoa_r+0x98>
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	e4a4      	b.n	800743c <_dtoa_r+0x98>
 8007af2:	9e02      	ldr	r6, [sp, #8]
 8007af4:	9b08      	ldr	r3, [sp, #32]
 8007af6:	9308      	str	r3, [sp, #32]
 8007af8:	3b01      	subs	r3, #1
 8007afa:	781a      	ldrb	r2, [r3, #0]
 8007afc:	2a39      	cmp	r2, #57	; 0x39
 8007afe:	d106      	bne.n	8007b0e <_dtoa_r+0x76a>
 8007b00:	9a06      	ldr	r2, [sp, #24]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d1f7      	bne.n	8007af6 <_dtoa_r+0x752>
 8007b06:	2230      	movs	r2, #48	; 0x30
 8007b08:	9906      	ldr	r1, [sp, #24]
 8007b0a:	3601      	adds	r6, #1
 8007b0c:	700a      	strb	r2, [r1, #0]
 8007b0e:	781a      	ldrb	r2, [r3, #0]
 8007b10:	3201      	adds	r2, #1
 8007b12:	701a      	strb	r2, [r3, #0]
 8007b14:	e784      	b.n	8007a20 <_dtoa_r+0x67c>
 8007b16:	2200      	movs	r2, #0
 8007b18:	4baa      	ldr	r3, [pc, #680]	; (8007dc4 <_dtoa_r+0xa20>)
 8007b1a:	f7f9 fced 	bl	80014f8 <__aeabi_dmul>
 8007b1e:	2200      	movs	r2, #0
 8007b20:	2300      	movs	r3, #0
 8007b22:	0004      	movs	r4, r0
 8007b24:	000d      	movs	r5, r1
 8007b26:	f7f8 fc8f 	bl	8000448 <__aeabi_dcmpeq>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	d09b      	beq.n	8007a66 <_dtoa_r+0x6c2>
 8007b2e:	e7cf      	b.n	8007ad0 <_dtoa_r+0x72c>
 8007b30:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b32:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007b34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b36:	2d00      	cmp	r5, #0
 8007b38:	d012      	beq.n	8007b60 <_dtoa_r+0x7bc>
 8007b3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007b3c:	2a01      	cmp	r2, #1
 8007b3e:	dc66      	bgt.n	8007c0e <_dtoa_r+0x86a>
 8007b40:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b42:	2a00      	cmp	r2, #0
 8007b44:	d05d      	beq.n	8007c02 <_dtoa_r+0x85e>
 8007b46:	4aa0      	ldr	r2, [pc, #640]	; (8007dc8 <_dtoa_r+0xa24>)
 8007b48:	189b      	adds	r3, r3, r2
 8007b4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	18d2      	adds	r2, r2, r3
 8007b50:	920a      	str	r2, [sp, #40]	; 0x28
 8007b52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b54:	0038      	movs	r0, r7
 8007b56:	18d3      	adds	r3, r2, r3
 8007b58:	930d      	str	r3, [sp, #52]	; 0x34
 8007b5a:	f000 fd91 	bl	8008680 <__i2b>
 8007b5e:	0005      	movs	r5, r0
 8007b60:	2c00      	cmp	r4, #0
 8007b62:	dd0e      	ble.n	8007b82 <_dtoa_r+0x7de>
 8007b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	dd0b      	ble.n	8007b82 <_dtoa_r+0x7de>
 8007b6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b6c:	0023      	movs	r3, r4
 8007b6e:	4294      	cmp	r4, r2
 8007b70:	dd00      	ble.n	8007b74 <_dtoa_r+0x7d0>
 8007b72:	0013      	movs	r3, r2
 8007b74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b76:	1ae4      	subs	r4, r4, r3
 8007b78:	1ad2      	subs	r2, r2, r3
 8007b7a:	920a      	str	r2, [sp, #40]	; 0x28
 8007b7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	930d      	str	r3, [sp, #52]	; 0x34
 8007b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01f      	beq.n	8007bc8 <_dtoa_r+0x824>
 8007b88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d054      	beq.n	8007c38 <_dtoa_r+0x894>
 8007b8e:	2e00      	cmp	r6, #0
 8007b90:	dd11      	ble.n	8007bb6 <_dtoa_r+0x812>
 8007b92:	0029      	movs	r1, r5
 8007b94:	0032      	movs	r2, r6
 8007b96:	0038      	movs	r0, r7
 8007b98:	f000 fe38 	bl	800880c <__pow5mult>
 8007b9c:	9a05      	ldr	r2, [sp, #20]
 8007b9e:	0001      	movs	r1, r0
 8007ba0:	0005      	movs	r5, r0
 8007ba2:	0038      	movs	r0, r7
 8007ba4:	f000 fd82 	bl	80086ac <__multiply>
 8007ba8:	9905      	ldr	r1, [sp, #20]
 8007baa:	9014      	str	r0, [sp, #80]	; 0x50
 8007bac:	0038      	movs	r0, r7
 8007bae:	f000 fcb7 	bl	8008520 <_Bfree>
 8007bb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007bb4:	9305      	str	r3, [sp, #20]
 8007bb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bb8:	1b9a      	subs	r2, r3, r6
 8007bba:	42b3      	cmp	r3, r6
 8007bbc:	d004      	beq.n	8007bc8 <_dtoa_r+0x824>
 8007bbe:	0038      	movs	r0, r7
 8007bc0:	9905      	ldr	r1, [sp, #20]
 8007bc2:	f000 fe23 	bl	800880c <__pow5mult>
 8007bc6:	9005      	str	r0, [sp, #20]
 8007bc8:	2101      	movs	r1, #1
 8007bca:	0038      	movs	r0, r7
 8007bcc:	f000 fd58 	bl	8008680 <__i2b>
 8007bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bd2:	0006      	movs	r6, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd31      	ble.n	8007c3c <_dtoa_r+0x898>
 8007bd8:	001a      	movs	r2, r3
 8007bda:	0001      	movs	r1, r0
 8007bdc:	0038      	movs	r0, r7
 8007bde:	f000 fe15 	bl	800880c <__pow5mult>
 8007be2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007be4:	0006      	movs	r6, r0
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	dd2d      	ble.n	8007c46 <_dtoa_r+0x8a2>
 8007bea:	2300      	movs	r3, #0
 8007bec:	930e      	str	r3, [sp, #56]	; 0x38
 8007bee:	6933      	ldr	r3, [r6, #16]
 8007bf0:	3303      	adds	r3, #3
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	18f3      	adds	r3, r6, r3
 8007bf6:	6858      	ldr	r0, [r3, #4]
 8007bf8:	f000 fcfa 	bl	80085f0 <__hi0bits>
 8007bfc:	2320      	movs	r3, #32
 8007bfe:	1a18      	subs	r0, r3, r0
 8007c00:	e039      	b.n	8007c76 <_dtoa_r+0x8d2>
 8007c02:	2336      	movs	r3, #54	; 0x36
 8007c04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c06:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007c08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c0a:	1a9b      	subs	r3, r3, r2
 8007c0c:	e79d      	b.n	8007b4a <_dtoa_r+0x7a6>
 8007c0e:	9b07      	ldr	r3, [sp, #28]
 8007c10:	1e5e      	subs	r6, r3, #1
 8007c12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c14:	42b3      	cmp	r3, r6
 8007c16:	db07      	blt.n	8007c28 <_dtoa_r+0x884>
 8007c18:	1b9e      	subs	r6, r3, r6
 8007c1a:	9b07      	ldr	r3, [sp, #28]
 8007c1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	da93      	bge.n	8007b4a <_dtoa_r+0x7a6>
 8007c22:	1ae4      	subs	r4, r4, r3
 8007c24:	2300      	movs	r3, #0
 8007c26:	e790      	b.n	8007b4a <_dtoa_r+0x7a6>
 8007c28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c2c:	1af3      	subs	r3, r6, r3
 8007c2e:	18d3      	adds	r3, r2, r3
 8007c30:	960e      	str	r6, [sp, #56]	; 0x38
 8007c32:	9315      	str	r3, [sp, #84]	; 0x54
 8007c34:	2600      	movs	r6, #0
 8007c36:	e7f0      	b.n	8007c1a <_dtoa_r+0x876>
 8007c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c3a:	e7c0      	b.n	8007bbe <_dtoa_r+0x81a>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	930e      	str	r3, [sp, #56]	; 0x38
 8007c40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	dc13      	bgt.n	8007c6e <_dtoa_r+0x8ca>
 8007c46:	2300      	movs	r3, #0
 8007c48:	930e      	str	r3, [sp, #56]	; 0x38
 8007c4a:	9b08      	ldr	r3, [sp, #32]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10e      	bne.n	8007c6e <_dtoa_r+0x8ca>
 8007c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c52:	031b      	lsls	r3, r3, #12
 8007c54:	d10b      	bne.n	8007c6e <_dtoa_r+0x8ca>
 8007c56:	4b5d      	ldr	r3, [pc, #372]	; (8007dcc <_dtoa_r+0xa28>)
 8007c58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c5a:	4213      	tst	r3, r2
 8007c5c:	d007      	beq.n	8007c6e <_dtoa_r+0x8ca>
 8007c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c60:	3301      	adds	r3, #1
 8007c62:	930a      	str	r3, [sp, #40]	; 0x28
 8007c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c66:	3301      	adds	r3, #1
 8007c68:	930d      	str	r3, [sp, #52]	; 0x34
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	930e      	str	r3, [sp, #56]	; 0x38
 8007c6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c70:	2001      	movs	r0, #1
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d1bb      	bne.n	8007bee <_dtoa_r+0x84a>
 8007c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c78:	221f      	movs	r2, #31
 8007c7a:	1818      	adds	r0, r3, r0
 8007c7c:	0003      	movs	r3, r0
 8007c7e:	4013      	ands	r3, r2
 8007c80:	4210      	tst	r0, r2
 8007c82:	d046      	beq.n	8007d12 <_dtoa_r+0x96e>
 8007c84:	3201      	adds	r2, #1
 8007c86:	1ad2      	subs	r2, r2, r3
 8007c88:	2a04      	cmp	r2, #4
 8007c8a:	dd3f      	ble.n	8007d0c <_dtoa_r+0x968>
 8007c8c:	221c      	movs	r2, #28
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c92:	18e4      	adds	r4, r4, r3
 8007c94:	18d2      	adds	r2, r2, r3
 8007c96:	920a      	str	r2, [sp, #40]	; 0x28
 8007c98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c9a:	18d3      	adds	r3, r2, r3
 8007c9c:	930d      	str	r3, [sp, #52]	; 0x34
 8007c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	dd05      	ble.n	8007cb0 <_dtoa_r+0x90c>
 8007ca4:	001a      	movs	r2, r3
 8007ca6:	0038      	movs	r0, r7
 8007ca8:	9905      	ldr	r1, [sp, #20]
 8007caa:	f000 fe0b 	bl	80088c4 <__lshift>
 8007cae:	9005      	str	r0, [sp, #20]
 8007cb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	dd05      	ble.n	8007cc2 <_dtoa_r+0x91e>
 8007cb6:	0031      	movs	r1, r6
 8007cb8:	001a      	movs	r2, r3
 8007cba:	0038      	movs	r0, r7
 8007cbc:	f000 fe02 	bl	80088c4 <__lshift>
 8007cc0:	0006      	movs	r6, r0
 8007cc2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d026      	beq.n	8007d16 <_dtoa_r+0x972>
 8007cc8:	0031      	movs	r1, r6
 8007cca:	9805      	ldr	r0, [sp, #20]
 8007ccc:	f000 fe68 	bl	80089a0 <__mcmp>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	da20      	bge.n	8007d16 <_dtoa_r+0x972>
 8007cd4:	9b02      	ldr	r3, [sp, #8]
 8007cd6:	220a      	movs	r2, #10
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	9302      	str	r3, [sp, #8]
 8007cdc:	0038      	movs	r0, r7
 8007cde:	2300      	movs	r3, #0
 8007ce0:	9905      	ldr	r1, [sp, #20]
 8007ce2:	f000 fc41 	bl	8008568 <__multadd>
 8007ce6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ce8:	9005      	str	r0, [sp, #20]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d100      	bne.n	8007cf0 <_dtoa_r+0x94c>
 8007cee:	e166      	b.n	8007fbe <_dtoa_r+0xc1a>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	0029      	movs	r1, r5
 8007cf4:	220a      	movs	r2, #10
 8007cf6:	0038      	movs	r0, r7
 8007cf8:	f000 fc36 	bl	8008568 <__multadd>
 8007cfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cfe:	0005      	movs	r5, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	dc47      	bgt.n	8007d94 <_dtoa_r+0x9f0>
 8007d04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	dc0d      	bgt.n	8007d26 <_dtoa_r+0x982>
 8007d0a:	e043      	b.n	8007d94 <_dtoa_r+0x9f0>
 8007d0c:	2a04      	cmp	r2, #4
 8007d0e:	d0c6      	beq.n	8007c9e <_dtoa_r+0x8fa>
 8007d10:	0013      	movs	r3, r2
 8007d12:	331c      	adds	r3, #28
 8007d14:	e7bc      	b.n	8007c90 <_dtoa_r+0x8ec>
 8007d16:	9b07      	ldr	r3, [sp, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	dc35      	bgt.n	8007d88 <_dtoa_r+0x9e4>
 8007d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	dd32      	ble.n	8007d88 <_dtoa_r+0x9e4>
 8007d22:	9b07      	ldr	r3, [sp, #28]
 8007d24:	930c      	str	r3, [sp, #48]	; 0x30
 8007d26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d10c      	bne.n	8007d46 <_dtoa_r+0x9a2>
 8007d2c:	0031      	movs	r1, r6
 8007d2e:	2205      	movs	r2, #5
 8007d30:	0038      	movs	r0, r7
 8007d32:	f000 fc19 	bl	8008568 <__multadd>
 8007d36:	0006      	movs	r6, r0
 8007d38:	0001      	movs	r1, r0
 8007d3a:	9805      	ldr	r0, [sp, #20]
 8007d3c:	f000 fe30 	bl	80089a0 <__mcmp>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	dd00      	ble.n	8007d46 <_dtoa_r+0x9a2>
 8007d44:	e5a5      	b.n	8007892 <_dtoa_r+0x4ee>
 8007d46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d48:	43db      	mvns	r3, r3
 8007d4a:	9302      	str	r3, [sp, #8]
 8007d4c:	9b06      	ldr	r3, [sp, #24]
 8007d4e:	9308      	str	r3, [sp, #32]
 8007d50:	2400      	movs	r4, #0
 8007d52:	0031      	movs	r1, r6
 8007d54:	0038      	movs	r0, r7
 8007d56:	f000 fbe3 	bl	8008520 <_Bfree>
 8007d5a:	2d00      	cmp	r5, #0
 8007d5c:	d100      	bne.n	8007d60 <_dtoa_r+0x9bc>
 8007d5e:	e6b7      	b.n	8007ad0 <_dtoa_r+0x72c>
 8007d60:	2c00      	cmp	r4, #0
 8007d62:	d005      	beq.n	8007d70 <_dtoa_r+0x9cc>
 8007d64:	42ac      	cmp	r4, r5
 8007d66:	d003      	beq.n	8007d70 <_dtoa_r+0x9cc>
 8007d68:	0021      	movs	r1, r4
 8007d6a:	0038      	movs	r0, r7
 8007d6c:	f000 fbd8 	bl	8008520 <_Bfree>
 8007d70:	0029      	movs	r1, r5
 8007d72:	0038      	movs	r0, r7
 8007d74:	f000 fbd4 	bl	8008520 <_Bfree>
 8007d78:	e6aa      	b.n	8007ad0 <_dtoa_r+0x72c>
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	0035      	movs	r5, r6
 8007d7e:	e7e2      	b.n	8007d46 <_dtoa_r+0x9a2>
 8007d80:	9602      	str	r6, [sp, #8]
 8007d82:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007d84:	0035      	movs	r5, r6
 8007d86:	e584      	b.n	8007892 <_dtoa_r+0x4ee>
 8007d88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d100      	bne.n	8007d90 <_dtoa_r+0x9ec>
 8007d8e:	e0ce      	b.n	8007f2e <_dtoa_r+0xb8a>
 8007d90:	9b07      	ldr	r3, [sp, #28]
 8007d92:	930c      	str	r3, [sp, #48]	; 0x30
 8007d94:	2c00      	cmp	r4, #0
 8007d96:	dd05      	ble.n	8007da4 <_dtoa_r+0xa00>
 8007d98:	0029      	movs	r1, r5
 8007d9a:	0022      	movs	r2, r4
 8007d9c:	0038      	movs	r0, r7
 8007d9e:	f000 fd91 	bl	80088c4 <__lshift>
 8007da2:	0005      	movs	r5, r0
 8007da4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007da6:	0028      	movs	r0, r5
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d022      	beq.n	8007df2 <_dtoa_r+0xa4e>
 8007dac:	0038      	movs	r0, r7
 8007dae:	6869      	ldr	r1, [r5, #4]
 8007db0:	f000 fb72 	bl	8008498 <_Balloc>
 8007db4:	1e04      	subs	r4, r0, #0
 8007db6:	d10f      	bne.n	8007dd8 <_dtoa_r+0xa34>
 8007db8:	0002      	movs	r2, r0
 8007dba:	4b05      	ldr	r3, [pc, #20]	; (8007dd0 <_dtoa_r+0xa2c>)
 8007dbc:	4905      	ldr	r1, [pc, #20]	; (8007dd4 <_dtoa_r+0xa30>)
 8007dbe:	f7ff fb06 	bl	80073ce <_dtoa_r+0x2a>
 8007dc2:	46c0      	nop			; (mov r8, r8)
 8007dc4:	40240000 	.word	0x40240000
 8007dc8:	00000433 	.word	0x00000433
 8007dcc:	7ff00000 	.word	0x7ff00000
 8007dd0:	080095b7 	.word	0x080095b7
 8007dd4:	000002ea 	.word	0x000002ea
 8007dd8:	0029      	movs	r1, r5
 8007dda:	692b      	ldr	r3, [r5, #16]
 8007ddc:	310c      	adds	r1, #12
 8007dde:	1c9a      	adds	r2, r3, #2
 8007de0:	0092      	lsls	r2, r2, #2
 8007de2:	300c      	adds	r0, #12
 8007de4:	f000 fb4f 	bl	8008486 <memcpy>
 8007de8:	2201      	movs	r2, #1
 8007dea:	0021      	movs	r1, r4
 8007dec:	0038      	movs	r0, r7
 8007dee:	f000 fd69 	bl	80088c4 <__lshift>
 8007df2:	9b06      	ldr	r3, [sp, #24]
 8007df4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007df6:	930a      	str	r3, [sp, #40]	; 0x28
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	189b      	adds	r3, r3, r2
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	002c      	movs	r4, r5
 8007e00:	0005      	movs	r5, r0
 8007e02:	9314      	str	r3, [sp, #80]	; 0x50
 8007e04:	9b08      	ldr	r3, [sp, #32]
 8007e06:	4013      	ands	r3, r2
 8007e08:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e0a:	0031      	movs	r1, r6
 8007e0c:	9805      	ldr	r0, [sp, #20]
 8007e0e:	f7ff fa3d 	bl	800728c <quorem>
 8007e12:	0003      	movs	r3, r0
 8007e14:	0021      	movs	r1, r4
 8007e16:	3330      	adds	r3, #48	; 0x30
 8007e18:	900d      	str	r0, [sp, #52]	; 0x34
 8007e1a:	9805      	ldr	r0, [sp, #20]
 8007e1c:	9307      	str	r3, [sp, #28]
 8007e1e:	f000 fdbf 	bl	80089a0 <__mcmp>
 8007e22:	002a      	movs	r2, r5
 8007e24:	900e      	str	r0, [sp, #56]	; 0x38
 8007e26:	0031      	movs	r1, r6
 8007e28:	0038      	movs	r0, r7
 8007e2a:	f000 fdd5 	bl	80089d8 <__mdiff>
 8007e2e:	68c3      	ldr	r3, [r0, #12]
 8007e30:	9008      	str	r0, [sp, #32]
 8007e32:	9310      	str	r3, [sp, #64]	; 0x40
 8007e34:	2301      	movs	r3, #1
 8007e36:	930c      	str	r3, [sp, #48]	; 0x30
 8007e38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d104      	bne.n	8007e48 <_dtoa_r+0xaa4>
 8007e3e:	0001      	movs	r1, r0
 8007e40:	9805      	ldr	r0, [sp, #20]
 8007e42:	f000 fdad 	bl	80089a0 <__mcmp>
 8007e46:	900c      	str	r0, [sp, #48]	; 0x30
 8007e48:	0038      	movs	r0, r7
 8007e4a:	9908      	ldr	r1, [sp, #32]
 8007e4c:	f000 fb68 	bl	8008520 <_Bfree>
 8007e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e54:	3301      	adds	r3, #1
 8007e56:	9308      	str	r3, [sp, #32]
 8007e58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	d10c      	bne.n	8007e7c <_dtoa_r+0xad8>
 8007e62:	9b07      	ldr	r3, [sp, #28]
 8007e64:	2b39      	cmp	r3, #57	; 0x39
 8007e66:	d026      	beq.n	8007eb6 <_dtoa_r+0xb12>
 8007e68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	dd02      	ble.n	8007e74 <_dtoa_r+0xad0>
 8007e6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e70:	3331      	adds	r3, #49	; 0x31
 8007e72:	9307      	str	r3, [sp, #28]
 8007e74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e76:	9a07      	ldr	r2, [sp, #28]
 8007e78:	701a      	strb	r2, [r3, #0]
 8007e7a:	e76a      	b.n	8007d52 <_dtoa_r+0x9ae>
 8007e7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	db04      	blt.n	8007e8c <_dtoa_r+0xae8>
 8007e82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e84:	4313      	orrs	r3, r2
 8007e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	d11f      	bne.n	8007ecc <_dtoa_r+0xb28>
 8007e8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	ddf0      	ble.n	8007e74 <_dtoa_r+0xad0>
 8007e92:	9905      	ldr	r1, [sp, #20]
 8007e94:	2201      	movs	r2, #1
 8007e96:	0038      	movs	r0, r7
 8007e98:	f000 fd14 	bl	80088c4 <__lshift>
 8007e9c:	0031      	movs	r1, r6
 8007e9e:	9005      	str	r0, [sp, #20]
 8007ea0:	f000 fd7e 	bl	80089a0 <__mcmp>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	dc03      	bgt.n	8007eb0 <_dtoa_r+0xb0c>
 8007ea8:	d1e4      	bne.n	8007e74 <_dtoa_r+0xad0>
 8007eaa:	9b07      	ldr	r3, [sp, #28]
 8007eac:	07db      	lsls	r3, r3, #31
 8007eae:	d5e1      	bpl.n	8007e74 <_dtoa_r+0xad0>
 8007eb0:	9b07      	ldr	r3, [sp, #28]
 8007eb2:	2b39      	cmp	r3, #57	; 0x39
 8007eb4:	d1db      	bne.n	8007e6e <_dtoa_r+0xaca>
 8007eb6:	2339      	movs	r3, #57	; 0x39
 8007eb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007eba:	7013      	strb	r3, [r2, #0]
 8007ebc:	9b08      	ldr	r3, [sp, #32]
 8007ebe:	9308      	str	r3, [sp, #32]
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	781a      	ldrb	r2, [r3, #0]
 8007ec4:	2a39      	cmp	r2, #57	; 0x39
 8007ec6:	d068      	beq.n	8007f9a <_dtoa_r+0xbf6>
 8007ec8:	3201      	adds	r2, #1
 8007eca:	e7d5      	b.n	8007e78 <_dtoa_r+0xad4>
 8007ecc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	dd07      	ble.n	8007ee2 <_dtoa_r+0xb3e>
 8007ed2:	9b07      	ldr	r3, [sp, #28]
 8007ed4:	2b39      	cmp	r3, #57	; 0x39
 8007ed6:	d0ee      	beq.n	8007eb6 <_dtoa_r+0xb12>
 8007ed8:	9b07      	ldr	r3, [sp, #28]
 8007eda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007edc:	3301      	adds	r3, #1
 8007ede:	7013      	strb	r3, [r2, #0]
 8007ee0:	e737      	b.n	8007d52 <_dtoa_r+0x9ae>
 8007ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ee4:	9a07      	ldr	r2, [sp, #28]
 8007ee6:	701a      	strb	r2, [r3, #0]
 8007ee8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d03e      	beq.n	8007f6e <_dtoa_r+0xbca>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	220a      	movs	r2, #10
 8007ef4:	9905      	ldr	r1, [sp, #20]
 8007ef6:	0038      	movs	r0, r7
 8007ef8:	f000 fb36 	bl	8008568 <__multadd>
 8007efc:	2300      	movs	r3, #0
 8007efe:	9005      	str	r0, [sp, #20]
 8007f00:	220a      	movs	r2, #10
 8007f02:	0021      	movs	r1, r4
 8007f04:	0038      	movs	r0, r7
 8007f06:	42ac      	cmp	r4, r5
 8007f08:	d106      	bne.n	8007f18 <_dtoa_r+0xb74>
 8007f0a:	f000 fb2d 	bl	8008568 <__multadd>
 8007f0e:	0004      	movs	r4, r0
 8007f10:	0005      	movs	r5, r0
 8007f12:	9b08      	ldr	r3, [sp, #32]
 8007f14:	930a      	str	r3, [sp, #40]	; 0x28
 8007f16:	e778      	b.n	8007e0a <_dtoa_r+0xa66>
 8007f18:	f000 fb26 	bl	8008568 <__multadd>
 8007f1c:	0029      	movs	r1, r5
 8007f1e:	0004      	movs	r4, r0
 8007f20:	2300      	movs	r3, #0
 8007f22:	220a      	movs	r2, #10
 8007f24:	0038      	movs	r0, r7
 8007f26:	f000 fb1f 	bl	8008568 <__multadd>
 8007f2a:	0005      	movs	r5, r0
 8007f2c:	e7f1      	b.n	8007f12 <_dtoa_r+0xb6e>
 8007f2e:	9b07      	ldr	r3, [sp, #28]
 8007f30:	930c      	str	r3, [sp, #48]	; 0x30
 8007f32:	2400      	movs	r4, #0
 8007f34:	0031      	movs	r1, r6
 8007f36:	9805      	ldr	r0, [sp, #20]
 8007f38:	f7ff f9a8 	bl	800728c <quorem>
 8007f3c:	9b06      	ldr	r3, [sp, #24]
 8007f3e:	3030      	adds	r0, #48	; 0x30
 8007f40:	5518      	strb	r0, [r3, r4]
 8007f42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f44:	3401      	adds	r4, #1
 8007f46:	9007      	str	r0, [sp, #28]
 8007f48:	42a3      	cmp	r3, r4
 8007f4a:	dd07      	ble.n	8007f5c <_dtoa_r+0xbb8>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	220a      	movs	r2, #10
 8007f50:	0038      	movs	r0, r7
 8007f52:	9905      	ldr	r1, [sp, #20]
 8007f54:	f000 fb08 	bl	8008568 <__multadd>
 8007f58:	9005      	str	r0, [sp, #20]
 8007f5a:	e7eb      	b.n	8007f34 <_dtoa_r+0xb90>
 8007f5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f5e:	2001      	movs	r0, #1
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	dd00      	ble.n	8007f66 <_dtoa_r+0xbc2>
 8007f64:	0018      	movs	r0, r3
 8007f66:	2400      	movs	r4, #0
 8007f68:	9b06      	ldr	r3, [sp, #24]
 8007f6a:	181b      	adds	r3, r3, r0
 8007f6c:	9308      	str	r3, [sp, #32]
 8007f6e:	9905      	ldr	r1, [sp, #20]
 8007f70:	2201      	movs	r2, #1
 8007f72:	0038      	movs	r0, r7
 8007f74:	f000 fca6 	bl	80088c4 <__lshift>
 8007f78:	0031      	movs	r1, r6
 8007f7a:	9005      	str	r0, [sp, #20]
 8007f7c:	f000 fd10 	bl	80089a0 <__mcmp>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	dc9b      	bgt.n	8007ebc <_dtoa_r+0xb18>
 8007f84:	d102      	bne.n	8007f8c <_dtoa_r+0xbe8>
 8007f86:	9b07      	ldr	r3, [sp, #28]
 8007f88:	07db      	lsls	r3, r3, #31
 8007f8a:	d497      	bmi.n	8007ebc <_dtoa_r+0xb18>
 8007f8c:	9b08      	ldr	r3, [sp, #32]
 8007f8e:	9308      	str	r3, [sp, #32]
 8007f90:	3b01      	subs	r3, #1
 8007f92:	781a      	ldrb	r2, [r3, #0]
 8007f94:	2a30      	cmp	r2, #48	; 0x30
 8007f96:	d0fa      	beq.n	8007f8e <_dtoa_r+0xbea>
 8007f98:	e6db      	b.n	8007d52 <_dtoa_r+0x9ae>
 8007f9a:	9a06      	ldr	r2, [sp, #24]
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d18e      	bne.n	8007ebe <_dtoa_r+0xb1a>
 8007fa0:	9b02      	ldr	r3, [sp, #8]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	9302      	str	r3, [sp, #8]
 8007fa6:	2331      	movs	r3, #49	; 0x31
 8007fa8:	e799      	b.n	8007ede <_dtoa_r+0xb3a>
 8007faa:	4b09      	ldr	r3, [pc, #36]	; (8007fd0 <_dtoa_r+0xc2c>)
 8007fac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007fae:	9306      	str	r3, [sp, #24]
 8007fb0:	4b08      	ldr	r3, [pc, #32]	; (8007fd4 <_dtoa_r+0xc30>)
 8007fb2:	2a00      	cmp	r2, #0
 8007fb4:	d001      	beq.n	8007fba <_dtoa_r+0xc16>
 8007fb6:	f7ff fa3f 	bl	8007438 <_dtoa_r+0x94>
 8007fba:	f7ff fa3f 	bl	800743c <_dtoa_r+0x98>
 8007fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	dcb6      	bgt.n	8007f32 <_dtoa_r+0xb8e>
 8007fc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	dd00      	ble.n	8007fcc <_dtoa_r+0xc28>
 8007fca:	e6ac      	b.n	8007d26 <_dtoa_r+0x982>
 8007fcc:	e7b1      	b.n	8007f32 <_dtoa_r+0xb8e>
 8007fce:	46c0      	nop			; (mov r8, r8)
 8007fd0:	08009538 	.word	0x08009538
 8007fd4:	08009540 	.word	0x08009540

08007fd8 <__sflush_r>:
 8007fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fda:	898b      	ldrh	r3, [r1, #12]
 8007fdc:	0005      	movs	r5, r0
 8007fde:	000c      	movs	r4, r1
 8007fe0:	071a      	lsls	r2, r3, #28
 8007fe2:	d45f      	bmi.n	80080a4 <__sflush_r+0xcc>
 8007fe4:	684a      	ldr	r2, [r1, #4]
 8007fe6:	2a00      	cmp	r2, #0
 8007fe8:	dc04      	bgt.n	8007ff4 <__sflush_r+0x1c>
 8007fea:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007fec:	2a00      	cmp	r2, #0
 8007fee:	dc01      	bgt.n	8007ff4 <__sflush_r+0x1c>
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007ff4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007ff6:	2f00      	cmp	r7, #0
 8007ff8:	d0fa      	beq.n	8007ff0 <__sflush_r+0x18>
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2180      	movs	r1, #128	; 0x80
 8007ffe:	682e      	ldr	r6, [r5, #0]
 8008000:	602a      	str	r2, [r5, #0]
 8008002:	001a      	movs	r2, r3
 8008004:	0149      	lsls	r1, r1, #5
 8008006:	400a      	ands	r2, r1
 8008008:	420b      	tst	r3, r1
 800800a:	d034      	beq.n	8008076 <__sflush_r+0x9e>
 800800c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	075b      	lsls	r3, r3, #29
 8008012:	d506      	bpl.n	8008022 <__sflush_r+0x4a>
 8008014:	6863      	ldr	r3, [r4, #4]
 8008016:	1ac0      	subs	r0, r0, r3
 8008018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800801a:	2b00      	cmp	r3, #0
 800801c:	d001      	beq.n	8008022 <__sflush_r+0x4a>
 800801e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008020:	1ac0      	subs	r0, r0, r3
 8008022:	0002      	movs	r2, r0
 8008024:	6a21      	ldr	r1, [r4, #32]
 8008026:	2300      	movs	r3, #0
 8008028:	0028      	movs	r0, r5
 800802a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800802c:	47b8      	blx	r7
 800802e:	89a1      	ldrh	r1, [r4, #12]
 8008030:	1c43      	adds	r3, r0, #1
 8008032:	d106      	bne.n	8008042 <__sflush_r+0x6a>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	2b1d      	cmp	r3, #29
 8008038:	d831      	bhi.n	800809e <__sflush_r+0xc6>
 800803a:	4a2c      	ldr	r2, [pc, #176]	; (80080ec <__sflush_r+0x114>)
 800803c:	40da      	lsrs	r2, r3
 800803e:	07d3      	lsls	r3, r2, #31
 8008040:	d52d      	bpl.n	800809e <__sflush_r+0xc6>
 8008042:	2300      	movs	r3, #0
 8008044:	6063      	str	r3, [r4, #4]
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	04cb      	lsls	r3, r1, #19
 800804c:	d505      	bpl.n	800805a <__sflush_r+0x82>
 800804e:	1c43      	adds	r3, r0, #1
 8008050:	d102      	bne.n	8008058 <__sflush_r+0x80>
 8008052:	682b      	ldr	r3, [r5, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d100      	bne.n	800805a <__sflush_r+0x82>
 8008058:	6560      	str	r0, [r4, #84]	; 0x54
 800805a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800805c:	602e      	str	r6, [r5, #0]
 800805e:	2900      	cmp	r1, #0
 8008060:	d0c6      	beq.n	8007ff0 <__sflush_r+0x18>
 8008062:	0023      	movs	r3, r4
 8008064:	3344      	adds	r3, #68	; 0x44
 8008066:	4299      	cmp	r1, r3
 8008068:	d002      	beq.n	8008070 <__sflush_r+0x98>
 800806a:	0028      	movs	r0, r5
 800806c:	f000 fddc 	bl	8008c28 <_free_r>
 8008070:	2000      	movs	r0, #0
 8008072:	6360      	str	r0, [r4, #52]	; 0x34
 8008074:	e7bd      	b.n	8007ff2 <__sflush_r+0x1a>
 8008076:	2301      	movs	r3, #1
 8008078:	0028      	movs	r0, r5
 800807a:	6a21      	ldr	r1, [r4, #32]
 800807c:	47b8      	blx	r7
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	d1c5      	bne.n	800800e <__sflush_r+0x36>
 8008082:	682b      	ldr	r3, [r5, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0c2      	beq.n	800800e <__sflush_r+0x36>
 8008088:	2b1d      	cmp	r3, #29
 800808a:	d001      	beq.n	8008090 <__sflush_r+0xb8>
 800808c:	2b16      	cmp	r3, #22
 800808e:	d101      	bne.n	8008094 <__sflush_r+0xbc>
 8008090:	602e      	str	r6, [r5, #0]
 8008092:	e7ad      	b.n	8007ff0 <__sflush_r+0x18>
 8008094:	2340      	movs	r3, #64	; 0x40
 8008096:	89a2      	ldrh	r2, [r4, #12]
 8008098:	4313      	orrs	r3, r2
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	e7a9      	b.n	8007ff2 <__sflush_r+0x1a>
 800809e:	2340      	movs	r3, #64	; 0x40
 80080a0:	430b      	orrs	r3, r1
 80080a2:	e7fa      	b.n	800809a <__sflush_r+0xc2>
 80080a4:	690f      	ldr	r7, [r1, #16]
 80080a6:	2f00      	cmp	r7, #0
 80080a8:	d0a2      	beq.n	8007ff0 <__sflush_r+0x18>
 80080aa:	680a      	ldr	r2, [r1, #0]
 80080ac:	600f      	str	r7, [r1, #0]
 80080ae:	1bd2      	subs	r2, r2, r7
 80080b0:	9201      	str	r2, [sp, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	079b      	lsls	r3, r3, #30
 80080b6:	d100      	bne.n	80080ba <__sflush_r+0xe2>
 80080b8:	694a      	ldr	r2, [r1, #20]
 80080ba:	60a2      	str	r2, [r4, #8]
 80080bc:	9b01      	ldr	r3, [sp, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	dc00      	bgt.n	80080c4 <__sflush_r+0xec>
 80080c2:	e795      	b.n	8007ff0 <__sflush_r+0x18>
 80080c4:	003a      	movs	r2, r7
 80080c6:	0028      	movs	r0, r5
 80080c8:	9b01      	ldr	r3, [sp, #4]
 80080ca:	6a21      	ldr	r1, [r4, #32]
 80080cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080ce:	47b0      	blx	r6
 80080d0:	2800      	cmp	r0, #0
 80080d2:	dc06      	bgt.n	80080e2 <__sflush_r+0x10a>
 80080d4:	2340      	movs	r3, #64	; 0x40
 80080d6:	2001      	movs	r0, #1
 80080d8:	89a2      	ldrh	r2, [r4, #12]
 80080da:	4240      	negs	r0, r0
 80080dc:	4313      	orrs	r3, r2
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	e787      	b.n	8007ff2 <__sflush_r+0x1a>
 80080e2:	9b01      	ldr	r3, [sp, #4]
 80080e4:	183f      	adds	r7, r7, r0
 80080e6:	1a1b      	subs	r3, r3, r0
 80080e8:	9301      	str	r3, [sp, #4]
 80080ea:	e7e7      	b.n	80080bc <__sflush_r+0xe4>
 80080ec:	20400001 	.word	0x20400001

080080f0 <_fflush_r>:
 80080f0:	690b      	ldr	r3, [r1, #16]
 80080f2:	b570      	push	{r4, r5, r6, lr}
 80080f4:	0005      	movs	r5, r0
 80080f6:	000c      	movs	r4, r1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d102      	bne.n	8008102 <_fflush_r+0x12>
 80080fc:	2500      	movs	r5, #0
 80080fe:	0028      	movs	r0, r5
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	2800      	cmp	r0, #0
 8008104:	d004      	beq.n	8008110 <_fflush_r+0x20>
 8008106:	6983      	ldr	r3, [r0, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d101      	bne.n	8008110 <_fflush_r+0x20>
 800810c:	f000 f892 	bl	8008234 <__sinit>
 8008110:	4b14      	ldr	r3, [pc, #80]	; (8008164 <_fflush_r+0x74>)
 8008112:	429c      	cmp	r4, r3
 8008114:	d11b      	bne.n	800814e <_fflush_r+0x5e>
 8008116:	686c      	ldr	r4, [r5, #4]
 8008118:	220c      	movs	r2, #12
 800811a:	5ea3      	ldrsh	r3, [r4, r2]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d0ed      	beq.n	80080fc <_fflush_r+0xc>
 8008120:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008122:	07d2      	lsls	r2, r2, #31
 8008124:	d404      	bmi.n	8008130 <_fflush_r+0x40>
 8008126:	059b      	lsls	r3, r3, #22
 8008128:	d402      	bmi.n	8008130 <_fflush_r+0x40>
 800812a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800812c:	f000 f927 	bl	800837e <__retarget_lock_acquire_recursive>
 8008130:	0028      	movs	r0, r5
 8008132:	0021      	movs	r1, r4
 8008134:	f7ff ff50 	bl	8007fd8 <__sflush_r>
 8008138:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800813a:	0005      	movs	r5, r0
 800813c:	07db      	lsls	r3, r3, #31
 800813e:	d4de      	bmi.n	80080fe <_fflush_r+0xe>
 8008140:	89a3      	ldrh	r3, [r4, #12]
 8008142:	059b      	lsls	r3, r3, #22
 8008144:	d4db      	bmi.n	80080fe <_fflush_r+0xe>
 8008146:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008148:	f000 f91a 	bl	8008380 <__retarget_lock_release_recursive>
 800814c:	e7d7      	b.n	80080fe <_fflush_r+0xe>
 800814e:	4b06      	ldr	r3, [pc, #24]	; (8008168 <_fflush_r+0x78>)
 8008150:	429c      	cmp	r4, r3
 8008152:	d101      	bne.n	8008158 <_fflush_r+0x68>
 8008154:	68ac      	ldr	r4, [r5, #8]
 8008156:	e7df      	b.n	8008118 <_fflush_r+0x28>
 8008158:	4b04      	ldr	r3, [pc, #16]	; (800816c <_fflush_r+0x7c>)
 800815a:	429c      	cmp	r4, r3
 800815c:	d1dc      	bne.n	8008118 <_fflush_r+0x28>
 800815e:	68ec      	ldr	r4, [r5, #12]
 8008160:	e7da      	b.n	8008118 <_fflush_r+0x28>
 8008162:	46c0      	nop			; (mov r8, r8)
 8008164:	080095e8 	.word	0x080095e8
 8008168:	08009608 	.word	0x08009608
 800816c:	080095c8 	.word	0x080095c8

08008170 <std>:
 8008170:	2300      	movs	r3, #0
 8008172:	b510      	push	{r4, lr}
 8008174:	0004      	movs	r4, r0
 8008176:	6003      	str	r3, [r0, #0]
 8008178:	6043      	str	r3, [r0, #4]
 800817a:	6083      	str	r3, [r0, #8]
 800817c:	8181      	strh	r1, [r0, #12]
 800817e:	6643      	str	r3, [r0, #100]	; 0x64
 8008180:	0019      	movs	r1, r3
 8008182:	81c2      	strh	r2, [r0, #14]
 8008184:	6103      	str	r3, [r0, #16]
 8008186:	6143      	str	r3, [r0, #20]
 8008188:	6183      	str	r3, [r0, #24]
 800818a:	2208      	movs	r2, #8
 800818c:	305c      	adds	r0, #92	; 0x5c
 800818e:	f7fe f9f5 	bl	800657c <memset>
 8008192:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <std+0x38>)
 8008194:	6224      	str	r4, [r4, #32]
 8008196:	6263      	str	r3, [r4, #36]	; 0x24
 8008198:	4b04      	ldr	r3, [pc, #16]	; (80081ac <std+0x3c>)
 800819a:	62a3      	str	r3, [r4, #40]	; 0x28
 800819c:	4b04      	ldr	r3, [pc, #16]	; (80081b0 <std+0x40>)
 800819e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081a0:	4b04      	ldr	r3, [pc, #16]	; (80081b4 <std+0x44>)
 80081a2:	6323      	str	r3, [r4, #48]	; 0x30
 80081a4:	bd10      	pop	{r4, pc}
 80081a6:	46c0      	nop			; (mov r8, r8)
 80081a8:	08008e11 	.word	0x08008e11
 80081ac:	08008e39 	.word	0x08008e39
 80081b0:	08008e71 	.word	0x08008e71
 80081b4:	08008e9d 	.word	0x08008e9d

080081b8 <_cleanup_r>:
 80081b8:	b510      	push	{r4, lr}
 80081ba:	4902      	ldr	r1, [pc, #8]	; (80081c4 <_cleanup_r+0xc>)
 80081bc:	f000 f8ba 	bl	8008334 <_fwalk_reent>
 80081c0:	bd10      	pop	{r4, pc}
 80081c2:	46c0      	nop			; (mov r8, r8)
 80081c4:	080080f1 	.word	0x080080f1

080081c8 <__sfmoreglue>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	2568      	movs	r5, #104	; 0x68
 80081cc:	1e4a      	subs	r2, r1, #1
 80081ce:	4355      	muls	r5, r2
 80081d0:	000e      	movs	r6, r1
 80081d2:	0029      	movs	r1, r5
 80081d4:	3174      	adds	r1, #116	; 0x74
 80081d6:	f000 fd93 	bl	8008d00 <_malloc_r>
 80081da:	1e04      	subs	r4, r0, #0
 80081dc:	d008      	beq.n	80081f0 <__sfmoreglue+0x28>
 80081de:	2100      	movs	r1, #0
 80081e0:	002a      	movs	r2, r5
 80081e2:	6001      	str	r1, [r0, #0]
 80081e4:	6046      	str	r6, [r0, #4]
 80081e6:	300c      	adds	r0, #12
 80081e8:	60a0      	str	r0, [r4, #8]
 80081ea:	3268      	adds	r2, #104	; 0x68
 80081ec:	f7fe f9c6 	bl	800657c <memset>
 80081f0:	0020      	movs	r0, r4
 80081f2:	bd70      	pop	{r4, r5, r6, pc}

080081f4 <__sfp_lock_acquire>:
 80081f4:	b510      	push	{r4, lr}
 80081f6:	4802      	ldr	r0, [pc, #8]	; (8008200 <__sfp_lock_acquire+0xc>)
 80081f8:	f000 f8c1 	bl	800837e <__retarget_lock_acquire_recursive>
 80081fc:	bd10      	pop	{r4, pc}
 80081fe:	46c0      	nop			; (mov r8, r8)
 8008200:	20000391 	.word	0x20000391

08008204 <__sfp_lock_release>:
 8008204:	b510      	push	{r4, lr}
 8008206:	4802      	ldr	r0, [pc, #8]	; (8008210 <__sfp_lock_release+0xc>)
 8008208:	f000 f8ba 	bl	8008380 <__retarget_lock_release_recursive>
 800820c:	bd10      	pop	{r4, pc}
 800820e:	46c0      	nop			; (mov r8, r8)
 8008210:	20000391 	.word	0x20000391

08008214 <__sinit_lock_acquire>:
 8008214:	b510      	push	{r4, lr}
 8008216:	4802      	ldr	r0, [pc, #8]	; (8008220 <__sinit_lock_acquire+0xc>)
 8008218:	f000 f8b1 	bl	800837e <__retarget_lock_acquire_recursive>
 800821c:	bd10      	pop	{r4, pc}
 800821e:	46c0      	nop			; (mov r8, r8)
 8008220:	20000392 	.word	0x20000392

08008224 <__sinit_lock_release>:
 8008224:	b510      	push	{r4, lr}
 8008226:	4802      	ldr	r0, [pc, #8]	; (8008230 <__sinit_lock_release+0xc>)
 8008228:	f000 f8aa 	bl	8008380 <__retarget_lock_release_recursive>
 800822c:	bd10      	pop	{r4, pc}
 800822e:	46c0      	nop			; (mov r8, r8)
 8008230:	20000392 	.word	0x20000392

08008234 <__sinit>:
 8008234:	b513      	push	{r0, r1, r4, lr}
 8008236:	0004      	movs	r4, r0
 8008238:	f7ff ffec 	bl	8008214 <__sinit_lock_acquire>
 800823c:	69a3      	ldr	r3, [r4, #24]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d002      	beq.n	8008248 <__sinit+0x14>
 8008242:	f7ff ffef 	bl	8008224 <__sinit_lock_release>
 8008246:	bd13      	pop	{r0, r1, r4, pc}
 8008248:	64a3      	str	r3, [r4, #72]	; 0x48
 800824a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800824c:	6523      	str	r3, [r4, #80]	; 0x50
 800824e:	4b13      	ldr	r3, [pc, #76]	; (800829c <__sinit+0x68>)
 8008250:	4a13      	ldr	r2, [pc, #76]	; (80082a0 <__sinit+0x6c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	62a2      	str	r2, [r4, #40]	; 0x28
 8008256:	9301      	str	r3, [sp, #4]
 8008258:	42a3      	cmp	r3, r4
 800825a:	d101      	bne.n	8008260 <__sinit+0x2c>
 800825c:	2301      	movs	r3, #1
 800825e:	61a3      	str	r3, [r4, #24]
 8008260:	0020      	movs	r0, r4
 8008262:	f000 f81f 	bl	80082a4 <__sfp>
 8008266:	6060      	str	r0, [r4, #4]
 8008268:	0020      	movs	r0, r4
 800826a:	f000 f81b 	bl	80082a4 <__sfp>
 800826e:	60a0      	str	r0, [r4, #8]
 8008270:	0020      	movs	r0, r4
 8008272:	f000 f817 	bl	80082a4 <__sfp>
 8008276:	2200      	movs	r2, #0
 8008278:	2104      	movs	r1, #4
 800827a:	60e0      	str	r0, [r4, #12]
 800827c:	6860      	ldr	r0, [r4, #4]
 800827e:	f7ff ff77 	bl	8008170 <std>
 8008282:	2201      	movs	r2, #1
 8008284:	2109      	movs	r1, #9
 8008286:	68a0      	ldr	r0, [r4, #8]
 8008288:	f7ff ff72 	bl	8008170 <std>
 800828c:	2202      	movs	r2, #2
 800828e:	2112      	movs	r1, #18
 8008290:	68e0      	ldr	r0, [r4, #12]
 8008292:	f7ff ff6d 	bl	8008170 <std>
 8008296:	2301      	movs	r3, #1
 8008298:	61a3      	str	r3, [r4, #24]
 800829a:	e7d2      	b.n	8008242 <__sinit+0xe>
 800829c:	08009500 	.word	0x08009500
 80082a0:	080081b9 	.word	0x080081b9

080082a4 <__sfp>:
 80082a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a6:	0007      	movs	r7, r0
 80082a8:	f7ff ffa4 	bl	80081f4 <__sfp_lock_acquire>
 80082ac:	4b1f      	ldr	r3, [pc, #124]	; (800832c <__sfp+0x88>)
 80082ae:	681e      	ldr	r6, [r3, #0]
 80082b0:	69b3      	ldr	r3, [r6, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d102      	bne.n	80082bc <__sfp+0x18>
 80082b6:	0030      	movs	r0, r6
 80082b8:	f7ff ffbc 	bl	8008234 <__sinit>
 80082bc:	3648      	adds	r6, #72	; 0x48
 80082be:	68b4      	ldr	r4, [r6, #8]
 80082c0:	6873      	ldr	r3, [r6, #4]
 80082c2:	3b01      	subs	r3, #1
 80082c4:	d504      	bpl.n	80082d0 <__sfp+0x2c>
 80082c6:	6833      	ldr	r3, [r6, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d022      	beq.n	8008312 <__sfp+0x6e>
 80082cc:	6836      	ldr	r6, [r6, #0]
 80082ce:	e7f6      	b.n	80082be <__sfp+0x1a>
 80082d0:	220c      	movs	r2, #12
 80082d2:	5ea5      	ldrsh	r5, [r4, r2]
 80082d4:	2d00      	cmp	r5, #0
 80082d6:	d11a      	bne.n	800830e <__sfp+0x6a>
 80082d8:	0020      	movs	r0, r4
 80082da:	4b15      	ldr	r3, [pc, #84]	; (8008330 <__sfp+0x8c>)
 80082dc:	3058      	adds	r0, #88	; 0x58
 80082de:	60e3      	str	r3, [r4, #12]
 80082e0:	6665      	str	r5, [r4, #100]	; 0x64
 80082e2:	f000 f84b 	bl	800837c <__retarget_lock_init_recursive>
 80082e6:	f7ff ff8d 	bl	8008204 <__sfp_lock_release>
 80082ea:	0020      	movs	r0, r4
 80082ec:	2208      	movs	r2, #8
 80082ee:	0029      	movs	r1, r5
 80082f0:	6025      	str	r5, [r4, #0]
 80082f2:	60a5      	str	r5, [r4, #8]
 80082f4:	6065      	str	r5, [r4, #4]
 80082f6:	6125      	str	r5, [r4, #16]
 80082f8:	6165      	str	r5, [r4, #20]
 80082fa:	61a5      	str	r5, [r4, #24]
 80082fc:	305c      	adds	r0, #92	; 0x5c
 80082fe:	f7fe f93d 	bl	800657c <memset>
 8008302:	6365      	str	r5, [r4, #52]	; 0x34
 8008304:	63a5      	str	r5, [r4, #56]	; 0x38
 8008306:	64a5      	str	r5, [r4, #72]	; 0x48
 8008308:	64e5      	str	r5, [r4, #76]	; 0x4c
 800830a:	0020      	movs	r0, r4
 800830c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800830e:	3468      	adds	r4, #104	; 0x68
 8008310:	e7d7      	b.n	80082c2 <__sfp+0x1e>
 8008312:	2104      	movs	r1, #4
 8008314:	0038      	movs	r0, r7
 8008316:	f7ff ff57 	bl	80081c8 <__sfmoreglue>
 800831a:	1e04      	subs	r4, r0, #0
 800831c:	6030      	str	r0, [r6, #0]
 800831e:	d1d5      	bne.n	80082cc <__sfp+0x28>
 8008320:	f7ff ff70 	bl	8008204 <__sfp_lock_release>
 8008324:	230c      	movs	r3, #12
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	e7ef      	b.n	800830a <__sfp+0x66>
 800832a:	46c0      	nop			; (mov r8, r8)
 800832c:	08009500 	.word	0x08009500
 8008330:	ffff0001 	.word	0xffff0001

08008334 <_fwalk_reent>:
 8008334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008336:	0004      	movs	r4, r0
 8008338:	0006      	movs	r6, r0
 800833a:	2700      	movs	r7, #0
 800833c:	9101      	str	r1, [sp, #4]
 800833e:	3448      	adds	r4, #72	; 0x48
 8008340:	6863      	ldr	r3, [r4, #4]
 8008342:	68a5      	ldr	r5, [r4, #8]
 8008344:	9300      	str	r3, [sp, #0]
 8008346:	9b00      	ldr	r3, [sp, #0]
 8008348:	3b01      	subs	r3, #1
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	d504      	bpl.n	8008358 <_fwalk_reent+0x24>
 800834e:	6824      	ldr	r4, [r4, #0]
 8008350:	2c00      	cmp	r4, #0
 8008352:	d1f5      	bne.n	8008340 <_fwalk_reent+0xc>
 8008354:	0038      	movs	r0, r7
 8008356:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008358:	89ab      	ldrh	r3, [r5, #12]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d908      	bls.n	8008370 <_fwalk_reent+0x3c>
 800835e:	220e      	movs	r2, #14
 8008360:	5eab      	ldrsh	r3, [r5, r2]
 8008362:	3301      	adds	r3, #1
 8008364:	d004      	beq.n	8008370 <_fwalk_reent+0x3c>
 8008366:	0029      	movs	r1, r5
 8008368:	0030      	movs	r0, r6
 800836a:	9b01      	ldr	r3, [sp, #4]
 800836c:	4798      	blx	r3
 800836e:	4307      	orrs	r7, r0
 8008370:	3568      	adds	r5, #104	; 0x68
 8008372:	e7e8      	b.n	8008346 <_fwalk_reent+0x12>

08008374 <_localeconv_r>:
 8008374:	4800      	ldr	r0, [pc, #0]	; (8008378 <_localeconv_r+0x4>)
 8008376:	4770      	bx	lr
 8008378:	20000160 	.word	0x20000160

0800837c <__retarget_lock_init_recursive>:
 800837c:	4770      	bx	lr

0800837e <__retarget_lock_acquire_recursive>:
 800837e:	4770      	bx	lr

08008380 <__retarget_lock_release_recursive>:
 8008380:	4770      	bx	lr
	...

08008384 <__swhatbuf_r>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	000e      	movs	r6, r1
 8008388:	001d      	movs	r5, r3
 800838a:	230e      	movs	r3, #14
 800838c:	5ec9      	ldrsh	r1, [r1, r3]
 800838e:	0014      	movs	r4, r2
 8008390:	b096      	sub	sp, #88	; 0x58
 8008392:	2900      	cmp	r1, #0
 8008394:	da08      	bge.n	80083a8 <__swhatbuf_r+0x24>
 8008396:	220c      	movs	r2, #12
 8008398:	5eb3      	ldrsh	r3, [r6, r2]
 800839a:	2200      	movs	r2, #0
 800839c:	602a      	str	r2, [r5, #0]
 800839e:	061b      	lsls	r3, r3, #24
 80083a0:	d411      	bmi.n	80083c6 <__swhatbuf_r+0x42>
 80083a2:	2380      	movs	r3, #128	; 0x80
 80083a4:	00db      	lsls	r3, r3, #3
 80083a6:	e00f      	b.n	80083c8 <__swhatbuf_r+0x44>
 80083a8:	466a      	mov	r2, sp
 80083aa:	f000 fdd1 	bl	8008f50 <_fstat_r>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	dbf1      	blt.n	8008396 <__swhatbuf_r+0x12>
 80083b2:	23f0      	movs	r3, #240	; 0xf0
 80083b4:	9901      	ldr	r1, [sp, #4]
 80083b6:	021b      	lsls	r3, r3, #8
 80083b8:	4019      	ands	r1, r3
 80083ba:	4b05      	ldr	r3, [pc, #20]	; (80083d0 <__swhatbuf_r+0x4c>)
 80083bc:	18c9      	adds	r1, r1, r3
 80083be:	424b      	negs	r3, r1
 80083c0:	4159      	adcs	r1, r3
 80083c2:	6029      	str	r1, [r5, #0]
 80083c4:	e7ed      	b.n	80083a2 <__swhatbuf_r+0x1e>
 80083c6:	2340      	movs	r3, #64	; 0x40
 80083c8:	2000      	movs	r0, #0
 80083ca:	6023      	str	r3, [r4, #0]
 80083cc:	b016      	add	sp, #88	; 0x58
 80083ce:	bd70      	pop	{r4, r5, r6, pc}
 80083d0:	ffffe000 	.word	0xffffe000

080083d4 <__smakebuf_r>:
 80083d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083d6:	2602      	movs	r6, #2
 80083d8:	898b      	ldrh	r3, [r1, #12]
 80083da:	0005      	movs	r5, r0
 80083dc:	000c      	movs	r4, r1
 80083de:	4233      	tst	r3, r6
 80083e0:	d006      	beq.n	80083f0 <__smakebuf_r+0x1c>
 80083e2:	0023      	movs	r3, r4
 80083e4:	3347      	adds	r3, #71	; 0x47
 80083e6:	6023      	str	r3, [r4, #0]
 80083e8:	6123      	str	r3, [r4, #16]
 80083ea:	2301      	movs	r3, #1
 80083ec:	6163      	str	r3, [r4, #20]
 80083ee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80083f0:	466a      	mov	r2, sp
 80083f2:	ab01      	add	r3, sp, #4
 80083f4:	f7ff ffc6 	bl	8008384 <__swhatbuf_r>
 80083f8:	9900      	ldr	r1, [sp, #0]
 80083fa:	0007      	movs	r7, r0
 80083fc:	0028      	movs	r0, r5
 80083fe:	f000 fc7f 	bl	8008d00 <_malloc_r>
 8008402:	2800      	cmp	r0, #0
 8008404:	d108      	bne.n	8008418 <__smakebuf_r+0x44>
 8008406:	220c      	movs	r2, #12
 8008408:	5ea3      	ldrsh	r3, [r4, r2]
 800840a:	059a      	lsls	r2, r3, #22
 800840c:	d4ef      	bmi.n	80083ee <__smakebuf_r+0x1a>
 800840e:	2203      	movs	r2, #3
 8008410:	4393      	bics	r3, r2
 8008412:	431e      	orrs	r6, r3
 8008414:	81a6      	strh	r6, [r4, #12]
 8008416:	e7e4      	b.n	80083e2 <__smakebuf_r+0xe>
 8008418:	4b0f      	ldr	r3, [pc, #60]	; (8008458 <__smakebuf_r+0x84>)
 800841a:	62ab      	str	r3, [r5, #40]	; 0x28
 800841c:	2380      	movs	r3, #128	; 0x80
 800841e:	89a2      	ldrh	r2, [r4, #12]
 8008420:	6020      	str	r0, [r4, #0]
 8008422:	4313      	orrs	r3, r2
 8008424:	81a3      	strh	r3, [r4, #12]
 8008426:	9b00      	ldr	r3, [sp, #0]
 8008428:	6120      	str	r0, [r4, #16]
 800842a:	6163      	str	r3, [r4, #20]
 800842c:	9b01      	ldr	r3, [sp, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00d      	beq.n	800844e <__smakebuf_r+0x7a>
 8008432:	0028      	movs	r0, r5
 8008434:	230e      	movs	r3, #14
 8008436:	5ee1      	ldrsh	r1, [r4, r3]
 8008438:	f000 fd9c 	bl	8008f74 <_isatty_r>
 800843c:	2800      	cmp	r0, #0
 800843e:	d006      	beq.n	800844e <__smakebuf_r+0x7a>
 8008440:	2203      	movs	r2, #3
 8008442:	89a3      	ldrh	r3, [r4, #12]
 8008444:	4393      	bics	r3, r2
 8008446:	001a      	movs	r2, r3
 8008448:	2301      	movs	r3, #1
 800844a:	4313      	orrs	r3, r2
 800844c:	81a3      	strh	r3, [r4, #12]
 800844e:	89a0      	ldrh	r0, [r4, #12]
 8008450:	4307      	orrs	r7, r0
 8008452:	81a7      	strh	r7, [r4, #12]
 8008454:	e7cb      	b.n	80083ee <__smakebuf_r+0x1a>
 8008456:	46c0      	nop			; (mov r8, r8)
 8008458:	080081b9 	.word	0x080081b9

0800845c <malloc>:
 800845c:	b510      	push	{r4, lr}
 800845e:	4b03      	ldr	r3, [pc, #12]	; (800846c <malloc+0x10>)
 8008460:	0001      	movs	r1, r0
 8008462:	6818      	ldr	r0, [r3, #0]
 8008464:	f000 fc4c 	bl	8008d00 <_malloc_r>
 8008468:	bd10      	pop	{r4, pc}
 800846a:	46c0      	nop			; (mov r8, r8)
 800846c:	2000000c 	.word	0x2000000c

08008470 <memchr>:
 8008470:	b2c9      	uxtb	r1, r1
 8008472:	1882      	adds	r2, r0, r2
 8008474:	4290      	cmp	r0, r2
 8008476:	d101      	bne.n	800847c <memchr+0xc>
 8008478:	2000      	movs	r0, #0
 800847a:	4770      	bx	lr
 800847c:	7803      	ldrb	r3, [r0, #0]
 800847e:	428b      	cmp	r3, r1
 8008480:	d0fb      	beq.n	800847a <memchr+0xa>
 8008482:	3001      	adds	r0, #1
 8008484:	e7f6      	b.n	8008474 <memchr+0x4>

08008486 <memcpy>:
 8008486:	2300      	movs	r3, #0
 8008488:	b510      	push	{r4, lr}
 800848a:	429a      	cmp	r2, r3
 800848c:	d100      	bne.n	8008490 <memcpy+0xa>
 800848e:	bd10      	pop	{r4, pc}
 8008490:	5ccc      	ldrb	r4, [r1, r3]
 8008492:	54c4      	strb	r4, [r0, r3]
 8008494:	3301      	adds	r3, #1
 8008496:	e7f8      	b.n	800848a <memcpy+0x4>

08008498 <_Balloc>:
 8008498:	b570      	push	{r4, r5, r6, lr}
 800849a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800849c:	0006      	movs	r6, r0
 800849e:	000c      	movs	r4, r1
 80084a0:	2d00      	cmp	r5, #0
 80084a2:	d10e      	bne.n	80084c2 <_Balloc+0x2a>
 80084a4:	2010      	movs	r0, #16
 80084a6:	f7ff ffd9 	bl	800845c <malloc>
 80084aa:	1e02      	subs	r2, r0, #0
 80084ac:	6270      	str	r0, [r6, #36]	; 0x24
 80084ae:	d104      	bne.n	80084ba <_Balloc+0x22>
 80084b0:	2166      	movs	r1, #102	; 0x66
 80084b2:	4b19      	ldr	r3, [pc, #100]	; (8008518 <_Balloc+0x80>)
 80084b4:	4819      	ldr	r0, [pc, #100]	; (800851c <_Balloc+0x84>)
 80084b6:	f000 fd0b 	bl	8008ed0 <__assert_func>
 80084ba:	6045      	str	r5, [r0, #4]
 80084bc:	6085      	str	r5, [r0, #8]
 80084be:	6005      	str	r5, [r0, #0]
 80084c0:	60c5      	str	r5, [r0, #12]
 80084c2:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80084c4:	68eb      	ldr	r3, [r5, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d013      	beq.n	80084f2 <_Balloc+0x5a>
 80084ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80084cc:	00a2      	lsls	r2, r4, #2
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	189b      	adds	r3, r3, r2
 80084d2:	6818      	ldr	r0, [r3, #0]
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d118      	bne.n	800850a <_Balloc+0x72>
 80084d8:	2101      	movs	r1, #1
 80084da:	000d      	movs	r5, r1
 80084dc:	40a5      	lsls	r5, r4
 80084de:	1d6a      	adds	r2, r5, #5
 80084e0:	0030      	movs	r0, r6
 80084e2:	0092      	lsls	r2, r2, #2
 80084e4:	f000 fb74 	bl	8008bd0 <_calloc_r>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d00c      	beq.n	8008506 <_Balloc+0x6e>
 80084ec:	6044      	str	r4, [r0, #4]
 80084ee:	6085      	str	r5, [r0, #8]
 80084f0:	e00d      	b.n	800850e <_Balloc+0x76>
 80084f2:	2221      	movs	r2, #33	; 0x21
 80084f4:	2104      	movs	r1, #4
 80084f6:	0030      	movs	r0, r6
 80084f8:	f000 fb6a 	bl	8008bd0 <_calloc_r>
 80084fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80084fe:	60e8      	str	r0, [r5, #12]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e1      	bne.n	80084ca <_Balloc+0x32>
 8008506:	2000      	movs	r0, #0
 8008508:	bd70      	pop	{r4, r5, r6, pc}
 800850a:	6802      	ldr	r2, [r0, #0]
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	2300      	movs	r3, #0
 8008510:	6103      	str	r3, [r0, #16]
 8008512:	60c3      	str	r3, [r0, #12]
 8008514:	e7f8      	b.n	8008508 <_Balloc+0x70>
 8008516:	46c0      	nop			; (mov r8, r8)
 8008518:	08009545 	.word	0x08009545
 800851c:	08009628 	.word	0x08009628

08008520 <_Bfree>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008524:	0005      	movs	r5, r0
 8008526:	000c      	movs	r4, r1
 8008528:	2e00      	cmp	r6, #0
 800852a:	d10e      	bne.n	800854a <_Bfree+0x2a>
 800852c:	2010      	movs	r0, #16
 800852e:	f7ff ff95 	bl	800845c <malloc>
 8008532:	1e02      	subs	r2, r0, #0
 8008534:	6268      	str	r0, [r5, #36]	; 0x24
 8008536:	d104      	bne.n	8008542 <_Bfree+0x22>
 8008538:	218a      	movs	r1, #138	; 0x8a
 800853a:	4b09      	ldr	r3, [pc, #36]	; (8008560 <_Bfree+0x40>)
 800853c:	4809      	ldr	r0, [pc, #36]	; (8008564 <_Bfree+0x44>)
 800853e:	f000 fcc7 	bl	8008ed0 <__assert_func>
 8008542:	6046      	str	r6, [r0, #4]
 8008544:	6086      	str	r6, [r0, #8]
 8008546:	6006      	str	r6, [r0, #0]
 8008548:	60c6      	str	r6, [r0, #12]
 800854a:	2c00      	cmp	r4, #0
 800854c:	d007      	beq.n	800855e <_Bfree+0x3e>
 800854e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008550:	6862      	ldr	r2, [r4, #4]
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	0092      	lsls	r2, r2, #2
 8008556:	189b      	adds	r3, r3, r2
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	6022      	str	r2, [r4, #0]
 800855c:	601c      	str	r4, [r3, #0]
 800855e:	bd70      	pop	{r4, r5, r6, pc}
 8008560:	08009545 	.word	0x08009545
 8008564:	08009628 	.word	0x08009628

08008568 <__multadd>:
 8008568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800856a:	000e      	movs	r6, r1
 800856c:	9001      	str	r0, [sp, #4]
 800856e:	000c      	movs	r4, r1
 8008570:	001d      	movs	r5, r3
 8008572:	2000      	movs	r0, #0
 8008574:	690f      	ldr	r7, [r1, #16]
 8008576:	3614      	adds	r6, #20
 8008578:	6833      	ldr	r3, [r6, #0]
 800857a:	3001      	adds	r0, #1
 800857c:	b299      	uxth	r1, r3
 800857e:	4351      	muls	r1, r2
 8008580:	0c1b      	lsrs	r3, r3, #16
 8008582:	4353      	muls	r3, r2
 8008584:	1949      	adds	r1, r1, r5
 8008586:	0c0d      	lsrs	r5, r1, #16
 8008588:	195b      	adds	r3, r3, r5
 800858a:	0c1d      	lsrs	r5, r3, #16
 800858c:	b289      	uxth	r1, r1
 800858e:	041b      	lsls	r3, r3, #16
 8008590:	185b      	adds	r3, r3, r1
 8008592:	c608      	stmia	r6!, {r3}
 8008594:	4287      	cmp	r7, r0
 8008596:	dcef      	bgt.n	8008578 <__multadd+0x10>
 8008598:	2d00      	cmp	r5, #0
 800859a:	d022      	beq.n	80085e2 <__multadd+0x7a>
 800859c:	68a3      	ldr	r3, [r4, #8]
 800859e:	42bb      	cmp	r3, r7
 80085a0:	dc19      	bgt.n	80085d6 <__multadd+0x6e>
 80085a2:	6863      	ldr	r3, [r4, #4]
 80085a4:	9801      	ldr	r0, [sp, #4]
 80085a6:	1c59      	adds	r1, r3, #1
 80085a8:	f7ff ff76 	bl	8008498 <_Balloc>
 80085ac:	1e06      	subs	r6, r0, #0
 80085ae:	d105      	bne.n	80085bc <__multadd+0x54>
 80085b0:	0002      	movs	r2, r0
 80085b2:	21b5      	movs	r1, #181	; 0xb5
 80085b4:	4b0c      	ldr	r3, [pc, #48]	; (80085e8 <__multadd+0x80>)
 80085b6:	480d      	ldr	r0, [pc, #52]	; (80085ec <__multadd+0x84>)
 80085b8:	f000 fc8a 	bl	8008ed0 <__assert_func>
 80085bc:	0021      	movs	r1, r4
 80085be:	6923      	ldr	r3, [r4, #16]
 80085c0:	310c      	adds	r1, #12
 80085c2:	1c9a      	adds	r2, r3, #2
 80085c4:	0092      	lsls	r2, r2, #2
 80085c6:	300c      	adds	r0, #12
 80085c8:	f7ff ff5d 	bl	8008486 <memcpy>
 80085cc:	0021      	movs	r1, r4
 80085ce:	9801      	ldr	r0, [sp, #4]
 80085d0:	f7ff ffa6 	bl	8008520 <_Bfree>
 80085d4:	0034      	movs	r4, r6
 80085d6:	1d3b      	adds	r3, r7, #4
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	18e3      	adds	r3, r4, r3
 80085dc:	605d      	str	r5, [r3, #4]
 80085de:	1c7b      	adds	r3, r7, #1
 80085e0:	6123      	str	r3, [r4, #16]
 80085e2:	0020      	movs	r0, r4
 80085e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80085e6:	46c0      	nop			; (mov r8, r8)
 80085e8:	080095b7 	.word	0x080095b7
 80085ec:	08009628 	.word	0x08009628

080085f0 <__hi0bits>:
 80085f0:	0003      	movs	r3, r0
 80085f2:	0c02      	lsrs	r2, r0, #16
 80085f4:	2000      	movs	r0, #0
 80085f6:	4282      	cmp	r2, r0
 80085f8:	d101      	bne.n	80085fe <__hi0bits+0xe>
 80085fa:	041b      	lsls	r3, r3, #16
 80085fc:	3010      	adds	r0, #16
 80085fe:	0e1a      	lsrs	r2, r3, #24
 8008600:	d101      	bne.n	8008606 <__hi0bits+0x16>
 8008602:	3008      	adds	r0, #8
 8008604:	021b      	lsls	r3, r3, #8
 8008606:	0f1a      	lsrs	r2, r3, #28
 8008608:	d101      	bne.n	800860e <__hi0bits+0x1e>
 800860a:	3004      	adds	r0, #4
 800860c:	011b      	lsls	r3, r3, #4
 800860e:	0f9a      	lsrs	r2, r3, #30
 8008610:	d101      	bne.n	8008616 <__hi0bits+0x26>
 8008612:	3002      	adds	r0, #2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	2b00      	cmp	r3, #0
 8008618:	db03      	blt.n	8008622 <__hi0bits+0x32>
 800861a:	3001      	adds	r0, #1
 800861c:	005b      	lsls	r3, r3, #1
 800861e:	d400      	bmi.n	8008622 <__hi0bits+0x32>
 8008620:	2020      	movs	r0, #32
 8008622:	4770      	bx	lr

08008624 <__lo0bits>:
 8008624:	6803      	ldr	r3, [r0, #0]
 8008626:	0002      	movs	r2, r0
 8008628:	2107      	movs	r1, #7
 800862a:	0018      	movs	r0, r3
 800862c:	4008      	ands	r0, r1
 800862e:	420b      	tst	r3, r1
 8008630:	d00d      	beq.n	800864e <__lo0bits+0x2a>
 8008632:	3906      	subs	r1, #6
 8008634:	2000      	movs	r0, #0
 8008636:	420b      	tst	r3, r1
 8008638:	d105      	bne.n	8008646 <__lo0bits+0x22>
 800863a:	3002      	adds	r0, #2
 800863c:	4203      	tst	r3, r0
 800863e:	d003      	beq.n	8008648 <__lo0bits+0x24>
 8008640:	40cb      	lsrs	r3, r1
 8008642:	0008      	movs	r0, r1
 8008644:	6013      	str	r3, [r2, #0]
 8008646:	4770      	bx	lr
 8008648:	089b      	lsrs	r3, r3, #2
 800864a:	6013      	str	r3, [r2, #0]
 800864c:	e7fb      	b.n	8008646 <__lo0bits+0x22>
 800864e:	b299      	uxth	r1, r3
 8008650:	2900      	cmp	r1, #0
 8008652:	d101      	bne.n	8008658 <__lo0bits+0x34>
 8008654:	2010      	movs	r0, #16
 8008656:	0c1b      	lsrs	r3, r3, #16
 8008658:	b2d9      	uxtb	r1, r3
 800865a:	2900      	cmp	r1, #0
 800865c:	d101      	bne.n	8008662 <__lo0bits+0x3e>
 800865e:	3008      	adds	r0, #8
 8008660:	0a1b      	lsrs	r3, r3, #8
 8008662:	0719      	lsls	r1, r3, #28
 8008664:	d101      	bne.n	800866a <__lo0bits+0x46>
 8008666:	3004      	adds	r0, #4
 8008668:	091b      	lsrs	r3, r3, #4
 800866a:	0799      	lsls	r1, r3, #30
 800866c:	d101      	bne.n	8008672 <__lo0bits+0x4e>
 800866e:	3002      	adds	r0, #2
 8008670:	089b      	lsrs	r3, r3, #2
 8008672:	07d9      	lsls	r1, r3, #31
 8008674:	d4e9      	bmi.n	800864a <__lo0bits+0x26>
 8008676:	3001      	adds	r0, #1
 8008678:	085b      	lsrs	r3, r3, #1
 800867a:	d1e6      	bne.n	800864a <__lo0bits+0x26>
 800867c:	2020      	movs	r0, #32
 800867e:	e7e2      	b.n	8008646 <__lo0bits+0x22>

08008680 <__i2b>:
 8008680:	b510      	push	{r4, lr}
 8008682:	000c      	movs	r4, r1
 8008684:	2101      	movs	r1, #1
 8008686:	f7ff ff07 	bl	8008498 <_Balloc>
 800868a:	2800      	cmp	r0, #0
 800868c:	d106      	bne.n	800869c <__i2b+0x1c>
 800868e:	21a0      	movs	r1, #160	; 0xa0
 8008690:	0002      	movs	r2, r0
 8008692:	4b04      	ldr	r3, [pc, #16]	; (80086a4 <__i2b+0x24>)
 8008694:	4804      	ldr	r0, [pc, #16]	; (80086a8 <__i2b+0x28>)
 8008696:	0049      	lsls	r1, r1, #1
 8008698:	f000 fc1a 	bl	8008ed0 <__assert_func>
 800869c:	2301      	movs	r3, #1
 800869e:	6144      	str	r4, [r0, #20]
 80086a0:	6103      	str	r3, [r0, #16]
 80086a2:	bd10      	pop	{r4, pc}
 80086a4:	080095b7 	.word	0x080095b7
 80086a8:	08009628 	.word	0x08009628

080086ac <__multiply>:
 80086ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ae:	690b      	ldr	r3, [r1, #16]
 80086b0:	0014      	movs	r4, r2
 80086b2:	6912      	ldr	r2, [r2, #16]
 80086b4:	000d      	movs	r5, r1
 80086b6:	b089      	sub	sp, #36	; 0x24
 80086b8:	4293      	cmp	r3, r2
 80086ba:	da01      	bge.n	80086c0 <__multiply+0x14>
 80086bc:	0025      	movs	r5, r4
 80086be:	000c      	movs	r4, r1
 80086c0:	692f      	ldr	r7, [r5, #16]
 80086c2:	6926      	ldr	r6, [r4, #16]
 80086c4:	6869      	ldr	r1, [r5, #4]
 80086c6:	19bb      	adds	r3, r7, r6
 80086c8:	9302      	str	r3, [sp, #8]
 80086ca:	68ab      	ldr	r3, [r5, #8]
 80086cc:	19ba      	adds	r2, r7, r6
 80086ce:	4293      	cmp	r3, r2
 80086d0:	da00      	bge.n	80086d4 <__multiply+0x28>
 80086d2:	3101      	adds	r1, #1
 80086d4:	f7ff fee0 	bl	8008498 <_Balloc>
 80086d8:	9001      	str	r0, [sp, #4]
 80086da:	2800      	cmp	r0, #0
 80086dc:	d106      	bne.n	80086ec <__multiply+0x40>
 80086de:	215e      	movs	r1, #94	; 0x5e
 80086e0:	0002      	movs	r2, r0
 80086e2:	4b48      	ldr	r3, [pc, #288]	; (8008804 <__multiply+0x158>)
 80086e4:	4848      	ldr	r0, [pc, #288]	; (8008808 <__multiply+0x15c>)
 80086e6:	31ff      	adds	r1, #255	; 0xff
 80086e8:	f000 fbf2 	bl	8008ed0 <__assert_func>
 80086ec:	9b01      	ldr	r3, [sp, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	3314      	adds	r3, #20
 80086f2:	469c      	mov	ip, r3
 80086f4:	19bb      	adds	r3, r7, r6
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4463      	add	r3, ip
 80086fa:	9303      	str	r3, [sp, #12]
 80086fc:	4663      	mov	r3, ip
 80086fe:	9903      	ldr	r1, [sp, #12]
 8008700:	428b      	cmp	r3, r1
 8008702:	d32c      	bcc.n	800875e <__multiply+0xb2>
 8008704:	002b      	movs	r3, r5
 8008706:	0022      	movs	r2, r4
 8008708:	3314      	adds	r3, #20
 800870a:	00bf      	lsls	r7, r7, #2
 800870c:	3214      	adds	r2, #20
 800870e:	9306      	str	r3, [sp, #24]
 8008710:	00b6      	lsls	r6, r6, #2
 8008712:	19db      	adds	r3, r3, r7
 8008714:	9304      	str	r3, [sp, #16]
 8008716:	1993      	adds	r3, r2, r6
 8008718:	9307      	str	r3, [sp, #28]
 800871a:	2304      	movs	r3, #4
 800871c:	9305      	str	r3, [sp, #20]
 800871e:	002b      	movs	r3, r5
 8008720:	9904      	ldr	r1, [sp, #16]
 8008722:	3315      	adds	r3, #21
 8008724:	9200      	str	r2, [sp, #0]
 8008726:	4299      	cmp	r1, r3
 8008728:	d305      	bcc.n	8008736 <__multiply+0x8a>
 800872a:	1b4b      	subs	r3, r1, r5
 800872c:	3b15      	subs	r3, #21
 800872e:	089b      	lsrs	r3, r3, #2
 8008730:	3301      	adds	r3, #1
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	9305      	str	r3, [sp, #20]
 8008736:	9b07      	ldr	r3, [sp, #28]
 8008738:	9a00      	ldr	r2, [sp, #0]
 800873a:	429a      	cmp	r2, r3
 800873c:	d311      	bcc.n	8008762 <__multiply+0xb6>
 800873e:	9b02      	ldr	r3, [sp, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	dd06      	ble.n	8008752 <__multiply+0xa6>
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	3b04      	subs	r3, #4
 8008748:	9303      	str	r3, [sp, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d053      	beq.n	80087fa <__multiply+0x14e>
 8008752:	9b01      	ldr	r3, [sp, #4]
 8008754:	9a02      	ldr	r2, [sp, #8]
 8008756:	0018      	movs	r0, r3
 8008758:	611a      	str	r2, [r3, #16]
 800875a:	b009      	add	sp, #36	; 0x24
 800875c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800875e:	c304      	stmia	r3!, {r2}
 8008760:	e7cd      	b.n	80086fe <__multiply+0x52>
 8008762:	9b00      	ldr	r3, [sp, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	b298      	uxth	r0, r3
 8008768:	2800      	cmp	r0, #0
 800876a:	d01b      	beq.n	80087a4 <__multiply+0xf8>
 800876c:	4667      	mov	r7, ip
 800876e:	2400      	movs	r4, #0
 8008770:	9e06      	ldr	r6, [sp, #24]
 8008772:	ce02      	ldmia	r6!, {r1}
 8008774:	683a      	ldr	r2, [r7, #0]
 8008776:	b28b      	uxth	r3, r1
 8008778:	4343      	muls	r3, r0
 800877a:	b292      	uxth	r2, r2
 800877c:	189b      	adds	r3, r3, r2
 800877e:	191b      	adds	r3, r3, r4
 8008780:	0c0c      	lsrs	r4, r1, #16
 8008782:	4344      	muls	r4, r0
 8008784:	683a      	ldr	r2, [r7, #0]
 8008786:	0c11      	lsrs	r1, r2, #16
 8008788:	1861      	adds	r1, r4, r1
 800878a:	0c1c      	lsrs	r4, r3, #16
 800878c:	1909      	adds	r1, r1, r4
 800878e:	0c0c      	lsrs	r4, r1, #16
 8008790:	b29b      	uxth	r3, r3
 8008792:	0409      	lsls	r1, r1, #16
 8008794:	430b      	orrs	r3, r1
 8008796:	c708      	stmia	r7!, {r3}
 8008798:	9b04      	ldr	r3, [sp, #16]
 800879a:	42b3      	cmp	r3, r6
 800879c:	d8e9      	bhi.n	8008772 <__multiply+0xc6>
 800879e:	4663      	mov	r3, ip
 80087a0:	9a05      	ldr	r2, [sp, #20]
 80087a2:	509c      	str	r4, [r3, r2]
 80087a4:	9b00      	ldr	r3, [sp, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	0c1e      	lsrs	r6, r3, #16
 80087aa:	d020      	beq.n	80087ee <__multiply+0x142>
 80087ac:	4663      	mov	r3, ip
 80087ae:	002c      	movs	r4, r5
 80087b0:	4660      	mov	r0, ip
 80087b2:	2700      	movs	r7, #0
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3414      	adds	r4, #20
 80087b8:	6822      	ldr	r2, [r4, #0]
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	b291      	uxth	r1, r2
 80087be:	4371      	muls	r1, r6
 80087c0:	6802      	ldr	r2, [r0, #0]
 80087c2:	0c12      	lsrs	r2, r2, #16
 80087c4:	1889      	adds	r1, r1, r2
 80087c6:	19cf      	adds	r7, r1, r7
 80087c8:	0439      	lsls	r1, r7, #16
 80087ca:	430b      	orrs	r3, r1
 80087cc:	6003      	str	r3, [r0, #0]
 80087ce:	cc02      	ldmia	r4!, {r1}
 80087d0:	6843      	ldr	r3, [r0, #4]
 80087d2:	0c09      	lsrs	r1, r1, #16
 80087d4:	4371      	muls	r1, r6
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	0c3f      	lsrs	r7, r7, #16
 80087da:	18cb      	adds	r3, r1, r3
 80087dc:	9a04      	ldr	r2, [sp, #16]
 80087de:	19db      	adds	r3, r3, r7
 80087e0:	0c1f      	lsrs	r7, r3, #16
 80087e2:	3004      	adds	r0, #4
 80087e4:	42a2      	cmp	r2, r4
 80087e6:	d8e7      	bhi.n	80087b8 <__multiply+0x10c>
 80087e8:	4662      	mov	r2, ip
 80087ea:	9905      	ldr	r1, [sp, #20]
 80087ec:	5053      	str	r3, [r2, r1]
 80087ee:	9b00      	ldr	r3, [sp, #0]
 80087f0:	3304      	adds	r3, #4
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	2304      	movs	r3, #4
 80087f6:	449c      	add	ip, r3
 80087f8:	e79d      	b.n	8008736 <__multiply+0x8a>
 80087fa:	9b02      	ldr	r3, [sp, #8]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	9302      	str	r3, [sp, #8]
 8008800:	e79d      	b.n	800873e <__multiply+0x92>
 8008802:	46c0      	nop			; (mov r8, r8)
 8008804:	080095b7 	.word	0x080095b7
 8008808:	08009628 	.word	0x08009628

0800880c <__pow5mult>:
 800880c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800880e:	2303      	movs	r3, #3
 8008810:	0015      	movs	r5, r2
 8008812:	0007      	movs	r7, r0
 8008814:	000e      	movs	r6, r1
 8008816:	401a      	ands	r2, r3
 8008818:	421d      	tst	r5, r3
 800881a:	d008      	beq.n	800882e <__pow5mult+0x22>
 800881c:	4925      	ldr	r1, [pc, #148]	; (80088b4 <__pow5mult+0xa8>)
 800881e:	3a01      	subs	r2, #1
 8008820:	0092      	lsls	r2, r2, #2
 8008822:	5852      	ldr	r2, [r2, r1]
 8008824:	2300      	movs	r3, #0
 8008826:	0031      	movs	r1, r6
 8008828:	f7ff fe9e 	bl	8008568 <__multadd>
 800882c:	0006      	movs	r6, r0
 800882e:	10ad      	asrs	r5, r5, #2
 8008830:	d03d      	beq.n	80088ae <__pow5mult+0xa2>
 8008832:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008834:	2c00      	cmp	r4, #0
 8008836:	d10f      	bne.n	8008858 <__pow5mult+0x4c>
 8008838:	2010      	movs	r0, #16
 800883a:	f7ff fe0f 	bl	800845c <malloc>
 800883e:	1e02      	subs	r2, r0, #0
 8008840:	6278      	str	r0, [r7, #36]	; 0x24
 8008842:	d105      	bne.n	8008850 <__pow5mult+0x44>
 8008844:	21d7      	movs	r1, #215	; 0xd7
 8008846:	4b1c      	ldr	r3, [pc, #112]	; (80088b8 <__pow5mult+0xac>)
 8008848:	481c      	ldr	r0, [pc, #112]	; (80088bc <__pow5mult+0xb0>)
 800884a:	0049      	lsls	r1, r1, #1
 800884c:	f000 fb40 	bl	8008ed0 <__assert_func>
 8008850:	6044      	str	r4, [r0, #4]
 8008852:	6084      	str	r4, [r0, #8]
 8008854:	6004      	str	r4, [r0, #0]
 8008856:	60c4      	str	r4, [r0, #12]
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	689c      	ldr	r4, [r3, #8]
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	2c00      	cmp	r4, #0
 8008860:	d108      	bne.n	8008874 <__pow5mult+0x68>
 8008862:	0038      	movs	r0, r7
 8008864:	4916      	ldr	r1, [pc, #88]	; (80088c0 <__pow5mult+0xb4>)
 8008866:	f7ff ff0b 	bl	8008680 <__i2b>
 800886a:	9b01      	ldr	r3, [sp, #4]
 800886c:	0004      	movs	r4, r0
 800886e:	6098      	str	r0, [r3, #8]
 8008870:	2300      	movs	r3, #0
 8008872:	6003      	str	r3, [r0, #0]
 8008874:	2301      	movs	r3, #1
 8008876:	421d      	tst	r5, r3
 8008878:	d00a      	beq.n	8008890 <__pow5mult+0x84>
 800887a:	0031      	movs	r1, r6
 800887c:	0022      	movs	r2, r4
 800887e:	0038      	movs	r0, r7
 8008880:	f7ff ff14 	bl	80086ac <__multiply>
 8008884:	0031      	movs	r1, r6
 8008886:	9001      	str	r0, [sp, #4]
 8008888:	0038      	movs	r0, r7
 800888a:	f7ff fe49 	bl	8008520 <_Bfree>
 800888e:	9e01      	ldr	r6, [sp, #4]
 8008890:	106d      	asrs	r5, r5, #1
 8008892:	d00c      	beq.n	80088ae <__pow5mult+0xa2>
 8008894:	6820      	ldr	r0, [r4, #0]
 8008896:	2800      	cmp	r0, #0
 8008898:	d107      	bne.n	80088aa <__pow5mult+0x9e>
 800889a:	0022      	movs	r2, r4
 800889c:	0021      	movs	r1, r4
 800889e:	0038      	movs	r0, r7
 80088a0:	f7ff ff04 	bl	80086ac <__multiply>
 80088a4:	2300      	movs	r3, #0
 80088a6:	6020      	str	r0, [r4, #0]
 80088a8:	6003      	str	r3, [r0, #0]
 80088aa:	0004      	movs	r4, r0
 80088ac:	e7e2      	b.n	8008874 <__pow5mult+0x68>
 80088ae:	0030      	movs	r0, r6
 80088b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80088b2:	46c0      	nop			; (mov r8, r8)
 80088b4:	08009778 	.word	0x08009778
 80088b8:	08009545 	.word	0x08009545
 80088bc:	08009628 	.word	0x08009628
 80088c0:	00000271 	.word	0x00000271

080088c4 <__lshift>:
 80088c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088c6:	000c      	movs	r4, r1
 80088c8:	0017      	movs	r7, r2
 80088ca:	6923      	ldr	r3, [r4, #16]
 80088cc:	1155      	asrs	r5, r2, #5
 80088ce:	b087      	sub	sp, #28
 80088d0:	18eb      	adds	r3, r5, r3
 80088d2:	9302      	str	r3, [sp, #8]
 80088d4:	3301      	adds	r3, #1
 80088d6:	9301      	str	r3, [sp, #4]
 80088d8:	6849      	ldr	r1, [r1, #4]
 80088da:	68a3      	ldr	r3, [r4, #8]
 80088dc:	9004      	str	r0, [sp, #16]
 80088de:	9a01      	ldr	r2, [sp, #4]
 80088e0:	4293      	cmp	r3, r2
 80088e2:	db10      	blt.n	8008906 <__lshift+0x42>
 80088e4:	9804      	ldr	r0, [sp, #16]
 80088e6:	f7ff fdd7 	bl	8008498 <_Balloc>
 80088ea:	2300      	movs	r3, #0
 80088ec:	0002      	movs	r2, r0
 80088ee:	0006      	movs	r6, r0
 80088f0:	0019      	movs	r1, r3
 80088f2:	3214      	adds	r2, #20
 80088f4:	4298      	cmp	r0, r3
 80088f6:	d10c      	bne.n	8008912 <__lshift+0x4e>
 80088f8:	21da      	movs	r1, #218	; 0xda
 80088fa:	0002      	movs	r2, r0
 80088fc:	4b26      	ldr	r3, [pc, #152]	; (8008998 <__lshift+0xd4>)
 80088fe:	4827      	ldr	r0, [pc, #156]	; (800899c <__lshift+0xd8>)
 8008900:	31ff      	adds	r1, #255	; 0xff
 8008902:	f000 fae5 	bl	8008ed0 <__assert_func>
 8008906:	3101      	adds	r1, #1
 8008908:	005b      	lsls	r3, r3, #1
 800890a:	e7e8      	b.n	80088de <__lshift+0x1a>
 800890c:	0098      	lsls	r0, r3, #2
 800890e:	5011      	str	r1, [r2, r0]
 8008910:	3301      	adds	r3, #1
 8008912:	42ab      	cmp	r3, r5
 8008914:	dbfa      	blt.n	800890c <__lshift+0x48>
 8008916:	43eb      	mvns	r3, r5
 8008918:	17db      	asrs	r3, r3, #31
 800891a:	401d      	ands	r5, r3
 800891c:	211f      	movs	r1, #31
 800891e:	0023      	movs	r3, r4
 8008920:	0038      	movs	r0, r7
 8008922:	00ad      	lsls	r5, r5, #2
 8008924:	1955      	adds	r5, r2, r5
 8008926:	6922      	ldr	r2, [r4, #16]
 8008928:	3314      	adds	r3, #20
 800892a:	0092      	lsls	r2, r2, #2
 800892c:	4008      	ands	r0, r1
 800892e:	4684      	mov	ip, r0
 8008930:	189a      	adds	r2, r3, r2
 8008932:	420f      	tst	r7, r1
 8008934:	d02a      	beq.n	800898c <__lshift+0xc8>
 8008936:	3101      	adds	r1, #1
 8008938:	1a09      	subs	r1, r1, r0
 800893a:	9105      	str	r1, [sp, #20]
 800893c:	2100      	movs	r1, #0
 800893e:	9503      	str	r5, [sp, #12]
 8008940:	4667      	mov	r7, ip
 8008942:	6818      	ldr	r0, [r3, #0]
 8008944:	40b8      	lsls	r0, r7
 8008946:	4301      	orrs	r1, r0
 8008948:	9803      	ldr	r0, [sp, #12]
 800894a:	c002      	stmia	r0!, {r1}
 800894c:	cb02      	ldmia	r3!, {r1}
 800894e:	9003      	str	r0, [sp, #12]
 8008950:	9805      	ldr	r0, [sp, #20]
 8008952:	40c1      	lsrs	r1, r0
 8008954:	429a      	cmp	r2, r3
 8008956:	d8f3      	bhi.n	8008940 <__lshift+0x7c>
 8008958:	0020      	movs	r0, r4
 800895a:	3015      	adds	r0, #21
 800895c:	2304      	movs	r3, #4
 800895e:	4282      	cmp	r2, r0
 8008960:	d304      	bcc.n	800896c <__lshift+0xa8>
 8008962:	1b13      	subs	r3, r2, r4
 8008964:	3b15      	subs	r3, #21
 8008966:	089b      	lsrs	r3, r3, #2
 8008968:	3301      	adds	r3, #1
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	50e9      	str	r1, [r5, r3]
 800896e:	2900      	cmp	r1, #0
 8008970:	d002      	beq.n	8008978 <__lshift+0xb4>
 8008972:	9b02      	ldr	r3, [sp, #8]
 8008974:	3302      	adds	r3, #2
 8008976:	9301      	str	r3, [sp, #4]
 8008978:	9b01      	ldr	r3, [sp, #4]
 800897a:	9804      	ldr	r0, [sp, #16]
 800897c:	3b01      	subs	r3, #1
 800897e:	0021      	movs	r1, r4
 8008980:	6133      	str	r3, [r6, #16]
 8008982:	f7ff fdcd 	bl	8008520 <_Bfree>
 8008986:	0030      	movs	r0, r6
 8008988:	b007      	add	sp, #28
 800898a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800898c:	cb02      	ldmia	r3!, {r1}
 800898e:	c502      	stmia	r5!, {r1}
 8008990:	429a      	cmp	r2, r3
 8008992:	d8fb      	bhi.n	800898c <__lshift+0xc8>
 8008994:	e7f0      	b.n	8008978 <__lshift+0xb4>
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	080095b7 	.word	0x080095b7
 800899c:	08009628 	.word	0x08009628

080089a0 <__mcmp>:
 80089a0:	6902      	ldr	r2, [r0, #16]
 80089a2:	690b      	ldr	r3, [r1, #16]
 80089a4:	b530      	push	{r4, r5, lr}
 80089a6:	0004      	movs	r4, r0
 80089a8:	1ad0      	subs	r0, r2, r3
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d10d      	bne.n	80089ca <__mcmp+0x2a>
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	3414      	adds	r4, #20
 80089b2:	3114      	adds	r1, #20
 80089b4:	18e2      	adds	r2, r4, r3
 80089b6:	18c9      	adds	r1, r1, r3
 80089b8:	3a04      	subs	r2, #4
 80089ba:	3904      	subs	r1, #4
 80089bc:	6815      	ldr	r5, [r2, #0]
 80089be:	680b      	ldr	r3, [r1, #0]
 80089c0:	429d      	cmp	r5, r3
 80089c2:	d003      	beq.n	80089cc <__mcmp+0x2c>
 80089c4:	2001      	movs	r0, #1
 80089c6:	429d      	cmp	r5, r3
 80089c8:	d303      	bcc.n	80089d2 <__mcmp+0x32>
 80089ca:	bd30      	pop	{r4, r5, pc}
 80089cc:	4294      	cmp	r4, r2
 80089ce:	d3f3      	bcc.n	80089b8 <__mcmp+0x18>
 80089d0:	e7fb      	b.n	80089ca <__mcmp+0x2a>
 80089d2:	4240      	negs	r0, r0
 80089d4:	e7f9      	b.n	80089ca <__mcmp+0x2a>
	...

080089d8 <__mdiff>:
 80089d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089da:	000e      	movs	r6, r1
 80089dc:	0007      	movs	r7, r0
 80089de:	0011      	movs	r1, r2
 80089e0:	0030      	movs	r0, r6
 80089e2:	b087      	sub	sp, #28
 80089e4:	0014      	movs	r4, r2
 80089e6:	f7ff ffdb 	bl	80089a0 <__mcmp>
 80089ea:	1e05      	subs	r5, r0, #0
 80089ec:	d110      	bne.n	8008a10 <__mdiff+0x38>
 80089ee:	0001      	movs	r1, r0
 80089f0:	0038      	movs	r0, r7
 80089f2:	f7ff fd51 	bl	8008498 <_Balloc>
 80089f6:	1e02      	subs	r2, r0, #0
 80089f8:	d104      	bne.n	8008a04 <__mdiff+0x2c>
 80089fa:	4b40      	ldr	r3, [pc, #256]	; (8008afc <__mdiff+0x124>)
 80089fc:	4940      	ldr	r1, [pc, #256]	; (8008b00 <__mdiff+0x128>)
 80089fe:	4841      	ldr	r0, [pc, #260]	; (8008b04 <__mdiff+0x12c>)
 8008a00:	f000 fa66 	bl	8008ed0 <__assert_func>
 8008a04:	2301      	movs	r3, #1
 8008a06:	6145      	str	r5, [r0, #20]
 8008a08:	6103      	str	r3, [r0, #16]
 8008a0a:	0010      	movs	r0, r2
 8008a0c:	b007      	add	sp, #28
 8008a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a10:	2301      	movs	r3, #1
 8008a12:	9301      	str	r3, [sp, #4]
 8008a14:	2800      	cmp	r0, #0
 8008a16:	db04      	blt.n	8008a22 <__mdiff+0x4a>
 8008a18:	0023      	movs	r3, r4
 8008a1a:	0034      	movs	r4, r6
 8008a1c:	001e      	movs	r6, r3
 8008a1e:	2300      	movs	r3, #0
 8008a20:	9301      	str	r3, [sp, #4]
 8008a22:	0038      	movs	r0, r7
 8008a24:	6861      	ldr	r1, [r4, #4]
 8008a26:	f7ff fd37 	bl	8008498 <_Balloc>
 8008a2a:	1e02      	subs	r2, r0, #0
 8008a2c:	d103      	bne.n	8008a36 <__mdiff+0x5e>
 8008a2e:	2190      	movs	r1, #144	; 0x90
 8008a30:	4b32      	ldr	r3, [pc, #200]	; (8008afc <__mdiff+0x124>)
 8008a32:	0089      	lsls	r1, r1, #2
 8008a34:	e7e3      	b.n	80089fe <__mdiff+0x26>
 8008a36:	9b01      	ldr	r3, [sp, #4]
 8008a38:	2700      	movs	r7, #0
 8008a3a:	60c3      	str	r3, [r0, #12]
 8008a3c:	6920      	ldr	r0, [r4, #16]
 8008a3e:	3414      	adds	r4, #20
 8008a40:	9401      	str	r4, [sp, #4]
 8008a42:	9b01      	ldr	r3, [sp, #4]
 8008a44:	0084      	lsls	r4, r0, #2
 8008a46:	191b      	adds	r3, r3, r4
 8008a48:	0034      	movs	r4, r6
 8008a4a:	9302      	str	r3, [sp, #8]
 8008a4c:	6933      	ldr	r3, [r6, #16]
 8008a4e:	3414      	adds	r4, #20
 8008a50:	0099      	lsls	r1, r3, #2
 8008a52:	1863      	adds	r3, r4, r1
 8008a54:	9303      	str	r3, [sp, #12]
 8008a56:	0013      	movs	r3, r2
 8008a58:	3314      	adds	r3, #20
 8008a5a:	469c      	mov	ip, r3
 8008a5c:	9305      	str	r3, [sp, #20]
 8008a5e:	9b01      	ldr	r3, [sp, #4]
 8008a60:	9304      	str	r3, [sp, #16]
 8008a62:	9b04      	ldr	r3, [sp, #16]
 8008a64:	cc02      	ldmia	r4!, {r1}
 8008a66:	cb20      	ldmia	r3!, {r5}
 8008a68:	9304      	str	r3, [sp, #16]
 8008a6a:	b2ab      	uxth	r3, r5
 8008a6c:	19df      	adds	r7, r3, r7
 8008a6e:	b28b      	uxth	r3, r1
 8008a70:	1afb      	subs	r3, r7, r3
 8008a72:	0c09      	lsrs	r1, r1, #16
 8008a74:	0c2d      	lsrs	r5, r5, #16
 8008a76:	1a6d      	subs	r5, r5, r1
 8008a78:	1419      	asrs	r1, r3, #16
 8008a7a:	186d      	adds	r5, r5, r1
 8008a7c:	4661      	mov	r1, ip
 8008a7e:	142f      	asrs	r7, r5, #16
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	042d      	lsls	r5, r5, #16
 8008a84:	432b      	orrs	r3, r5
 8008a86:	c108      	stmia	r1!, {r3}
 8008a88:	9b03      	ldr	r3, [sp, #12]
 8008a8a:	468c      	mov	ip, r1
 8008a8c:	42a3      	cmp	r3, r4
 8008a8e:	d8e8      	bhi.n	8008a62 <__mdiff+0x8a>
 8008a90:	0031      	movs	r1, r6
 8008a92:	9c03      	ldr	r4, [sp, #12]
 8008a94:	3115      	adds	r1, #21
 8008a96:	2304      	movs	r3, #4
 8008a98:	428c      	cmp	r4, r1
 8008a9a:	d304      	bcc.n	8008aa6 <__mdiff+0xce>
 8008a9c:	1ba3      	subs	r3, r4, r6
 8008a9e:	3b15      	subs	r3, #21
 8008aa0:	089b      	lsrs	r3, r3, #2
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	9901      	ldr	r1, [sp, #4]
 8008aa8:	18cc      	adds	r4, r1, r3
 8008aaa:	9905      	ldr	r1, [sp, #20]
 8008aac:	0026      	movs	r6, r4
 8008aae:	18cb      	adds	r3, r1, r3
 8008ab0:	469c      	mov	ip, r3
 8008ab2:	9902      	ldr	r1, [sp, #8]
 8008ab4:	428e      	cmp	r6, r1
 8008ab6:	d310      	bcc.n	8008ada <__mdiff+0x102>
 8008ab8:	9e02      	ldr	r6, [sp, #8]
 8008aba:	1ee1      	subs	r1, r4, #3
 8008abc:	2500      	movs	r5, #0
 8008abe:	428e      	cmp	r6, r1
 8008ac0:	d304      	bcc.n	8008acc <__mdiff+0xf4>
 8008ac2:	0031      	movs	r1, r6
 8008ac4:	3103      	adds	r1, #3
 8008ac6:	1b0c      	subs	r4, r1, r4
 8008ac8:	08a4      	lsrs	r4, r4, #2
 8008aca:	00a5      	lsls	r5, r4, #2
 8008acc:	195b      	adds	r3, r3, r5
 8008ace:	3b04      	subs	r3, #4
 8008ad0:	6819      	ldr	r1, [r3, #0]
 8008ad2:	2900      	cmp	r1, #0
 8008ad4:	d00f      	beq.n	8008af6 <__mdiff+0x11e>
 8008ad6:	6110      	str	r0, [r2, #16]
 8008ad8:	e797      	b.n	8008a0a <__mdiff+0x32>
 8008ada:	ce02      	ldmia	r6!, {r1}
 8008adc:	b28d      	uxth	r5, r1
 8008ade:	19ed      	adds	r5, r5, r7
 8008ae0:	0c0f      	lsrs	r7, r1, #16
 8008ae2:	1429      	asrs	r1, r5, #16
 8008ae4:	1879      	adds	r1, r7, r1
 8008ae6:	140f      	asrs	r7, r1, #16
 8008ae8:	b2ad      	uxth	r5, r5
 8008aea:	0409      	lsls	r1, r1, #16
 8008aec:	430d      	orrs	r5, r1
 8008aee:	4661      	mov	r1, ip
 8008af0:	c120      	stmia	r1!, {r5}
 8008af2:	468c      	mov	ip, r1
 8008af4:	e7dd      	b.n	8008ab2 <__mdiff+0xda>
 8008af6:	3801      	subs	r0, #1
 8008af8:	e7e9      	b.n	8008ace <__mdiff+0xf6>
 8008afa:	46c0      	nop			; (mov r8, r8)
 8008afc:	080095b7 	.word	0x080095b7
 8008b00:	00000232 	.word	0x00000232
 8008b04:	08009628 	.word	0x08009628

08008b08 <__d2b>:
 8008b08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b0a:	2101      	movs	r1, #1
 8008b0c:	0014      	movs	r4, r2
 8008b0e:	001e      	movs	r6, r3
 8008b10:	9f08      	ldr	r7, [sp, #32]
 8008b12:	f7ff fcc1 	bl	8008498 <_Balloc>
 8008b16:	1e05      	subs	r5, r0, #0
 8008b18:	d105      	bne.n	8008b26 <__d2b+0x1e>
 8008b1a:	0002      	movs	r2, r0
 8008b1c:	4b26      	ldr	r3, [pc, #152]	; (8008bb8 <__d2b+0xb0>)
 8008b1e:	4927      	ldr	r1, [pc, #156]	; (8008bbc <__d2b+0xb4>)
 8008b20:	4827      	ldr	r0, [pc, #156]	; (8008bc0 <__d2b+0xb8>)
 8008b22:	f000 f9d5 	bl	8008ed0 <__assert_func>
 8008b26:	0333      	lsls	r3, r6, #12
 8008b28:	0076      	lsls	r6, r6, #1
 8008b2a:	0b1b      	lsrs	r3, r3, #12
 8008b2c:	0d76      	lsrs	r6, r6, #21
 8008b2e:	d124      	bne.n	8008b7a <__d2b+0x72>
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	2c00      	cmp	r4, #0
 8008b34:	d027      	beq.n	8008b86 <__d2b+0x7e>
 8008b36:	4668      	mov	r0, sp
 8008b38:	9400      	str	r4, [sp, #0]
 8008b3a:	f7ff fd73 	bl	8008624 <__lo0bits>
 8008b3e:	9c00      	ldr	r4, [sp, #0]
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d01e      	beq.n	8008b82 <__d2b+0x7a>
 8008b44:	9b01      	ldr	r3, [sp, #4]
 8008b46:	2120      	movs	r1, #32
 8008b48:	001a      	movs	r2, r3
 8008b4a:	1a09      	subs	r1, r1, r0
 8008b4c:	408a      	lsls	r2, r1
 8008b4e:	40c3      	lsrs	r3, r0
 8008b50:	4322      	orrs	r2, r4
 8008b52:	616a      	str	r2, [r5, #20]
 8008b54:	9301      	str	r3, [sp, #4]
 8008b56:	9c01      	ldr	r4, [sp, #4]
 8008b58:	61ac      	str	r4, [r5, #24]
 8008b5a:	1e63      	subs	r3, r4, #1
 8008b5c:	419c      	sbcs	r4, r3
 8008b5e:	3401      	adds	r4, #1
 8008b60:	612c      	str	r4, [r5, #16]
 8008b62:	2e00      	cmp	r6, #0
 8008b64:	d018      	beq.n	8008b98 <__d2b+0x90>
 8008b66:	4b17      	ldr	r3, [pc, #92]	; (8008bc4 <__d2b+0xbc>)
 8008b68:	18f6      	adds	r6, r6, r3
 8008b6a:	2335      	movs	r3, #53	; 0x35
 8008b6c:	1836      	adds	r6, r6, r0
 8008b6e:	1a18      	subs	r0, r3, r0
 8008b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b72:	603e      	str	r6, [r7, #0]
 8008b74:	6018      	str	r0, [r3, #0]
 8008b76:	0028      	movs	r0, r5
 8008b78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b7a:	2280      	movs	r2, #128	; 0x80
 8008b7c:	0352      	lsls	r2, r2, #13
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	e7d6      	b.n	8008b30 <__d2b+0x28>
 8008b82:	616c      	str	r4, [r5, #20]
 8008b84:	e7e7      	b.n	8008b56 <__d2b+0x4e>
 8008b86:	a801      	add	r0, sp, #4
 8008b88:	f7ff fd4c 	bl	8008624 <__lo0bits>
 8008b8c:	2401      	movs	r4, #1
 8008b8e:	9b01      	ldr	r3, [sp, #4]
 8008b90:	612c      	str	r4, [r5, #16]
 8008b92:	616b      	str	r3, [r5, #20]
 8008b94:	3020      	adds	r0, #32
 8008b96:	e7e4      	b.n	8008b62 <__d2b+0x5a>
 8008b98:	4b0b      	ldr	r3, [pc, #44]	; (8008bc8 <__d2b+0xc0>)
 8008b9a:	18c0      	adds	r0, r0, r3
 8008b9c:	4b0b      	ldr	r3, [pc, #44]	; (8008bcc <__d2b+0xc4>)
 8008b9e:	6038      	str	r0, [r7, #0]
 8008ba0:	18e3      	adds	r3, r4, r3
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	18eb      	adds	r3, r5, r3
 8008ba6:	6958      	ldr	r0, [r3, #20]
 8008ba8:	f7ff fd22 	bl	80085f0 <__hi0bits>
 8008bac:	0164      	lsls	r4, r4, #5
 8008bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb0:	1a24      	subs	r4, r4, r0
 8008bb2:	601c      	str	r4, [r3, #0]
 8008bb4:	e7df      	b.n	8008b76 <__d2b+0x6e>
 8008bb6:	46c0      	nop			; (mov r8, r8)
 8008bb8:	080095b7 	.word	0x080095b7
 8008bbc:	0000030a 	.word	0x0000030a
 8008bc0:	08009628 	.word	0x08009628
 8008bc4:	fffffbcd 	.word	0xfffffbcd
 8008bc8:	fffffbce 	.word	0xfffffbce
 8008bcc:	3fffffff 	.word	0x3fffffff

08008bd0 <_calloc_r>:
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	0c13      	lsrs	r3, r2, #16
 8008bd4:	0c0d      	lsrs	r5, r1, #16
 8008bd6:	d11e      	bne.n	8008c16 <_calloc_r+0x46>
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10c      	bne.n	8008bf6 <_calloc_r+0x26>
 8008bdc:	b289      	uxth	r1, r1
 8008bde:	b294      	uxth	r4, r2
 8008be0:	434c      	muls	r4, r1
 8008be2:	0021      	movs	r1, r4
 8008be4:	f000 f88c 	bl	8008d00 <_malloc_r>
 8008be8:	1e05      	subs	r5, r0, #0
 8008bea:	d01b      	beq.n	8008c24 <_calloc_r+0x54>
 8008bec:	0022      	movs	r2, r4
 8008bee:	2100      	movs	r1, #0
 8008bf0:	f7fd fcc4 	bl	800657c <memset>
 8008bf4:	e016      	b.n	8008c24 <_calloc_r+0x54>
 8008bf6:	1c1d      	adds	r5, r3, #0
 8008bf8:	1c0b      	adds	r3, r1, #0
 8008bfa:	b292      	uxth	r2, r2
 8008bfc:	b289      	uxth	r1, r1
 8008bfe:	b29c      	uxth	r4, r3
 8008c00:	4351      	muls	r1, r2
 8008c02:	b2ab      	uxth	r3, r5
 8008c04:	4363      	muls	r3, r4
 8008c06:	0c0c      	lsrs	r4, r1, #16
 8008c08:	191c      	adds	r4, r3, r4
 8008c0a:	0c22      	lsrs	r2, r4, #16
 8008c0c:	d107      	bne.n	8008c1e <_calloc_r+0x4e>
 8008c0e:	0424      	lsls	r4, r4, #16
 8008c10:	b289      	uxth	r1, r1
 8008c12:	430c      	orrs	r4, r1
 8008c14:	e7e5      	b.n	8008be2 <_calloc_r+0x12>
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <_calloc_r+0x4e>
 8008c1a:	1c13      	adds	r3, r2, #0
 8008c1c:	e7ed      	b.n	8008bfa <_calloc_r+0x2a>
 8008c1e:	230c      	movs	r3, #12
 8008c20:	2500      	movs	r5, #0
 8008c22:	6003      	str	r3, [r0, #0]
 8008c24:	0028      	movs	r0, r5
 8008c26:	bd70      	pop	{r4, r5, r6, pc}

08008c28 <_free_r>:
 8008c28:	b570      	push	{r4, r5, r6, lr}
 8008c2a:	0005      	movs	r5, r0
 8008c2c:	2900      	cmp	r1, #0
 8008c2e:	d010      	beq.n	8008c52 <_free_r+0x2a>
 8008c30:	1f0c      	subs	r4, r1, #4
 8008c32:	6823      	ldr	r3, [r4, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	da00      	bge.n	8008c3a <_free_r+0x12>
 8008c38:	18e4      	adds	r4, r4, r3
 8008c3a:	0028      	movs	r0, r5
 8008c3c:	f000 f9d2 	bl	8008fe4 <__malloc_lock>
 8008c40:	4a1d      	ldr	r2, [pc, #116]	; (8008cb8 <_free_r+0x90>)
 8008c42:	6813      	ldr	r3, [r2, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d105      	bne.n	8008c54 <_free_r+0x2c>
 8008c48:	6063      	str	r3, [r4, #4]
 8008c4a:	6014      	str	r4, [r2, #0]
 8008c4c:	0028      	movs	r0, r5
 8008c4e:	f000 f9d1 	bl	8008ff4 <__malloc_unlock>
 8008c52:	bd70      	pop	{r4, r5, r6, pc}
 8008c54:	42a3      	cmp	r3, r4
 8008c56:	d908      	bls.n	8008c6a <_free_r+0x42>
 8008c58:	6821      	ldr	r1, [r4, #0]
 8008c5a:	1860      	adds	r0, r4, r1
 8008c5c:	4283      	cmp	r3, r0
 8008c5e:	d1f3      	bne.n	8008c48 <_free_r+0x20>
 8008c60:	6818      	ldr	r0, [r3, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	1841      	adds	r1, r0, r1
 8008c66:	6021      	str	r1, [r4, #0]
 8008c68:	e7ee      	b.n	8008c48 <_free_r+0x20>
 8008c6a:	001a      	movs	r2, r3
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d001      	beq.n	8008c76 <_free_r+0x4e>
 8008c72:	42a3      	cmp	r3, r4
 8008c74:	d9f9      	bls.n	8008c6a <_free_r+0x42>
 8008c76:	6811      	ldr	r1, [r2, #0]
 8008c78:	1850      	adds	r0, r2, r1
 8008c7a:	42a0      	cmp	r0, r4
 8008c7c:	d10b      	bne.n	8008c96 <_free_r+0x6e>
 8008c7e:	6820      	ldr	r0, [r4, #0]
 8008c80:	1809      	adds	r1, r1, r0
 8008c82:	1850      	adds	r0, r2, r1
 8008c84:	6011      	str	r1, [r2, #0]
 8008c86:	4283      	cmp	r3, r0
 8008c88:	d1e0      	bne.n	8008c4c <_free_r+0x24>
 8008c8a:	6818      	ldr	r0, [r3, #0]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	1841      	adds	r1, r0, r1
 8008c90:	6011      	str	r1, [r2, #0]
 8008c92:	6053      	str	r3, [r2, #4]
 8008c94:	e7da      	b.n	8008c4c <_free_r+0x24>
 8008c96:	42a0      	cmp	r0, r4
 8008c98:	d902      	bls.n	8008ca0 <_free_r+0x78>
 8008c9a:	230c      	movs	r3, #12
 8008c9c:	602b      	str	r3, [r5, #0]
 8008c9e:	e7d5      	b.n	8008c4c <_free_r+0x24>
 8008ca0:	6821      	ldr	r1, [r4, #0]
 8008ca2:	1860      	adds	r0, r4, r1
 8008ca4:	4283      	cmp	r3, r0
 8008ca6:	d103      	bne.n	8008cb0 <_free_r+0x88>
 8008ca8:	6818      	ldr	r0, [r3, #0]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	1841      	adds	r1, r0, r1
 8008cae:	6021      	str	r1, [r4, #0]
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	6054      	str	r4, [r2, #4]
 8008cb4:	e7ca      	b.n	8008c4c <_free_r+0x24>
 8008cb6:	46c0      	nop			; (mov r8, r8)
 8008cb8:	20000394 	.word	0x20000394

08008cbc <sbrk_aligned>:
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	4e0f      	ldr	r6, [pc, #60]	; (8008cfc <sbrk_aligned+0x40>)
 8008cc0:	000d      	movs	r5, r1
 8008cc2:	6831      	ldr	r1, [r6, #0]
 8008cc4:	0004      	movs	r4, r0
 8008cc6:	2900      	cmp	r1, #0
 8008cc8:	d102      	bne.n	8008cd0 <sbrk_aligned+0x14>
 8008cca:	f000 f88f 	bl	8008dec <_sbrk_r>
 8008cce:	6030      	str	r0, [r6, #0]
 8008cd0:	0029      	movs	r1, r5
 8008cd2:	0020      	movs	r0, r4
 8008cd4:	f000 f88a 	bl	8008dec <_sbrk_r>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	d00a      	beq.n	8008cf2 <sbrk_aligned+0x36>
 8008cdc:	2303      	movs	r3, #3
 8008cde:	1cc5      	adds	r5, r0, #3
 8008ce0:	439d      	bics	r5, r3
 8008ce2:	42a8      	cmp	r0, r5
 8008ce4:	d007      	beq.n	8008cf6 <sbrk_aligned+0x3a>
 8008ce6:	1a29      	subs	r1, r5, r0
 8008ce8:	0020      	movs	r0, r4
 8008cea:	f000 f87f 	bl	8008dec <_sbrk_r>
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	d101      	bne.n	8008cf6 <sbrk_aligned+0x3a>
 8008cf2:	2501      	movs	r5, #1
 8008cf4:	426d      	negs	r5, r5
 8008cf6:	0028      	movs	r0, r5
 8008cf8:	bd70      	pop	{r4, r5, r6, pc}
 8008cfa:	46c0      	nop			; (mov r8, r8)
 8008cfc:	20000398 	.word	0x20000398

08008d00 <_malloc_r>:
 8008d00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d02:	2203      	movs	r2, #3
 8008d04:	1ccb      	adds	r3, r1, #3
 8008d06:	4393      	bics	r3, r2
 8008d08:	3308      	adds	r3, #8
 8008d0a:	0006      	movs	r6, r0
 8008d0c:	001f      	movs	r7, r3
 8008d0e:	2b0c      	cmp	r3, #12
 8008d10:	d232      	bcs.n	8008d78 <_malloc_r+0x78>
 8008d12:	270c      	movs	r7, #12
 8008d14:	42b9      	cmp	r1, r7
 8008d16:	d831      	bhi.n	8008d7c <_malloc_r+0x7c>
 8008d18:	0030      	movs	r0, r6
 8008d1a:	f000 f963 	bl	8008fe4 <__malloc_lock>
 8008d1e:	4d32      	ldr	r5, [pc, #200]	; (8008de8 <_malloc_r+0xe8>)
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	001c      	movs	r4, r3
 8008d24:	2c00      	cmp	r4, #0
 8008d26:	d12e      	bne.n	8008d86 <_malloc_r+0x86>
 8008d28:	0039      	movs	r1, r7
 8008d2a:	0030      	movs	r0, r6
 8008d2c:	f7ff ffc6 	bl	8008cbc <sbrk_aligned>
 8008d30:	0004      	movs	r4, r0
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	d11e      	bne.n	8008d74 <_malloc_r+0x74>
 8008d36:	682c      	ldr	r4, [r5, #0]
 8008d38:	0025      	movs	r5, r4
 8008d3a:	2d00      	cmp	r5, #0
 8008d3c:	d14a      	bne.n	8008dd4 <_malloc_r+0xd4>
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	0029      	movs	r1, r5
 8008d42:	18e3      	adds	r3, r4, r3
 8008d44:	0030      	movs	r0, r6
 8008d46:	9301      	str	r3, [sp, #4]
 8008d48:	f000 f850 	bl	8008dec <_sbrk_r>
 8008d4c:	9b01      	ldr	r3, [sp, #4]
 8008d4e:	4283      	cmp	r3, r0
 8008d50:	d143      	bne.n	8008dda <_malloc_r+0xda>
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	3703      	adds	r7, #3
 8008d56:	1aff      	subs	r7, r7, r3
 8008d58:	2303      	movs	r3, #3
 8008d5a:	439f      	bics	r7, r3
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	2f0c      	cmp	r7, #12
 8008d60:	d200      	bcs.n	8008d64 <_malloc_r+0x64>
 8008d62:	270c      	movs	r7, #12
 8008d64:	0039      	movs	r1, r7
 8008d66:	0030      	movs	r0, r6
 8008d68:	f7ff ffa8 	bl	8008cbc <sbrk_aligned>
 8008d6c:	1c43      	adds	r3, r0, #1
 8008d6e:	d034      	beq.n	8008dda <_malloc_r+0xda>
 8008d70:	6823      	ldr	r3, [r4, #0]
 8008d72:	19df      	adds	r7, r3, r7
 8008d74:	6027      	str	r7, [r4, #0]
 8008d76:	e013      	b.n	8008da0 <_malloc_r+0xa0>
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	dacb      	bge.n	8008d14 <_malloc_r+0x14>
 8008d7c:	230c      	movs	r3, #12
 8008d7e:	2500      	movs	r5, #0
 8008d80:	6033      	str	r3, [r6, #0]
 8008d82:	0028      	movs	r0, r5
 8008d84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d86:	6822      	ldr	r2, [r4, #0]
 8008d88:	1bd1      	subs	r1, r2, r7
 8008d8a:	d420      	bmi.n	8008dce <_malloc_r+0xce>
 8008d8c:	290b      	cmp	r1, #11
 8008d8e:	d917      	bls.n	8008dc0 <_malloc_r+0xc0>
 8008d90:	19e2      	adds	r2, r4, r7
 8008d92:	6027      	str	r7, [r4, #0]
 8008d94:	42a3      	cmp	r3, r4
 8008d96:	d111      	bne.n	8008dbc <_malloc_r+0xbc>
 8008d98:	602a      	str	r2, [r5, #0]
 8008d9a:	6863      	ldr	r3, [r4, #4]
 8008d9c:	6011      	str	r1, [r2, #0]
 8008d9e:	6053      	str	r3, [r2, #4]
 8008da0:	0030      	movs	r0, r6
 8008da2:	0025      	movs	r5, r4
 8008da4:	f000 f926 	bl	8008ff4 <__malloc_unlock>
 8008da8:	2207      	movs	r2, #7
 8008daa:	350b      	adds	r5, #11
 8008dac:	1d23      	adds	r3, r4, #4
 8008dae:	4395      	bics	r5, r2
 8008db0:	1aea      	subs	r2, r5, r3
 8008db2:	429d      	cmp	r5, r3
 8008db4:	d0e5      	beq.n	8008d82 <_malloc_r+0x82>
 8008db6:	1b5b      	subs	r3, r3, r5
 8008db8:	50a3      	str	r3, [r4, r2]
 8008dba:	e7e2      	b.n	8008d82 <_malloc_r+0x82>
 8008dbc:	605a      	str	r2, [r3, #4]
 8008dbe:	e7ec      	b.n	8008d9a <_malloc_r+0x9a>
 8008dc0:	6862      	ldr	r2, [r4, #4]
 8008dc2:	42a3      	cmp	r3, r4
 8008dc4:	d101      	bne.n	8008dca <_malloc_r+0xca>
 8008dc6:	602a      	str	r2, [r5, #0]
 8008dc8:	e7ea      	b.n	8008da0 <_malloc_r+0xa0>
 8008dca:	605a      	str	r2, [r3, #4]
 8008dcc:	e7e8      	b.n	8008da0 <_malloc_r+0xa0>
 8008dce:	0023      	movs	r3, r4
 8008dd0:	6864      	ldr	r4, [r4, #4]
 8008dd2:	e7a7      	b.n	8008d24 <_malloc_r+0x24>
 8008dd4:	002c      	movs	r4, r5
 8008dd6:	686d      	ldr	r5, [r5, #4]
 8008dd8:	e7af      	b.n	8008d3a <_malloc_r+0x3a>
 8008dda:	230c      	movs	r3, #12
 8008ddc:	0030      	movs	r0, r6
 8008dde:	6033      	str	r3, [r6, #0]
 8008de0:	f000 f908 	bl	8008ff4 <__malloc_unlock>
 8008de4:	e7cd      	b.n	8008d82 <_malloc_r+0x82>
 8008de6:	46c0      	nop			; (mov r8, r8)
 8008de8:	20000394 	.word	0x20000394

08008dec <_sbrk_r>:
 8008dec:	2300      	movs	r3, #0
 8008dee:	b570      	push	{r4, r5, r6, lr}
 8008df0:	4d06      	ldr	r5, [pc, #24]	; (8008e0c <_sbrk_r+0x20>)
 8008df2:	0004      	movs	r4, r0
 8008df4:	0008      	movs	r0, r1
 8008df6:	602b      	str	r3, [r5, #0]
 8008df8:	f7f9 fe40 	bl	8002a7c <_sbrk>
 8008dfc:	1c43      	adds	r3, r0, #1
 8008dfe:	d103      	bne.n	8008e08 <_sbrk_r+0x1c>
 8008e00:	682b      	ldr	r3, [r5, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d000      	beq.n	8008e08 <_sbrk_r+0x1c>
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	bd70      	pop	{r4, r5, r6, pc}
 8008e0a:	46c0      	nop			; (mov r8, r8)
 8008e0c:	2000039c 	.word	0x2000039c

08008e10 <__sread>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	000c      	movs	r4, r1
 8008e14:	250e      	movs	r5, #14
 8008e16:	5f49      	ldrsh	r1, [r1, r5]
 8008e18:	f000 fa56 	bl	80092c8 <_read_r>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	db03      	blt.n	8008e28 <__sread+0x18>
 8008e20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008e22:	181b      	adds	r3, r3, r0
 8008e24:	6563      	str	r3, [r4, #84]	; 0x54
 8008e26:	bd70      	pop	{r4, r5, r6, pc}
 8008e28:	89a3      	ldrh	r3, [r4, #12]
 8008e2a:	4a02      	ldr	r2, [pc, #8]	; (8008e34 <__sread+0x24>)
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	81a3      	strh	r3, [r4, #12]
 8008e30:	e7f9      	b.n	8008e26 <__sread+0x16>
 8008e32:	46c0      	nop			; (mov r8, r8)
 8008e34:	ffffefff 	.word	0xffffefff

08008e38 <__swrite>:
 8008e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3a:	001f      	movs	r7, r3
 8008e3c:	898b      	ldrh	r3, [r1, #12]
 8008e3e:	0005      	movs	r5, r0
 8008e40:	000c      	movs	r4, r1
 8008e42:	0016      	movs	r6, r2
 8008e44:	05db      	lsls	r3, r3, #23
 8008e46:	d505      	bpl.n	8008e54 <__swrite+0x1c>
 8008e48:	230e      	movs	r3, #14
 8008e4a:	5ec9      	ldrsh	r1, [r1, r3]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	2302      	movs	r3, #2
 8008e50:	f000 f8a2 	bl	8008f98 <_lseek_r>
 8008e54:	89a3      	ldrh	r3, [r4, #12]
 8008e56:	4a05      	ldr	r2, [pc, #20]	; (8008e6c <__swrite+0x34>)
 8008e58:	0028      	movs	r0, r5
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	81a3      	strh	r3, [r4, #12]
 8008e5e:	0032      	movs	r2, r6
 8008e60:	230e      	movs	r3, #14
 8008e62:	5ee1      	ldrsh	r1, [r4, r3]
 8008e64:	003b      	movs	r3, r7
 8008e66:	f000 f81f 	bl	8008ea8 <_write_r>
 8008e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e6c:	ffffefff 	.word	0xffffefff

08008e70 <__sseek>:
 8008e70:	b570      	push	{r4, r5, r6, lr}
 8008e72:	000c      	movs	r4, r1
 8008e74:	250e      	movs	r5, #14
 8008e76:	5f49      	ldrsh	r1, [r1, r5]
 8008e78:	f000 f88e 	bl	8008f98 <_lseek_r>
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	1c42      	adds	r2, r0, #1
 8008e80:	d103      	bne.n	8008e8a <__sseek+0x1a>
 8008e82:	4a05      	ldr	r2, [pc, #20]	; (8008e98 <__sseek+0x28>)
 8008e84:	4013      	ands	r3, r2
 8008e86:	81a3      	strh	r3, [r4, #12]
 8008e88:	bd70      	pop	{r4, r5, r6, pc}
 8008e8a:	2280      	movs	r2, #128	; 0x80
 8008e8c:	0152      	lsls	r2, r2, #5
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	6560      	str	r0, [r4, #84]	; 0x54
 8008e94:	e7f8      	b.n	8008e88 <__sseek+0x18>
 8008e96:	46c0      	nop			; (mov r8, r8)
 8008e98:	ffffefff 	.word	0xffffefff

08008e9c <__sclose>:
 8008e9c:	b510      	push	{r4, lr}
 8008e9e:	230e      	movs	r3, #14
 8008ea0:	5ec9      	ldrsh	r1, [r1, r3]
 8008ea2:	f000 f833 	bl	8008f0c <_close_r>
 8008ea6:	bd10      	pop	{r4, pc}

08008ea8 <_write_r>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	0004      	movs	r4, r0
 8008eac:	0008      	movs	r0, r1
 8008eae:	0011      	movs	r1, r2
 8008eb0:	001a      	movs	r2, r3
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	4d05      	ldr	r5, [pc, #20]	; (8008ecc <_write_r+0x24>)
 8008eb6:	602b      	str	r3, [r5, #0]
 8008eb8:	f7f9 fc1c 	bl	80026f4 <_write>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d103      	bne.n	8008ec8 <_write_r+0x20>
 8008ec0:	682b      	ldr	r3, [r5, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d000      	beq.n	8008ec8 <_write_r+0x20>
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	bd70      	pop	{r4, r5, r6, pc}
 8008eca:	46c0      	nop			; (mov r8, r8)
 8008ecc:	2000039c 	.word	0x2000039c

08008ed0 <__assert_func>:
 8008ed0:	b530      	push	{r4, r5, lr}
 8008ed2:	0014      	movs	r4, r2
 8008ed4:	001a      	movs	r2, r3
 8008ed6:	4b09      	ldr	r3, [pc, #36]	; (8008efc <__assert_func+0x2c>)
 8008ed8:	0005      	movs	r5, r0
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	b085      	sub	sp, #20
 8008ede:	68d8      	ldr	r0, [r3, #12]
 8008ee0:	4b07      	ldr	r3, [pc, #28]	; (8008f00 <__assert_func+0x30>)
 8008ee2:	2c00      	cmp	r4, #0
 8008ee4:	d101      	bne.n	8008eea <__assert_func+0x1a>
 8008ee6:	4b07      	ldr	r3, [pc, #28]	; (8008f04 <__assert_func+0x34>)
 8008ee8:	001c      	movs	r4, r3
 8008eea:	9301      	str	r3, [sp, #4]
 8008eec:	9100      	str	r1, [sp, #0]
 8008eee:	002b      	movs	r3, r5
 8008ef0:	4905      	ldr	r1, [pc, #20]	; (8008f08 <__assert_func+0x38>)
 8008ef2:	9402      	str	r4, [sp, #8]
 8008ef4:	f000 f81c 	bl	8008f30 <fiprintf>
 8008ef8:	f000 fa07 	bl	800930a <abort>
 8008efc:	2000000c 	.word	0x2000000c
 8008f00:	08009784 	.word	0x08009784
 8008f04:	080097bf 	.word	0x080097bf
 8008f08:	08009791 	.word	0x08009791

08008f0c <_close_r>:
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	b570      	push	{r4, r5, r6, lr}
 8008f10:	4d06      	ldr	r5, [pc, #24]	; (8008f2c <_close_r+0x20>)
 8008f12:	0004      	movs	r4, r0
 8008f14:	0008      	movs	r0, r1
 8008f16:	602b      	str	r3, [r5, #0]
 8008f18:	f7f9 fc1a 	bl	8002750 <_close>
 8008f1c:	1c43      	adds	r3, r0, #1
 8008f1e:	d103      	bne.n	8008f28 <_close_r+0x1c>
 8008f20:	682b      	ldr	r3, [r5, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d000      	beq.n	8008f28 <_close_r+0x1c>
 8008f26:	6023      	str	r3, [r4, #0]
 8008f28:	bd70      	pop	{r4, r5, r6, pc}
 8008f2a:	46c0      	nop			; (mov r8, r8)
 8008f2c:	2000039c 	.word	0x2000039c

08008f30 <fiprintf>:
 8008f30:	b40e      	push	{r1, r2, r3}
 8008f32:	b503      	push	{r0, r1, lr}
 8008f34:	0001      	movs	r1, r0
 8008f36:	ab03      	add	r3, sp, #12
 8008f38:	4804      	ldr	r0, [pc, #16]	; (8008f4c <fiprintf+0x1c>)
 8008f3a:	cb04      	ldmia	r3!, {r2}
 8008f3c:	6800      	ldr	r0, [r0, #0]
 8008f3e:	9301      	str	r3, [sp, #4]
 8008f40:	f000 f888 	bl	8009054 <_vfiprintf_r>
 8008f44:	b002      	add	sp, #8
 8008f46:	bc08      	pop	{r3}
 8008f48:	b003      	add	sp, #12
 8008f4a:	4718      	bx	r3
 8008f4c:	2000000c 	.word	0x2000000c

08008f50 <_fstat_r>:
 8008f50:	2300      	movs	r3, #0
 8008f52:	b570      	push	{r4, r5, r6, lr}
 8008f54:	4d06      	ldr	r5, [pc, #24]	; (8008f70 <_fstat_r+0x20>)
 8008f56:	0004      	movs	r4, r0
 8008f58:	0008      	movs	r0, r1
 8008f5a:	0011      	movs	r1, r2
 8008f5c:	602b      	str	r3, [r5, #0]
 8008f5e:	f7f9 fc49 	bl	80027f4 <_fstat>
 8008f62:	1c43      	adds	r3, r0, #1
 8008f64:	d103      	bne.n	8008f6e <_fstat_r+0x1e>
 8008f66:	682b      	ldr	r3, [r5, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d000      	beq.n	8008f6e <_fstat_r+0x1e>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd70      	pop	{r4, r5, r6, pc}
 8008f70:	2000039c 	.word	0x2000039c

08008f74 <_isatty_r>:
 8008f74:	2300      	movs	r3, #0
 8008f76:	b570      	push	{r4, r5, r6, lr}
 8008f78:	4d06      	ldr	r5, [pc, #24]	; (8008f94 <_isatty_r+0x20>)
 8008f7a:	0004      	movs	r4, r0
 8008f7c:	0008      	movs	r0, r1
 8008f7e:	602b      	str	r3, [r5, #0]
 8008f80:	f7f9 fba2 	bl	80026c8 <_isatty>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d103      	bne.n	8008f90 <_isatty_r+0x1c>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d000      	beq.n	8008f90 <_isatty_r+0x1c>
 8008f8e:	6023      	str	r3, [r4, #0]
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	46c0      	nop			; (mov r8, r8)
 8008f94:	2000039c 	.word	0x2000039c

08008f98 <_lseek_r>:
 8008f98:	b570      	push	{r4, r5, r6, lr}
 8008f9a:	0004      	movs	r4, r0
 8008f9c:	0008      	movs	r0, r1
 8008f9e:	0011      	movs	r1, r2
 8008fa0:	001a      	movs	r2, r3
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	4d05      	ldr	r5, [pc, #20]	; (8008fbc <_lseek_r+0x24>)
 8008fa6:	602b      	str	r3, [r5, #0]
 8008fa8:	f7f9 fbe9 	bl	800277e <_lseek>
 8008fac:	1c43      	adds	r3, r0, #1
 8008fae:	d103      	bne.n	8008fb8 <_lseek_r+0x20>
 8008fb0:	682b      	ldr	r3, [r5, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d000      	beq.n	8008fb8 <_lseek_r+0x20>
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	46c0      	nop			; (mov r8, r8)
 8008fbc:	2000039c 	.word	0x2000039c

08008fc0 <__ascii_mbtowc>:
 8008fc0:	b082      	sub	sp, #8
 8008fc2:	2900      	cmp	r1, #0
 8008fc4:	d100      	bne.n	8008fc8 <__ascii_mbtowc+0x8>
 8008fc6:	a901      	add	r1, sp, #4
 8008fc8:	1e10      	subs	r0, r2, #0
 8008fca:	d006      	beq.n	8008fda <__ascii_mbtowc+0x1a>
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d006      	beq.n	8008fde <__ascii_mbtowc+0x1e>
 8008fd0:	7813      	ldrb	r3, [r2, #0]
 8008fd2:	600b      	str	r3, [r1, #0]
 8008fd4:	7810      	ldrb	r0, [r2, #0]
 8008fd6:	1e43      	subs	r3, r0, #1
 8008fd8:	4198      	sbcs	r0, r3
 8008fda:	b002      	add	sp, #8
 8008fdc:	4770      	bx	lr
 8008fde:	2002      	movs	r0, #2
 8008fe0:	4240      	negs	r0, r0
 8008fe2:	e7fa      	b.n	8008fda <__ascii_mbtowc+0x1a>

08008fe4 <__malloc_lock>:
 8008fe4:	b510      	push	{r4, lr}
 8008fe6:	4802      	ldr	r0, [pc, #8]	; (8008ff0 <__malloc_lock+0xc>)
 8008fe8:	f7ff f9c9 	bl	800837e <__retarget_lock_acquire_recursive>
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	46c0      	nop			; (mov r8, r8)
 8008ff0:	20000390 	.word	0x20000390

08008ff4 <__malloc_unlock>:
 8008ff4:	b510      	push	{r4, lr}
 8008ff6:	4802      	ldr	r0, [pc, #8]	; (8009000 <__malloc_unlock+0xc>)
 8008ff8:	f7ff f9c2 	bl	8008380 <__retarget_lock_release_recursive>
 8008ffc:	bd10      	pop	{r4, pc}
 8008ffe:	46c0      	nop			; (mov r8, r8)
 8009000:	20000390 	.word	0x20000390

08009004 <__sfputc_r>:
 8009004:	6893      	ldr	r3, [r2, #8]
 8009006:	b510      	push	{r4, lr}
 8009008:	3b01      	subs	r3, #1
 800900a:	6093      	str	r3, [r2, #8]
 800900c:	2b00      	cmp	r3, #0
 800900e:	da04      	bge.n	800901a <__sfputc_r+0x16>
 8009010:	6994      	ldr	r4, [r2, #24]
 8009012:	42a3      	cmp	r3, r4
 8009014:	db07      	blt.n	8009026 <__sfputc_r+0x22>
 8009016:	290a      	cmp	r1, #10
 8009018:	d005      	beq.n	8009026 <__sfputc_r+0x22>
 800901a:	6813      	ldr	r3, [r2, #0]
 800901c:	1c58      	adds	r0, r3, #1
 800901e:	6010      	str	r0, [r2, #0]
 8009020:	7019      	strb	r1, [r3, #0]
 8009022:	0008      	movs	r0, r1
 8009024:	bd10      	pop	{r4, pc}
 8009026:	f7fe f863 	bl	80070f0 <__swbuf_r>
 800902a:	0001      	movs	r1, r0
 800902c:	e7f9      	b.n	8009022 <__sfputc_r+0x1e>

0800902e <__sfputs_r>:
 800902e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009030:	0006      	movs	r6, r0
 8009032:	000f      	movs	r7, r1
 8009034:	0014      	movs	r4, r2
 8009036:	18d5      	adds	r5, r2, r3
 8009038:	42ac      	cmp	r4, r5
 800903a:	d101      	bne.n	8009040 <__sfputs_r+0x12>
 800903c:	2000      	movs	r0, #0
 800903e:	e007      	b.n	8009050 <__sfputs_r+0x22>
 8009040:	7821      	ldrb	r1, [r4, #0]
 8009042:	003a      	movs	r2, r7
 8009044:	0030      	movs	r0, r6
 8009046:	f7ff ffdd 	bl	8009004 <__sfputc_r>
 800904a:	3401      	adds	r4, #1
 800904c:	1c43      	adds	r3, r0, #1
 800904e:	d1f3      	bne.n	8009038 <__sfputs_r+0xa>
 8009050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009054 <_vfiprintf_r>:
 8009054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009056:	b0a1      	sub	sp, #132	; 0x84
 8009058:	0006      	movs	r6, r0
 800905a:	000c      	movs	r4, r1
 800905c:	001f      	movs	r7, r3
 800905e:	9203      	str	r2, [sp, #12]
 8009060:	2800      	cmp	r0, #0
 8009062:	d004      	beq.n	800906e <_vfiprintf_r+0x1a>
 8009064:	6983      	ldr	r3, [r0, #24]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d101      	bne.n	800906e <_vfiprintf_r+0x1a>
 800906a:	f7ff f8e3 	bl	8008234 <__sinit>
 800906e:	4b8e      	ldr	r3, [pc, #568]	; (80092a8 <_vfiprintf_r+0x254>)
 8009070:	429c      	cmp	r4, r3
 8009072:	d11c      	bne.n	80090ae <_vfiprintf_r+0x5a>
 8009074:	6874      	ldr	r4, [r6, #4]
 8009076:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009078:	07db      	lsls	r3, r3, #31
 800907a:	d405      	bmi.n	8009088 <_vfiprintf_r+0x34>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	059b      	lsls	r3, r3, #22
 8009080:	d402      	bmi.n	8009088 <_vfiprintf_r+0x34>
 8009082:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009084:	f7ff f97b 	bl	800837e <__retarget_lock_acquire_recursive>
 8009088:	89a3      	ldrh	r3, [r4, #12]
 800908a:	071b      	lsls	r3, r3, #28
 800908c:	d502      	bpl.n	8009094 <_vfiprintf_r+0x40>
 800908e:	6923      	ldr	r3, [r4, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d11d      	bne.n	80090d0 <_vfiprintf_r+0x7c>
 8009094:	0021      	movs	r1, r4
 8009096:	0030      	movs	r0, r6
 8009098:	f7fe f880 	bl	800719c <__swsetup_r>
 800909c:	2800      	cmp	r0, #0
 800909e:	d017      	beq.n	80090d0 <_vfiprintf_r+0x7c>
 80090a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090a2:	07db      	lsls	r3, r3, #31
 80090a4:	d50d      	bpl.n	80090c2 <_vfiprintf_r+0x6e>
 80090a6:	2001      	movs	r0, #1
 80090a8:	4240      	negs	r0, r0
 80090aa:	b021      	add	sp, #132	; 0x84
 80090ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ae:	4b7f      	ldr	r3, [pc, #508]	; (80092ac <_vfiprintf_r+0x258>)
 80090b0:	429c      	cmp	r4, r3
 80090b2:	d101      	bne.n	80090b8 <_vfiprintf_r+0x64>
 80090b4:	68b4      	ldr	r4, [r6, #8]
 80090b6:	e7de      	b.n	8009076 <_vfiprintf_r+0x22>
 80090b8:	4b7d      	ldr	r3, [pc, #500]	; (80092b0 <_vfiprintf_r+0x25c>)
 80090ba:	429c      	cmp	r4, r3
 80090bc:	d1db      	bne.n	8009076 <_vfiprintf_r+0x22>
 80090be:	68f4      	ldr	r4, [r6, #12]
 80090c0:	e7d9      	b.n	8009076 <_vfiprintf_r+0x22>
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	059b      	lsls	r3, r3, #22
 80090c6:	d4ee      	bmi.n	80090a6 <_vfiprintf_r+0x52>
 80090c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090ca:	f7ff f959 	bl	8008380 <__retarget_lock_release_recursive>
 80090ce:	e7ea      	b.n	80090a6 <_vfiprintf_r+0x52>
 80090d0:	2300      	movs	r3, #0
 80090d2:	ad08      	add	r5, sp, #32
 80090d4:	616b      	str	r3, [r5, #20]
 80090d6:	3320      	adds	r3, #32
 80090d8:	766b      	strb	r3, [r5, #25]
 80090da:	3310      	adds	r3, #16
 80090dc:	76ab      	strb	r3, [r5, #26]
 80090de:	9707      	str	r7, [sp, #28]
 80090e0:	9f03      	ldr	r7, [sp, #12]
 80090e2:	783b      	ldrb	r3, [r7, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <_vfiprintf_r+0x98>
 80090e8:	2b25      	cmp	r3, #37	; 0x25
 80090ea:	d14e      	bne.n	800918a <_vfiprintf_r+0x136>
 80090ec:	9b03      	ldr	r3, [sp, #12]
 80090ee:	1afb      	subs	r3, r7, r3
 80090f0:	9305      	str	r3, [sp, #20]
 80090f2:	9b03      	ldr	r3, [sp, #12]
 80090f4:	429f      	cmp	r7, r3
 80090f6:	d00d      	beq.n	8009114 <_vfiprintf_r+0xc0>
 80090f8:	9b05      	ldr	r3, [sp, #20]
 80090fa:	0021      	movs	r1, r4
 80090fc:	0030      	movs	r0, r6
 80090fe:	9a03      	ldr	r2, [sp, #12]
 8009100:	f7ff ff95 	bl	800902e <__sfputs_r>
 8009104:	1c43      	adds	r3, r0, #1
 8009106:	d100      	bne.n	800910a <_vfiprintf_r+0xb6>
 8009108:	e0b5      	b.n	8009276 <_vfiprintf_r+0x222>
 800910a:	696a      	ldr	r2, [r5, #20]
 800910c:	9b05      	ldr	r3, [sp, #20]
 800910e:	4694      	mov	ip, r2
 8009110:	4463      	add	r3, ip
 8009112:	616b      	str	r3, [r5, #20]
 8009114:	783b      	ldrb	r3, [r7, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d100      	bne.n	800911c <_vfiprintf_r+0xc8>
 800911a:	e0ac      	b.n	8009276 <_vfiprintf_r+0x222>
 800911c:	2201      	movs	r2, #1
 800911e:	1c7b      	adds	r3, r7, #1
 8009120:	9303      	str	r3, [sp, #12]
 8009122:	2300      	movs	r3, #0
 8009124:	4252      	negs	r2, r2
 8009126:	606a      	str	r2, [r5, #4]
 8009128:	a904      	add	r1, sp, #16
 800912a:	3254      	adds	r2, #84	; 0x54
 800912c:	1852      	adds	r2, r2, r1
 800912e:	602b      	str	r3, [r5, #0]
 8009130:	60eb      	str	r3, [r5, #12]
 8009132:	60ab      	str	r3, [r5, #8]
 8009134:	7013      	strb	r3, [r2, #0]
 8009136:	65ab      	str	r3, [r5, #88]	; 0x58
 8009138:	9b03      	ldr	r3, [sp, #12]
 800913a:	2205      	movs	r2, #5
 800913c:	7819      	ldrb	r1, [r3, #0]
 800913e:	485d      	ldr	r0, [pc, #372]	; (80092b4 <_vfiprintf_r+0x260>)
 8009140:	f7ff f996 	bl	8008470 <memchr>
 8009144:	9b03      	ldr	r3, [sp, #12]
 8009146:	1c5f      	adds	r7, r3, #1
 8009148:	2800      	cmp	r0, #0
 800914a:	d120      	bne.n	800918e <_vfiprintf_r+0x13a>
 800914c:	682a      	ldr	r2, [r5, #0]
 800914e:	06d3      	lsls	r3, r2, #27
 8009150:	d504      	bpl.n	800915c <_vfiprintf_r+0x108>
 8009152:	2353      	movs	r3, #83	; 0x53
 8009154:	a904      	add	r1, sp, #16
 8009156:	185b      	adds	r3, r3, r1
 8009158:	2120      	movs	r1, #32
 800915a:	7019      	strb	r1, [r3, #0]
 800915c:	0713      	lsls	r3, r2, #28
 800915e:	d504      	bpl.n	800916a <_vfiprintf_r+0x116>
 8009160:	2353      	movs	r3, #83	; 0x53
 8009162:	a904      	add	r1, sp, #16
 8009164:	185b      	adds	r3, r3, r1
 8009166:	212b      	movs	r1, #43	; 0x2b
 8009168:	7019      	strb	r1, [r3, #0]
 800916a:	9b03      	ldr	r3, [sp, #12]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	2b2a      	cmp	r3, #42	; 0x2a
 8009170:	d016      	beq.n	80091a0 <_vfiprintf_r+0x14c>
 8009172:	2100      	movs	r1, #0
 8009174:	68eb      	ldr	r3, [r5, #12]
 8009176:	9f03      	ldr	r7, [sp, #12]
 8009178:	783a      	ldrb	r2, [r7, #0]
 800917a:	1c78      	adds	r0, r7, #1
 800917c:	3a30      	subs	r2, #48	; 0x30
 800917e:	4684      	mov	ip, r0
 8009180:	2a09      	cmp	r2, #9
 8009182:	d94f      	bls.n	8009224 <_vfiprintf_r+0x1d0>
 8009184:	2900      	cmp	r1, #0
 8009186:	d111      	bne.n	80091ac <_vfiprintf_r+0x158>
 8009188:	e017      	b.n	80091ba <_vfiprintf_r+0x166>
 800918a:	3701      	adds	r7, #1
 800918c:	e7a9      	b.n	80090e2 <_vfiprintf_r+0x8e>
 800918e:	4b49      	ldr	r3, [pc, #292]	; (80092b4 <_vfiprintf_r+0x260>)
 8009190:	682a      	ldr	r2, [r5, #0]
 8009192:	1ac0      	subs	r0, r0, r3
 8009194:	2301      	movs	r3, #1
 8009196:	4083      	lsls	r3, r0
 8009198:	4313      	orrs	r3, r2
 800919a:	602b      	str	r3, [r5, #0]
 800919c:	9703      	str	r7, [sp, #12]
 800919e:	e7cb      	b.n	8009138 <_vfiprintf_r+0xe4>
 80091a0:	9b07      	ldr	r3, [sp, #28]
 80091a2:	1d19      	adds	r1, r3, #4
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	9107      	str	r1, [sp, #28]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	db01      	blt.n	80091b0 <_vfiprintf_r+0x15c>
 80091ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80091ae:	e004      	b.n	80091ba <_vfiprintf_r+0x166>
 80091b0:	425b      	negs	r3, r3
 80091b2:	60eb      	str	r3, [r5, #12]
 80091b4:	2302      	movs	r3, #2
 80091b6:	4313      	orrs	r3, r2
 80091b8:	602b      	str	r3, [r5, #0]
 80091ba:	783b      	ldrb	r3, [r7, #0]
 80091bc:	2b2e      	cmp	r3, #46	; 0x2e
 80091be:	d10a      	bne.n	80091d6 <_vfiprintf_r+0x182>
 80091c0:	787b      	ldrb	r3, [r7, #1]
 80091c2:	2b2a      	cmp	r3, #42	; 0x2a
 80091c4:	d137      	bne.n	8009236 <_vfiprintf_r+0x1e2>
 80091c6:	9b07      	ldr	r3, [sp, #28]
 80091c8:	3702      	adds	r7, #2
 80091ca:	1d1a      	adds	r2, r3, #4
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	9207      	str	r2, [sp, #28]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	db2d      	blt.n	8009230 <_vfiprintf_r+0x1dc>
 80091d4:	9309      	str	r3, [sp, #36]	; 0x24
 80091d6:	2203      	movs	r2, #3
 80091d8:	7839      	ldrb	r1, [r7, #0]
 80091da:	4837      	ldr	r0, [pc, #220]	; (80092b8 <_vfiprintf_r+0x264>)
 80091dc:	f7ff f948 	bl	8008470 <memchr>
 80091e0:	2800      	cmp	r0, #0
 80091e2:	d007      	beq.n	80091f4 <_vfiprintf_r+0x1a0>
 80091e4:	4b34      	ldr	r3, [pc, #208]	; (80092b8 <_vfiprintf_r+0x264>)
 80091e6:	682a      	ldr	r2, [r5, #0]
 80091e8:	1ac0      	subs	r0, r0, r3
 80091ea:	2340      	movs	r3, #64	; 0x40
 80091ec:	4083      	lsls	r3, r0
 80091ee:	4313      	orrs	r3, r2
 80091f0:	3701      	adds	r7, #1
 80091f2:	602b      	str	r3, [r5, #0]
 80091f4:	7839      	ldrb	r1, [r7, #0]
 80091f6:	1c7b      	adds	r3, r7, #1
 80091f8:	2206      	movs	r2, #6
 80091fa:	4830      	ldr	r0, [pc, #192]	; (80092bc <_vfiprintf_r+0x268>)
 80091fc:	9303      	str	r3, [sp, #12]
 80091fe:	7629      	strb	r1, [r5, #24]
 8009200:	f7ff f936 	bl	8008470 <memchr>
 8009204:	2800      	cmp	r0, #0
 8009206:	d045      	beq.n	8009294 <_vfiprintf_r+0x240>
 8009208:	4b2d      	ldr	r3, [pc, #180]	; (80092c0 <_vfiprintf_r+0x26c>)
 800920a:	2b00      	cmp	r3, #0
 800920c:	d127      	bne.n	800925e <_vfiprintf_r+0x20a>
 800920e:	2207      	movs	r2, #7
 8009210:	9b07      	ldr	r3, [sp, #28]
 8009212:	3307      	adds	r3, #7
 8009214:	4393      	bics	r3, r2
 8009216:	3308      	adds	r3, #8
 8009218:	9307      	str	r3, [sp, #28]
 800921a:	696b      	ldr	r3, [r5, #20]
 800921c:	9a04      	ldr	r2, [sp, #16]
 800921e:	189b      	adds	r3, r3, r2
 8009220:	616b      	str	r3, [r5, #20]
 8009222:	e75d      	b.n	80090e0 <_vfiprintf_r+0x8c>
 8009224:	210a      	movs	r1, #10
 8009226:	434b      	muls	r3, r1
 8009228:	4667      	mov	r7, ip
 800922a:	189b      	adds	r3, r3, r2
 800922c:	3909      	subs	r1, #9
 800922e:	e7a3      	b.n	8009178 <_vfiprintf_r+0x124>
 8009230:	2301      	movs	r3, #1
 8009232:	425b      	negs	r3, r3
 8009234:	e7ce      	b.n	80091d4 <_vfiprintf_r+0x180>
 8009236:	2300      	movs	r3, #0
 8009238:	001a      	movs	r2, r3
 800923a:	3701      	adds	r7, #1
 800923c:	606b      	str	r3, [r5, #4]
 800923e:	7839      	ldrb	r1, [r7, #0]
 8009240:	1c78      	adds	r0, r7, #1
 8009242:	3930      	subs	r1, #48	; 0x30
 8009244:	4684      	mov	ip, r0
 8009246:	2909      	cmp	r1, #9
 8009248:	d903      	bls.n	8009252 <_vfiprintf_r+0x1fe>
 800924a:	2b00      	cmp	r3, #0
 800924c:	d0c3      	beq.n	80091d6 <_vfiprintf_r+0x182>
 800924e:	9209      	str	r2, [sp, #36]	; 0x24
 8009250:	e7c1      	b.n	80091d6 <_vfiprintf_r+0x182>
 8009252:	230a      	movs	r3, #10
 8009254:	435a      	muls	r2, r3
 8009256:	4667      	mov	r7, ip
 8009258:	1852      	adds	r2, r2, r1
 800925a:	3b09      	subs	r3, #9
 800925c:	e7ef      	b.n	800923e <_vfiprintf_r+0x1ea>
 800925e:	ab07      	add	r3, sp, #28
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	0022      	movs	r2, r4
 8009264:	0029      	movs	r1, r5
 8009266:	0030      	movs	r0, r6
 8009268:	4b16      	ldr	r3, [pc, #88]	; (80092c4 <_vfiprintf_r+0x270>)
 800926a:	f7fd fa39 	bl	80066e0 <_printf_float>
 800926e:	9004      	str	r0, [sp, #16]
 8009270:	9b04      	ldr	r3, [sp, #16]
 8009272:	3301      	adds	r3, #1
 8009274:	d1d1      	bne.n	800921a <_vfiprintf_r+0x1c6>
 8009276:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009278:	07db      	lsls	r3, r3, #31
 800927a:	d405      	bmi.n	8009288 <_vfiprintf_r+0x234>
 800927c:	89a3      	ldrh	r3, [r4, #12]
 800927e:	059b      	lsls	r3, r3, #22
 8009280:	d402      	bmi.n	8009288 <_vfiprintf_r+0x234>
 8009282:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009284:	f7ff f87c 	bl	8008380 <__retarget_lock_release_recursive>
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	065b      	lsls	r3, r3, #25
 800928c:	d500      	bpl.n	8009290 <_vfiprintf_r+0x23c>
 800928e:	e70a      	b.n	80090a6 <_vfiprintf_r+0x52>
 8009290:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009292:	e70a      	b.n	80090aa <_vfiprintf_r+0x56>
 8009294:	ab07      	add	r3, sp, #28
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	0022      	movs	r2, r4
 800929a:	0029      	movs	r1, r5
 800929c:	0030      	movs	r0, r6
 800929e:	4b09      	ldr	r3, [pc, #36]	; (80092c4 <_vfiprintf_r+0x270>)
 80092a0:	f7fd fcd0 	bl	8006c44 <_printf_i>
 80092a4:	e7e3      	b.n	800926e <_vfiprintf_r+0x21a>
 80092a6:	46c0      	nop			; (mov r8, r8)
 80092a8:	080095e8 	.word	0x080095e8
 80092ac:	08009608 	.word	0x08009608
 80092b0:	080095c8 	.word	0x080095c8
 80092b4:	080097ca 	.word	0x080097ca
 80092b8:	080097d0 	.word	0x080097d0
 80092bc:	080097d4 	.word	0x080097d4
 80092c0:	080066e1 	.word	0x080066e1
 80092c4:	0800902f 	.word	0x0800902f

080092c8 <_read_r>:
 80092c8:	b570      	push	{r4, r5, r6, lr}
 80092ca:	0004      	movs	r4, r0
 80092cc:	0008      	movs	r0, r1
 80092ce:	0011      	movs	r1, r2
 80092d0:	001a      	movs	r2, r3
 80092d2:	2300      	movs	r3, #0
 80092d4:	4d05      	ldr	r5, [pc, #20]	; (80092ec <_read_r+0x24>)
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	f7f9 fa62 	bl	80027a0 <_read>
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d103      	bne.n	80092e8 <_read_r+0x20>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d000      	beq.n	80092e8 <_read_r+0x20>
 80092e6:	6023      	str	r3, [r4, #0]
 80092e8:	bd70      	pop	{r4, r5, r6, pc}
 80092ea:	46c0      	nop			; (mov r8, r8)
 80092ec:	2000039c 	.word	0x2000039c

080092f0 <__ascii_wctomb>:
 80092f0:	0003      	movs	r3, r0
 80092f2:	1e08      	subs	r0, r1, #0
 80092f4:	d005      	beq.n	8009302 <__ascii_wctomb+0x12>
 80092f6:	2aff      	cmp	r2, #255	; 0xff
 80092f8:	d904      	bls.n	8009304 <__ascii_wctomb+0x14>
 80092fa:	228a      	movs	r2, #138	; 0x8a
 80092fc:	2001      	movs	r0, #1
 80092fe:	601a      	str	r2, [r3, #0]
 8009300:	4240      	negs	r0, r0
 8009302:	4770      	bx	lr
 8009304:	2001      	movs	r0, #1
 8009306:	700a      	strb	r2, [r1, #0]
 8009308:	e7fb      	b.n	8009302 <__ascii_wctomb+0x12>

0800930a <abort>:
 800930a:	2006      	movs	r0, #6
 800930c:	b510      	push	{r4, lr}
 800930e:	f000 f82d 	bl	800936c <raise>
 8009312:	2001      	movs	r0, #1
 8009314:	f000 f85a 	bl	80093cc <_exit>

08009318 <_raise_r>:
 8009318:	b570      	push	{r4, r5, r6, lr}
 800931a:	0004      	movs	r4, r0
 800931c:	000d      	movs	r5, r1
 800931e:	291f      	cmp	r1, #31
 8009320:	d904      	bls.n	800932c <_raise_r+0x14>
 8009322:	2316      	movs	r3, #22
 8009324:	6003      	str	r3, [r0, #0]
 8009326:	2001      	movs	r0, #1
 8009328:	4240      	negs	r0, r0
 800932a:	bd70      	pop	{r4, r5, r6, pc}
 800932c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800932e:	2b00      	cmp	r3, #0
 8009330:	d004      	beq.n	800933c <_raise_r+0x24>
 8009332:	008a      	lsls	r2, r1, #2
 8009334:	189b      	adds	r3, r3, r2
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	2a00      	cmp	r2, #0
 800933a:	d108      	bne.n	800934e <_raise_r+0x36>
 800933c:	0020      	movs	r0, r4
 800933e:	f000 f831 	bl	80093a4 <_getpid_r>
 8009342:	002a      	movs	r2, r5
 8009344:	0001      	movs	r1, r0
 8009346:	0020      	movs	r0, r4
 8009348:	f000 f81a 	bl	8009380 <_kill_r>
 800934c:	e7ed      	b.n	800932a <_raise_r+0x12>
 800934e:	2000      	movs	r0, #0
 8009350:	2a01      	cmp	r2, #1
 8009352:	d0ea      	beq.n	800932a <_raise_r+0x12>
 8009354:	1c51      	adds	r1, r2, #1
 8009356:	d103      	bne.n	8009360 <_raise_r+0x48>
 8009358:	2316      	movs	r3, #22
 800935a:	3001      	adds	r0, #1
 800935c:	6023      	str	r3, [r4, #0]
 800935e:	e7e4      	b.n	800932a <_raise_r+0x12>
 8009360:	2400      	movs	r4, #0
 8009362:	0028      	movs	r0, r5
 8009364:	601c      	str	r4, [r3, #0]
 8009366:	4790      	blx	r2
 8009368:	0020      	movs	r0, r4
 800936a:	e7de      	b.n	800932a <_raise_r+0x12>

0800936c <raise>:
 800936c:	b510      	push	{r4, lr}
 800936e:	4b03      	ldr	r3, [pc, #12]	; (800937c <raise+0x10>)
 8009370:	0001      	movs	r1, r0
 8009372:	6818      	ldr	r0, [r3, #0]
 8009374:	f7ff ffd0 	bl	8009318 <_raise_r>
 8009378:	bd10      	pop	{r4, pc}
 800937a:	46c0      	nop			; (mov r8, r8)
 800937c:	2000000c 	.word	0x2000000c

08009380 <_kill_r>:
 8009380:	2300      	movs	r3, #0
 8009382:	b570      	push	{r4, r5, r6, lr}
 8009384:	4d06      	ldr	r5, [pc, #24]	; (80093a0 <_kill_r+0x20>)
 8009386:	0004      	movs	r4, r0
 8009388:	0008      	movs	r0, r1
 800938a:	0011      	movs	r1, r2
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	f000 f815 	bl	80093bc <_kill>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d103      	bne.n	800939e <_kill_r+0x1e>
 8009396:	682b      	ldr	r3, [r5, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d000      	beq.n	800939e <_kill_r+0x1e>
 800939c:	6023      	str	r3, [r4, #0]
 800939e:	bd70      	pop	{r4, r5, r6, pc}
 80093a0:	2000039c 	.word	0x2000039c

080093a4 <_getpid_r>:
 80093a4:	b510      	push	{r4, lr}
 80093a6:	f000 f801 	bl	80093ac <_getpid>
 80093aa:	bd10      	pop	{r4, pc}

080093ac <_getpid>:
 80093ac:	2258      	movs	r2, #88	; 0x58
 80093ae:	2001      	movs	r0, #1
 80093b0:	4b01      	ldr	r3, [pc, #4]	; (80093b8 <_getpid+0xc>)
 80093b2:	4240      	negs	r0, r0
 80093b4:	601a      	str	r2, [r3, #0]
 80093b6:	4770      	bx	lr
 80093b8:	2000039c 	.word	0x2000039c

080093bc <_kill>:
 80093bc:	2258      	movs	r2, #88	; 0x58
 80093be:	2001      	movs	r0, #1
 80093c0:	4b01      	ldr	r3, [pc, #4]	; (80093c8 <_kill+0xc>)
 80093c2:	4240      	negs	r0, r0
 80093c4:	601a      	str	r2, [r3, #0]
 80093c6:	4770      	bx	lr
 80093c8:	2000039c 	.word	0x2000039c

080093cc <_exit>:
 80093cc:	e7fe      	b.n	80093cc <_exit>
	...

080093d0 <_init>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	46c0      	nop			; (mov r8, r8)
 80093d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093d6:	bc08      	pop	{r3}
 80093d8:	469e      	mov	lr, r3
 80093da:	4770      	bx	lr

080093dc <_fini>:
 80093dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093de:	46c0      	nop			; (mov r8, r8)
 80093e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093e2:	bc08      	pop	{r3}
 80093e4:	469e      	mov	lr, r3
 80093e6:	4770      	bx	lr
