
---------- Begin Simulation Statistics ----------
final_tick                                  690951000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699888                       # Number of bytes of host memory used
host_op_rate                                   236701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.47                       # Real time elapsed on the host
host_tick_rate                               81555012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1890339                       # Number of instructions simulated
sim_ops                                       2005377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000691                       # Number of seconds simulated
sim_ticks                                   690951000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.768114                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  75987                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               86577                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect               529                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             2224                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           146529                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2584                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3729                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1145                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 188135                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  12147                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     890339                       # Number of instructions committed
system.cpu0.committedOps                       981383                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              1.552108                       # CPI: cycles per instruction
system.cpu0.discardedOps                        12323                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            428494                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           165044                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions          112881                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         344375                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.644285                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.numCycles                         1381902                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 626843     63.87%     63.87% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  3083      0.31%     64.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.19% # Class of committed instruction
system.cpu0.op_class_0::MemRead                193130     19.68%     83.87% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               158327     16.13%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  981383                       # Class of committed instruction
system.cpu0.tickCycles                        1037527                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.321005                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  57612                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               62404                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                29                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1533                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            31678                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2706                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           2873                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             167                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  93344                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  30618                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1000000                       # Number of instructions committed
system.cpu1.committedOps                      1023994                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.381902                       # CPI: cycles per instruction
system.cpu1.discardedOps                         6133                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            598020                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           251637                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions          121819                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                         178369                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.723640                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.numCycles                         1381902                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 636630     62.17%     62.17% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    10      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               4      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     62.17% # Class of committed instruction
system.cpu1.op_class_0::MemRead                248368     24.25%     86.43% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               138982     13.57%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 1023994                       # Class of committed instruction
system.cpu1.tickCycles                        1203533                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          398                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            406                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              110                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2851                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       262464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  262464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4098                       # Request fanout histogram
system.membus.respLayer1.occupancy           21836500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4866500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       259359                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          259359                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       259359                       # number of overall hits
system.cpu0.icache.overall_hits::total         259359                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         2039                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2039                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         2039                       # number of overall misses
system.cpu0.icache.overall_misses::total         2039                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     58862500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     58862500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     58862500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     58862500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       261398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       261398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       261398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       261398                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007800                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007800                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007800                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007800                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28868.317803                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28868.317803                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28868.317803                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28868.317803                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1693                       # number of writebacks
system.cpu0.icache.writebacks::total             1693                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         2039                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2039                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         2039                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2039                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     56823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     56823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     56823500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     56823500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007800                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007800                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007800                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007800                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27868.317803                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27868.317803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27868.317803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27868.317803                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1693                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       259359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         259359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         2039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     58862500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     58862500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       261398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       261398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007800                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007800                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28868.317803                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28868.317803                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         2039                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2039                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     56823500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     56823500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27868.317803                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27868.317803                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          335.520055                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2039                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           128.199117                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   335.520055                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.655313                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.655313                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           524835                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          524835                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       336033                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          336033                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       336055                       # number of overall hits
system.cpu0.dcache.overall_hits::total         336055                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         3342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3342                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         3356                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3356                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    265991000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    265991000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    265991000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    265991000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       339375                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       339375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       339411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       339411                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009848                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009848                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009888                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009888                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79590.365051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79590.365051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79258.343266                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79258.343266                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          763                       # number of writebacks
system.cpu0.dcache.writebacks::total              763                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         1461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         1461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1461                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1881                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1891                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1891                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    149362500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    149362500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    150440500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    150440500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005543                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005543                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005571                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79405.901116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79405.901116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79556.054997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79556.054997                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   869                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       189695                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         189695                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     13701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       189858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       189858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84058.282209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84058.282209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data           11                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          152                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     12515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12515500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.000801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82338.815789                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82338.815789                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       146338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        146338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         3179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    252289500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    252289500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       149517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       149517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.021262                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021262                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79361.277131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79361.277131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         1450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1729                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    136847000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    136847000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.011564                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011564                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79148.062464                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79148.062464                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1078000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1078000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data       107800                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total       107800                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1067                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1067                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       176000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       176000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.001871                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001871                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        88000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        88000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001871                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001871                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        87000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1069                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1069                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1069                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1069                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          695.391804                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             340084                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1893                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           179.653460                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           176500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   695.391804                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.679094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.679094                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           684991                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          684991                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON      690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       316210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          316210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       316210                       # number of overall hits
system.cpu1.icache.overall_hits::total         316210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          616                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           616                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          616                       # number of overall misses
system.cpu1.icache.overall_misses::total          616                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     45940000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45940000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     45940000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45940000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       316826                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       316826                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       316826                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       316826                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001944                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001944                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001944                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001944                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74577.922078                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74577.922078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74577.922078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74577.922078                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          242                       # number of writebacks
system.cpu1.icache.writebacks::total              242                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          616                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     45324000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45324000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     45324000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45324000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001944                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001944                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001944                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001944                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73577.922078                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73577.922078                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73577.922078                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73577.922078                       # average overall mshr miss latency
system.cpu1.icache.replacements                   242                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       316210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         316210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          616                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     45940000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45940000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       316826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       316826                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001944                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001944                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74577.922078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74577.922078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     45324000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45324000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001944                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001944                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73577.922078                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73577.922078                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          356.176691                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             316826                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           514.327922                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   356.176691                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.695658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.695658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           634268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          634268                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       383479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          383479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       383479                       # number of overall hits
system.cpu1.dcache.overall_hits::total         383479                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1379                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1379                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1379                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1379                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    108742000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    108742000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    108742000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    108742000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       384858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       384858                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       384858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       384858                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.003583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.003583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003583                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78855.692531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78855.692531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78855.692531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78855.692531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          171                       # number of writebacks
system.cpu1.dcache.writebacks::total              171                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           96                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1283                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1283                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    100812500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    100812500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    100812500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    100812500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.003334                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003334                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.003334                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003334                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78575.604053                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78575.604053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78575.604053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78575.604053                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   259                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       248451                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         248451                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     10813500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     10813500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       248608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       248608                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000632                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68875.796178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68875.796178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data            7                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     10202500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10202500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68016.666667                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68016.666667                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       135028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        135028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         1222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     97928500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     97928500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       136250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       136250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.008969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80137.888707                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80137.888707                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1133                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1133                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     90610000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     90610000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.008316                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008316                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79973.521624                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79973.521624                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          900.259492                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             384800                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           299.922058                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   900.259492                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.879160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.879160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           771075                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          771075                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  49                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1718                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1582                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 13                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 74                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 49                       # number of overall hits
system.l2.overall_hits::total                    1718                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              1880                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               542                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              1234                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4113                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              457                       # number of overall misses
system.l2.overall_misses::.cpu0.data             1880                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              542                       # number of overall misses
system.l2.overall_misses::.cpu1.data             1234                       # number of overall misses
system.l2.overall_misses::total                  4113                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37140500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    147621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     43605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     98343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        326709500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37140500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    147621000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     43605000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     98343000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       326709500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            2039                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           2039                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.224129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.993133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.879870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.961808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.224129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.993133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.879870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.961808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81270.240700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78521.808511                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80452.029520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79694.489465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79433.381960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81270.240700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78521.808511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80452.029520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79694.489465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79433.381960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         1874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         1226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         1874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         1226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     32570500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    128431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     38109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     85303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    284414500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     32570500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    128431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     38109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     85303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    284414500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.224129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.989963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.878247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.955573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.224129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.989963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.878247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.955573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702795                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71270.240700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68533.351121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70442.698706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69578.303426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69403.245486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71270.240700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68533.351121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70442.698706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69578.303426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69403.245486                       # average overall mshr miss latency
system.l2.replacements                            480                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          934                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              934                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1914                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1914                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1914                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1914                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            39                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu1.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           1122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    134252500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     88790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     223043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77647.484095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79135.918004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78233.251491                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         1122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    116962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     77570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    194533000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67647.484095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69135.918004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68233.251491                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37140500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     43605000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     80745500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         2039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.224129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.879870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.376271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81270.240700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80452.029520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80826.326326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     32570500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     38109500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.224129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.878247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.375895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71270.240700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70442.698706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70821.643287                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     13368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      9552500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.920732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.746667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88533.112583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85290.178571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87152.091255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     11469000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      7732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.884146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.693333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79096.551724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74350.961538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77114.457831                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2661.785814                       # Cycle average of tags in use
system.l2.tags.total_refs                        8777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.071024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     119.582316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      440.160127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      938.184218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      266.407194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      897.451958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.028631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.081231                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.114685                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    145534                       # Number of tag accesses
system.l2.tags.data_accesses                   145534                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         78464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             262272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        34624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           1874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           1226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         42330064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173581050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         50110645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113559428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             379581186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     42330064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     50110645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92440709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         277878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               277878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         277878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        42330064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173581050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        50110645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113559428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            379859064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      1874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      1225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39530500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               116349250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9648.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28398.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.813234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.458950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.076965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          318     33.94%     33.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          193     20.60%     54.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          133     14.19%     68.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           90      9.61%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      7.58%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          108     11.53%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.85%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.75%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      0.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          937                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 262208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  262272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       379.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    379.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     690431000                       # Total gap between requests
system.mem_ctrls.avgGap                     168356.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        29248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       119936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        34624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        78400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 42330063.926385521889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173581049.886316120625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 50110644.604320712388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 113466801.553221583366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         1874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         1226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     13828750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     51689000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     15925250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     34906250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30259.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27582.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29436.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28471.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3584280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1897500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11702460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        293074050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         18526080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          382872690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.124229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     45777500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    622293500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3141600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1658415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17550120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        305036070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8452800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          389927325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.334265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     19507500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    648563500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    690951000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1935                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2655                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       238848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       169984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        54912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        93056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 556800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             480                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6311                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5830     92.38%     92.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    473      7.49%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6311                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7316000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1929490                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            925497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2842494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3058500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
