
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1675482                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488396                       # Number of bytes of host memory used
host_op_rate                                  1866480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1730.09                       # Real time elapsed on the host
host_tick_rate                              618962144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2898735707                       # Number of instructions simulated
sim_ops                                    3229179531                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       584039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1168060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 134255023                       # Number of branches fetched
system.switch_cpus.committedInsts           898735706                       # Number of instructions committed
system.switch_cpus.committedOps            1001233056                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011358                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    258555057                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    253136087                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    114604160                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            10884476                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     856632057                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            856632057                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1358239878                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    791670206                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           212358045                       # Number of load instructions
system.switch_cpus.num_mem_refs             298066571                       # number of memory refs
system.switch_cpus.num_store_insts           85708526                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      89705113                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             89705113                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    117289698                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     71021456                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         608769909     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         35228675      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            677337      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11261081      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7451154      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3065779      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10160569      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12226076      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1710321      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11938281      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           677344      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        212358045     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        85708526      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1001233097                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2604074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           91                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5208148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             94                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             564300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       205900                       # Transaction distribution
system.membus.trans_dist::CleanEvict           378120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        564300                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       874760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       877340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1752100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1752100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     50496384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     50615936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            584040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  584040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              584040                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1685080073                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1687863877                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5518363253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2558415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907608                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2280547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45659                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2558415                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7812222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7812222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    423140096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423140096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          584081                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26355200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3188155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3188036    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    116      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3188155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3342246660                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5429494290                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     37320448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          37320448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     13175936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       13175936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       291566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             291566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       102937                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            102937                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     34850888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             34850888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      12304061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            12304061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      12304061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     34850888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            47154950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    205874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    582536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001409193090                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        11497                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        11497                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1250998                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            194487                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     291566                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    102937                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   583132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  205874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            39290                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            39494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            38087                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            38569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            36840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            36471                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            37856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            38078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            34108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            33295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           32498                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           33177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           34547                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           34793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           36776                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           38657                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            14196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            13114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            12538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            11850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            12174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            15430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            15798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            12840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            12226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           11596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           11966                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           12319                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           11566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           11300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           13790                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 10555818448                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2912680000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            21478368448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18120.46                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36870.46                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  364764                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  98329                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.62                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               47.76                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               583132                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              205874                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 291283                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 291253                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 10941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 10946                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 11500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 11499                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 11498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 11497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 11497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 11497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 11497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       325288                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.112958                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   136.956284                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.190496                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        20384      6.27%      6.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       275294     84.63%     90.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        10497      3.23%     94.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4720      1.45%     95.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4604      1.42%     96.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4304      1.32%     98.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5467      1.68%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           17      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       325288                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        11497                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     50.665217                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    48.198401                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.948024                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            11      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          160      1.39%      1.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          855      7.44%      8.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1773     15.42%     24.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2406     20.93%     45.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2217     19.28%     64.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         1743     15.16%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         1097      9.54%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          622      5.41%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          338      2.94%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          160      1.39%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           61      0.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           25      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           23      0.20%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        11497                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        11497                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.904236                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.898706                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.429793                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             553      4.81%      4.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               4      0.03%      4.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10933     95.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        11497                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              37282304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  38144                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               13174080                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               37320448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            13175936                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       34.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       12.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    34.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    12.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070854854084                       # Total gap between requests
system.mem_ctrls0.avgGap                   2714440.33                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     37282304                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     13174080                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 34815268.436679109931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 12302327.978611128405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       583132                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       205874                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  21478368448                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24684405569771                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36832.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 119900548.73                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1081331580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           574741365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1983856140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         509487660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    163823865300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    273252300480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      525758251005                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       490.967904                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 708662236794                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 326440179719                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1241224740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           659726595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2175450900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         565023240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    183273715380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    256871772480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      529319581815                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       494.293575                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 665874068097                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 369228348416                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     37436672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          37436672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     13179264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       13179264                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       292474                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             292474                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       102963                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            102963                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     34959422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             34959422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      12307169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            12307169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      12307169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     34959422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            47266591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    205926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    584266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001650321672                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        11495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        11495                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1253643                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            194537                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     292474                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    102963                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   584948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  205926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   682                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            39159                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            39776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            38578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            38434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            37321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            36900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            37913                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            38283                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            34035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            32939                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           32798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           32784                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           34305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           35176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           36920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           38945                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            14236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            13520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            13228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            11742                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            12230                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            15202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            15640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            12988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            12016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           11614                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           11684                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           12650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           11690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           11258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           13753                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 10596037205                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2921330000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            21551024705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18135.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36885.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  365447                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  98328                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.55                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               47.75                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               584948                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              205926                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 292147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 292119                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 10984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 10986                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 11498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 11499                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 11497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 11497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 11496                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 11495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       326389                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   154.939143                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   136.885498                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   115.824865                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        20366      6.24%      6.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       276571     84.74%     90.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        10287      3.15%     94.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4813      1.47%     95.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4561      1.40%     97.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4387      1.34%     98.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5387      1.65%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       326389                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        11495                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     50.824010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.319695                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.092939                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             8      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          152      1.32%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          875      7.61%      9.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1807     15.72%     24.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2371     20.63%     45.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2103     18.29%     63.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         1747     15.20%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1142      9.93%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          654      5.69%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          352      3.06%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          156      1.36%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           78      0.68%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           33      0.29%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           11      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        11495                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        11495                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.912049                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.906914                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.414216                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             510      4.44%      4.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.02%      4.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10976     95.48%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        11495                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              37393024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  43648                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               13177536                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               37436672                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            13179264                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       34.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       12.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    34.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    12.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070845542057                       # Total gap between requests
system.mem_ctrls1.avgGap                   2708005.43                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     37393024                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     13177536                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 34918661.899736255407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 12305555.289018692449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       584948                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       205926                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  21551024705                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24676711973081                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36842.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 119832910.72                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   58.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1081510080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           574832445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1984220280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         509748660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    163622492280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    273420170880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      525725643105                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       490.937454                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 709103388647                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 325999027866                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1248914520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           663813810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2187438960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         565044120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    183393036330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    256771291680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      529362207900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       494.333380                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 665609905010                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 369492511503                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2020034                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2020034                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2020034                       # number of overall hits
system.l2.overall_hits::total                 2020034                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       584040                       # number of demand (read+write) misses
system.l2.demand_misses::total                 584040                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       584040                       # number of overall misses
system.l2.overall_misses::total                584040                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  51166410825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51166410825                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  51166410825                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51166410825                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2604074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2604074                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2604074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2604074                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.224279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.224279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 87607.716638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87607.716638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87607.716638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87607.716638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              205900                       # number of writebacks
system.l2.writebacks::total                    205900                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       584040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            584040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       584040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           584040                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  46168676897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46168676897                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  46168676897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46168676897                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.224279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.224279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79050.539170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79050.539170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79050.539170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79050.539170                       # average overall mshr miss latency
system.l2.replacements                         584081                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       701708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           701708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       701708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       701708                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        25919                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25919                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        19740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1800795735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1800795735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        45659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.432335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.432335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91225.721125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91225.721125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        19740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1631710283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1631710283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.432335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.432335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82660.095390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82660.095390                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1994115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1994115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       564300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          564300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  49365615090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  49365615090                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2558415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2558415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.220566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.220566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87481.153801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87481.153801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       564300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       564300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  44536966614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44536966614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.220566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.220566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78924.271866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78924.271866                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    11604800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    592273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.593667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.612947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       585.214971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7604.172082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.928244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83914049                       # Number of tag accesses
system.l2.tags.data_accesses                 83914049                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    898735748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2898940114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    898735748                       # number of overall hits
system.cpu.icache.overall_hits::total      2898940114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    898735748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2898940986                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    898735748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2898940986                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    898735748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2898940114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    898735748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2898940986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2898940986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3324473.607798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      113058699326                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     113058699326                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    284742134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918179692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    284742134                       # number of overall hits
system.cpu.dcache.overall_hits::total       918179692                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2604040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8708204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2604040                       # number of overall misses
system.cpu.dcache.overall_misses::total       8708204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  74285086398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74285086398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  74285086398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74285086398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    287346174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    926887896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    287346174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    926887896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28526.860723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8530.471541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28526.860723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8530.471541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2671425                       # number of writebacks
system.cpu.dcache.writebacks::total           2671425                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2604040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2604040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2604040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2604040                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  72113317038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72113317038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  72113317038                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72113317038                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002809                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27692.860723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27692.860723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27692.860723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27692.860723                       # average overall mshr miss latency
system.cpu.dcache.replacements                8708059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    205136473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       658685034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2558381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8327349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  72162075597                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  72162075597                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    207694854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    667012383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28206.148966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8665.672064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2558381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2558381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  70028385843                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70028385843                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27372.148966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27372.148966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     79605661                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      259494658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        45659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       380855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2123010801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2123010801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     79651320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    259875513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001466                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46497.093695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5574.328290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        45659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2084931195                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2084931195                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45663.093695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45663.093695                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6096308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19591922                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       370296                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       370296                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6096342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19592033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10891.058824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         3336                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       341940                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       341940                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10057.058824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10057.058824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6096342                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19592033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6096342                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19592033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           966071962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8708315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.936727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.517897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.481402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466724                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30923011099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30923011099                       # Number of data accesses

---------- End Simulation Statistics   ----------
