# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../OV7670_VGA.srcs/sources_1/new" --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../OV7670_VGA.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../OV7670_VGA.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../../OV7670_VGA.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../OV7670_VGA.srcs/sources_1/new/ov7670_IF.v" \
"../../../../OV7670_VGA.srcs/sources_1/new/syncgen.v" \
"../../../../OV7670_VGA.srcs/sources_1/new/vga_out.v" \
"../../../../OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
