#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul  1 11:13:30 2019
# Process ID: 7192
# Current directory: /home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1
# Command line: vivado -log design_1_axis_fb_conv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_fb_conv_0_0.tcl
# Log file: /home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1/design_1_axis_fb_conv_0_0.vds
# Journal file: /home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_fb_conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pedro/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1377.055 ; gain = 0.000 ; free physical = 2878 ; free virtual = 7905
Command: synth_design -top design_1_axis_fb_conv_0_0 -part xczu3eg-sfvc784-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7273 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1416.055 ; gain = 38.734 ; free physical = 2751 ; free virtual = 7778
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axis_fb_conv_0_0' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_axis_fb_conv_0_0/synth/design_1_axis_fb_conv_0_0.vhd:73]
	Parameter C_FB_MODE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axis_fb_conv_v1_0' declared at '/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:21' bound to instance 'U0' of component 'axis_fb_conv_v1_0' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_axis_fb_conv_0_0/synth/design_1_axis_fb_conv_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axis_fb_conv_v1_0' [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:47]
	Parameter C_FB_MODE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_fb_conv_v1_0' (1#1) [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ipshared/83c4/src/axis_fb_conv_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_fb_conv_0_0' (2#1) [/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.srcs/sources_1/bd/design_1/ip/design_1_axis_fb_conv_0_0/synth/design_1_axis_fb_conv_0_0.vhd:73]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fb_conv_v1_0 has unconnected port s_axis_tdata[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.805 ; gain = 85.484 ; free physical = 2742 ; free virtual = 7770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1462.805 ; gain = 85.484 ; free physical = 2741 ; free virtual = 7772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1462.805 ; gain = 85.484 ; free physical = 2741 ; free virtual = 7772
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2330.539 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2330.539 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6966
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2330.539 ; gain = 0.000 ; free physical = 1928 ; free virtual = 6963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.539 ; gain = 953.219 ; free physical = 1959 ; free virtual = 6994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.539 ; gain = 953.219 ; free physical = 1958 ; free virtual = 6994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.539 ; gain = 953.219 ; free physical = 1958 ; free virtual = 6994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.539 ; gain = 953.219 ; free physical = 1957 ; free virtual = 6993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_1_axis_fb_conv_0_0 has an empty top module
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design design_1_axis_fb_conv_0_0 has unconnected port s_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2330.539 ; gain = 953.219 ; free physical = 1952 ; free virtual = 6990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 2576.391 ; gain = 1199.070 ; free physical = 1328 ; free virtual = 6382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 2576.391 ; gain = 1199.070 ; free physical = 1328 ; free virtual = 6382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.406 ; gain = 1209.086 ; free physical = 1328 ; free virtual = 6381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 2586.406 ; gain = 341.352 ; free physical = 1365 ; free virtual = 6419
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2586.414 ; gain = 1209.086 ; free physical = 1365 ; free virtual = 6419
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.039 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:16 . Memory (MB): peak = 2608.039 ; gain = 1230.984 ; free physical = 1357 ; free virtual = 6411
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.039 ; gain = 0.000 ; free physical = 1357 ; free virtual = 6411
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1/design_1_axis_fb_conv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_fb_conv_0_0, cache-ID = b34a610092af658e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.039 ; gain = 0.000 ; free physical = 1358 ; free virtual = 6412
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1/design_1_axis_fb_conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_fb_conv_0_0_utilization_synth.rpt -pb design_1_axis_fb_conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  1 11:15:02 2019...
