#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb15b0080e0 .scope module, "tb_alu" "tb_alu" 2 1;
 .timescale 0 0;
v0x7fb15b018f60_0 .var "A", 31 0;
v0x7fb15b018ff0_0 .var "B", 31 0;
v0x7fb15b019080_0 .var "control", 2 0;
v0x7fb15b019150_0 .net "result", 31 0, v0x7fb15b018c90_0;  1 drivers
v0x7fb15b019200_0 .net "zero", 0 0, L_0x7fb15b019620;  1 drivers
S_0x7fb15b008250 .scope module, "alu1" "alu" 2 34, 3 2 0, S_0x7fb15b0080e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x7fb15b0083c0 .param/l "ALUadd" 0 3 10, C4<010>;
P_0x7fb15b008400 .param/l "ALUand" 0 3 12, C4<000>;
P_0x7fb15b008440 .param/l "ALUor" 0 3 13, C4<001>;
P_0x7fb15b008480 .param/l "ALUslt" 0 3 14, C4<111>;
P_0x7fb15b0084c0 .param/l "ALUsub" 0 3 11, C4<110>;
v0x7fb15b0086c0_0 .net *"_ivl_10", 1 0, L_0x7fb15b0194a0;  1 drivers
L_0x7fb159e63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb15b018780_0 .net/2u *"_ivl_2", 31 0, L_0x7fb159e63050;  1 drivers
v0x7fb15b018830_0 .net *"_ivl_4", 0 0, L_0x7fb15b019340;  1 drivers
L_0x7fb159e63098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb15b0188e0_0 .net/2s *"_ivl_6", 1 0, L_0x7fb159e63098;  1 drivers
L_0x7fb159e630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb15b018990_0 .net/2s *"_ivl_8", 1 0, L_0x7fb159e630e0;  1 drivers
v0x7fb15b018a80_0 .net "a", 31 0, v0x7fb15b018f60_0;  1 drivers
v0x7fb15b018b30_0 .net "b", 31 0, v0x7fb15b018ff0_0;  1 drivers
v0x7fb15b018be0_0 .net "control", 2 0, v0x7fb15b019080_0;  1 drivers
v0x7fb15b018c90_0 .var "result", 31 0;
L_0x7fb159e63008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb15b018da0_0 .net "sign_mismatch", 0 0, L_0x7fb159e63008;  1 drivers
v0x7fb15b018e40_0 .net "zero", 0 0, L_0x7fb15b019620;  alias, 1 drivers
E_0x7fb15b008670 .event edge, v0x7fb15b018be0_0, v0x7fb15b018a80_0, v0x7fb15b018b30_0, v0x7fb15b018da0_0;
L_0x7fb15b019340 .cmp/eq 32, v0x7fb15b018c90_0, L_0x7fb159e63050;
L_0x7fb15b0194a0 .functor MUXZ 2, L_0x7fb159e630e0, L_0x7fb159e63098, L_0x7fb15b019340, C4<>;
L_0x7fb15b019620 .part L_0x7fb15b0194a0, 0, 1;
    .scope S_0x7fb15b008250;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb15b018c90_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fb15b008250;
T_1 ;
    %wait E_0x7fb15b008670;
    %load/vec4 v0x7fb15b018be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7fb15b018a80_0;
    %load/vec4 v0x7fb15b018b30_0;
    %add;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x7fb15b018a80_0;
    %load/vec4 v0x7fb15b018b30_0;
    %sub;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fb15b018a80_0;
    %load/vec4 v0x7fb15b018b30_0;
    %and;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fb15b018a80_0;
    %load/vec4 v0x7fb15b018b30_0;
    %or;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fb15b018a80_0;
    %load/vec4 v0x7fb15b018b30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fb15b018da0_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb15b018da0_0;
    %pad/u 32;
    %add;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x7fb15b018c90_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb15b0080e0;
T_2 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7fb15b018f60_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7fb15b018ff0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %vpi_call 2 14 "$display", "A = %b\011B = %b", v0x7fb15b018f60_0, v0x7fb15b018ff0_0 {0 0 0};
    %vpi_call 2 15 "$monitor", "ALUOp = %b\011result = %b", v0x7fb15b019080_0, v0x7fb15b019150_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb15b019080_0, 0;
    %delay 1, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb-alu.v";
    "alu.v";
