<div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">System that transfers data between components within a computer</div>
<style data-mw-deduplicate="TemplateStyles:r1236090951">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role="note" class="hatnote navigation-not-searchable">This article is about buses in computer hardware. For buses in software, see <a href="https://en.wikipedia.org/wiki/Software_bus" title="Software bus">Software bus</a>.</div>
<p class="mw-empty-elt">

</p>
<figure typeof="mw:File/Thumb"><a href="https://en.wikipedia.org/wiki/File:PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg" class="mw-file-description"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/3/3e/PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg/250px-PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg" decoding="async" width="250" height="170" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/3/3e/PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg/375px-PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/3/3e/PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg/500px-PCI-E_%26_PCI_slots_on_DFI_LanParty_nF4_SLI-DR_20050531.jpg 2x" data-file-width="927" data-file-height="629" /></a><figcaption>Four <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> bus card slots (from top to second from bottom: ×4, ×16, ×1 and ×16), compared to a 32-bit <a href="https://en.wikipedia.org/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">conventional PCI</a> bus card slot (very bottom)</figcaption></figure>
<p>In <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architecture</a>, a <b>bus</b><sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup> (historically also called <b>data highway</b><sup id="cite_ref-Hollingdale_1958_2-0" class="reference"><a href="#cite_note-Hollingdale_1958-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup> or <b>databus</b>) is a communication system that transfers <a href="https://en.wikipedia.org/wiki/Data_(computing)" class="mw-redirect" title="Data (computing)">data</a> between components inside a <a href="https://en.wikipedia.org/wiki/Computer" title="Computer">computer</a>, or between computers. This expression covers all related <a href="https://en.wikipedia.org/wiki/Computer_hardware" title="Computer hardware">hardware</a> components (wire, <a href="https://en.wikipedia.org/wiki/Optical_fiber" title="Optical fiber">optical fiber</a>, etc.) and <a href="https://en.wikipedia.org/wiki/Software" title="Software">software</a>, including <a href="https://en.wikipedia.org/wiki/Communication_protocol" title="Communication protocol">communication protocols</a>.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup>
</p><p>In most traditional <a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">computer architectures</a>, the CPU and main memory tend to be tightly coupled, with the internal bus connecting the two being known as the <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a>. In systems that include a <a href="https://en.wikipedia.org/wiki/Cache_(computing)" title="Cache (computing)">cache</a>, CPUs use high-performance system buses that operate at speeds greater than memory to communicate with memory. The internal bus (also known as the internal data bus, memory bus or <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a>) connects internal components of a computer to the mother board. <a href="https://en.wikipedia.org/wiki/Local_bus" title="Local bus">Local buses</a> connect the CPU and memory to the <a href="https://en.wikipedia.org/wiki/Expansion_bus" class="mw-redirect" title="Expansion bus">expansion bus</a>, which in turn connects the computer to peripherals. Bus systems such as the <a href="https://en.wikipedia.org/wiki/SATA" title="SATA">SATA</a> ports in modern computers support multiple peripherals, allowing multiple hard drives to be connected without an <a href="https://en.wikipedia.org/wiki/Expansion_card" title="Expansion card">expansion card</a>.
</p><p>In systems that have a similar architecture to <a href="https://en.wikipedia.org/wiki/Distributed_computing" title="Distributed computing">multicomputers</a>, but which communicate by buses instead of networks, the system bus is known as a <a href="https://en.wikipedia.org/wiki/Front-side_bus" title="Front-side bus">front-side bus</a>. In such systems, the expansion bus may not share any architecture with their host CPUs, instead supporting many different CPUs, as is the case with <a href="https://en.wikipedia.org/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">PCI</a>. While the term "<a href="https://en.wikipedia.org/wiki/Peripheral_bus" title="Peripheral bus">peripheral bus</a>" is sometimes used to refer to all other buses apart from the system bus, the "expansion bus" has also been used to describe a third category of buses separate from the peripheral bus, which includes bus systems like PCI.
</p><p>Early computer buses were parallel electrical wires with multiple hardware connections, but the term is now used for any physical arrangement that provides the same logical function as a parallel <a href="https://en.wikipedia.org/wiki/Busbar" title="Busbar">electrical busbar</a>. Modern computer buses can use both <a href="https://en.wikipedia.org/wiki/Parallel_communication" title="Parallel communication">parallel</a> and <a href="https://en.wikipedia.org/wiki/Serial_communication" title="Serial communication">bit serial</a> connections, and can be wired in either a <a href="https://en.wikipedia.org/wiki/Multidrop" class="mw-redirect" title="Multidrop">multidrop</a> (electrical parallel) or <a href="https://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">daisy chain</a> topology, or connected by switched hubs. Many modern CPUs also feature a second set of pins similar to those for communicating with memory—but able to operate with different speeds and protocols—to ensure that peripherals do not slow overall system performance. CPUs can also feature smart <a href="https://en.wikipedia.org/wiki/Controller_(computing)" title="Controller (computing)">controllers</a> to place the data directly in memory, a concept known as <a href="https://en.wikipedia.org/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a>. Low-performance bus systems have also been developed, such as the <a href="https://en.wikipedia.org/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">Universal Serial Bus</a> (USB).
</p><p>Given technological changes, the classical terms "system", "expansion" and "peripheral" no longer have the same connotations. Other common categorization systems are based on the bus's primary role, connecting devices internally or externally. However, many common modern bus systems can be used for both. <a href="https://en.wikipedia.org/wiki/SATA" title="SATA">SATA</a> and the associated <a href="https://en.wikipedia.org/wiki/ESATA" class="mw-redirect" title="ESATA">eSATA</a> are one example of a system that would formerly be described as internal, while certain automotive applications use the primarily external <a href="https://en.wikipedia.org/wiki/IEEE_1394" title="IEEE 1394">IEEE 1394</a> in a fashion more similar to a system bus. Other examples, like <a href="https://en.wikipedia.org/wiki/InfiniBand" title="InfiniBand">InfiniBand</a> and <a href="https://en.wikipedia.org/wiki/I%C2%B2C" title="I²C">I²C</a> were designed from the start to be used both internally and externally.
</p>
<meta property="mw:PageProp/toc" />
<div class="mw-heading mw-heading2"><h2 id="Address_bus">Address bus</h2></span></div>
<style data-mw-deduplicate="TemplateStyles:r1236091366">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="https://en.wikipedia.org/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">cite</a> any <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a href="https://en.wikipedia.org/wiki/Special:EditPage/Bus_(computing)" title="Special:EditPage/Bus (computing)">improve this section</a> by <a href="https://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.</span>  <span class="date-container"><i>(<span class="date">June 2023</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>An <i>address bus</i> is a bus that is used to specify a <a href="https://en.wikipedia.org/wiki/Physical_address" title="Physical address">physical address</a>. When a <a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">processor</a> or <a href="https://en.wikipedia.org/wiki/Direct_memory_access" title="Direct memory access">DMA</a>-enabled device needs to read or write to a memory location, it specifies that memory location on the address bus (the value to be read or written is sent on the data bus). The width of the address bus determines the amount of memory a system can address. For example, a system with a <i>32-bit</i> address bus can address <i>2<sup>32</sup></i> (4,294,967,296) memory locations. If each memory location holds one byte, the addressable memory space is 4&#160;GB.
</p>
<div class="mw-heading mw-heading3"><h3 id="Address_multiplexing">Address multiplexing</h3></span></div>
<p>Early processors used a wire for each bit of the address width. For example, a 16-bit address bus had 16 physical wires making up the bus. As the buses became wider and lengthier, this approach became expensive in terms of the number of chip pins and board traces. Beginning with the <a href="https://en.wikipedia.org/wiki/Mostek" title="Mostek">Mostek</a> 4096 <a href="https://en.wikipedia.org/wiki/DRAM" class="mw-redirect" title="DRAM">DRAM</a>, address multiplexing implemented with <a href="https://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">multiplexers</a> became common. In a multiplexed address scheme, the address is sent in two equal parts on alternate bus cycles. This halves the number of address bus signals required to connect to the memory. For example, a 32-bit address bus can be implemented by using 16 lines and sending the first half of the memory address, immediately followed by the second half memory address.
</p><p>Typically two additional pins in the control bus&#160;&#8211;&#32;row-address strobe (RAS) and column-address strobe (CAS)&#160;&#8211;&#32;are used to tell the DRAM whether the address bus is currently sending the first half of the memory address or the second half.
</p>
<div class="mw-heading mw-heading3"><h3 id="Implementation">Implementation</h3></span></div>
<p>Accessing an individual byte frequently requires reading or writing the full bus width (a <a href="https://en.wikipedia.org/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)">word</a>) at once. In these instances the least significant bits of the address bus may not even be implemented - it is instead the responsibility of the controlling device to isolate the individual byte required from the complete word transmitted. This is the case, for instance, with the <a href="https://en.wikipedia.org/wiki/VESA_Local_Bus" title="VESA Local Bus">VESA Local Bus</a> which lacks the two least significant bits, limiting this bus to <a href="https://en.wikipedia.org/wiki/Data_structure_alignment" title="Data structure alignment">aligned</a> 32-bit transfers.
</p><p>Historically, there were also some examples of computers which were only able to address words -- <a href="https://en.wikipedia.org/wiki/Word_machine" class="mw-redirect" title="Word machine">word machines</a>.
</p>
<div class="mw-heading mw-heading2"><h2 id="Memory_bus">Memory bus</h2></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236091366"><table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="https://en.wikipedia.org/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">cite</a> any <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a href="https://en.wikipedia.org/wiki/Special:EditPage/Bus_(computing)" title="Special:EditPage/Bus (computing)">improve this section</a> by <a href="https://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.</span>  <span class="date-container"><i>(<span class="date">June 2023</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>The <i>memory bus</i> is the bus which connects the <a href="https://en.wikipedia.org/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a> to the <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">memory controller</a> in <a href="https://en.wikipedia.org/wiki/Computer_systems" class="mw-redirect" title="Computer systems">computer systems</a>.  Originally, general-purpose buses like <a href="https://en.wikipedia.org/wiki/VMEbus" title="VMEbus">VMEbus</a> and the <a href="https://en.wikipedia.org/wiki/S-100_bus" title="S-100 bus">S-100 bus</a> were used, but to reduce <a href="https://en.wikipedia.org/wiki/Latency_(engineering)" title="Latency (engineering)">latency</a>, modern memory buses are designed to connect directly to DRAM chips, and thus are designed by chip standards bodies such as <a href="https://en.wikipedia.org/wiki/JEDEC" title="JEDEC">JEDEC</a>.   Examples are the various generations of <a href="https://en.wikipedia.org/wiki/SDRAM" class="mw-redirect" title="SDRAM">SDRAM</a>, and serial point-to-point buses like <a href="https://en.wikipedia.org/wiki/SLDRAM" class="mw-redirect" title="SLDRAM">SLDRAM</a> and <a href="https://en.wikipedia.org/wiki/RDRAM" title="RDRAM">RDRAM</a>.  An exception is the <a href="https://en.wikipedia.org/wiki/Fully_Buffered_DIMM" title="Fully Buffered DIMM">Fully Buffered DIMM</a> which, despite being carefully designed to minimize the effect, has been criticized for its higher latency.
</p>
<div class="mw-heading mw-heading2"><h2 id="Implementation_details">Implementation details</h2></span></div>
<p>Buses can be <a href="https://en.wikipedia.org/wiki/Parallel_bus" class="mw-redirect" title="Parallel bus">parallel buses</a>, which carry <a href="https://en.wikipedia.org/wiki/Computer_word" class="mw-redirect" title="Computer word">data words</a> in parallel on multiple wires, or <a href="https://en.wikipedia.org/wiki/Serial_bus" class="mw-redirect" title="Serial bus">serial buses</a>, which carry data in bit-serial form. The addition of extra power and control connections, <a href="https://en.wikipedia.org/wiki/Differential_signaling" class="mw-redirect" title="Differential signaling">differential drivers</a>, and data connections in each direction usually means that most serial buses have more conductors than the minimum of one used in <a href="https://en.wikipedia.org/wiki/1-Wire" title="1-Wire">1-Wire</a> and <a href="https://en.wikipedia.org/wiki/UNI/O" title="UNI/O">UNI/O</a>. As data rates increase, the problems of <a href="https://en.wikipedia.org/wiki/Timing_skew" class="mw-redirect" title="Timing skew">timing skew</a>, power consumption, electromagnetic interference and <a href="https://en.wikipedia.org/wiki/Crosstalk" title="Crosstalk">crosstalk</a> across parallel buses become more and more difficult to circumvent. One partial solution to this problem has been to <a href="https://en.wikipedia.org/wiki/Double_pump" class="mw-redirect" title="Double pump">double pump</a> the bus. Often, a serial bus can be operated at higher overall data rates than a parallel bus, despite having fewer electrical connections, because a serial bus inherently has no timing skew or crosstalk. <a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a>, <a href="https://en.wikipedia.org/wiki/FireWire" class="mw-redirect" title="FireWire">FireWire</a>, and <a href="https://en.wikipedia.org/wiki/Serial_ATA" class="mw-redirect" title="Serial ATA">Serial ATA</a> are examples of this. <a href="https://en.wikipedia.org/wiki/Multidrop" class="mw-redirect" title="Multidrop">Multidrop</a> connections do not work well for fast serial buses, so most modern serial buses use <a href="https://en.wikipedia.org/wiki/Daisy_chain_(information_technology)#Computer_hardware" class="mw-redirect" title="Daisy chain (information technology)">daisy-chain</a> or hub designs.
</p><p>The transition from parallel to serial buses was allowed by <a href="https://en.wikipedia.org/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a> which allowed for the incorporation of <a href="https://en.wikipedia.org/wiki/SerDes" title="SerDes">SerDes</a> in integrated circuits which are used in computers.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup>
</p><p><a href="https://en.wikipedia.org/wiki/Computer_network" title="Computer network">Network</a> connections such as <a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a> are not generally regarded as buses, although the difference is largely conceptual rather than practical. An attribute generally used to characterize a bus is that power is provided by the bus for the connected hardware. This emphasizes the <a href="https://en.wikipedia.org/wiki/Busbar" title="Busbar">busbar</a> origins of bus architecture as supplying switched or distributed power. This excludes, as buses, schemes such as serial <a href="https://en.wikipedia.org/wiki/RS-232" title="RS-232">RS-232</a>, parallel <a href="https://en.wikipedia.org/wiki/Centronics" title="Centronics">Centronics</a>, <a href="https://en.wikipedia.org/wiki/IEEE_1284" title="IEEE 1284">IEEE 1284</a> interfaces and Ethernet, since these devices also needed separate power supplies. <a href="https://en.wikipedia.org/wiki/Universal_Serial_Bus" class="mw-redirect" title="Universal Serial Bus">Universal Serial Bus</a> devices may use the bus supplied power, but often use a separate power source. This distinction is exemplified by a <a href="https://en.wikipedia.org/wiki/Plain_old_telephone_service" title="Plain old telephone service">telephone</a> system with a connected <a href="https://en.wikipedia.org/wiki/Modem" title="Modem">modem</a>, where the <a href="https://en.wikipedia.org/wiki/RJ11" class="mw-redirect" title="RJ11">RJ11</a> connection and associated modulated signalling scheme is not considered a bus, and is analogous to an <a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a> connection. A phone line connection scheme is not considered to be a bus with respect to signals, but the <a href="https://en.wikipedia.org/wiki/Telephone_exchange" title="Telephone exchange">Central Office</a> uses buses with <a href="https://en.wikipedia.org/wiki/Cross-bar_switch" class="mw-redirect" title="Cross-bar switch">cross-bar switches</a> for connections between phones.
</p><p>However, this distinction‍&#8212;‌that power is provided by the bus‍&#8212;‌is not the case in many <a href="https://en.wikipedia.org/wiki/Avionics" title="Avionics">avionic systems</a>, where data connections such as <a href="https://en.wikipedia.org/wiki/ARINC_429" title="ARINC 429">ARINC 429</a>, <a href="https://en.wikipedia.org/wiki/ARINC_629" title="ARINC 629">ARINC 629</a>, <a href="https://en.wikipedia.org/wiki/MIL-STD-1553B" class="mw-redirect" title="MIL-STD-1553B">MIL-STD-1553B</a> (STANAG 3838), and EFABus (<a href="https://en.wikipedia.org/wiki/STANAG_3910" title="STANAG 3910">STANAG 3910</a>) are commonly referred to as “data buses” or, sometimes, "databuses". Such <a href="https://en.wikipedia.org/wiki/Avionics#Aircraft_networks" title="Avionics">avionic data buses</a> are usually characterized by having several equipments or <a href="https://en.wikipedia.org/wiki/Line-replaceable_unit" title="Line-replaceable unit">Line Replaceable Items/Units</a> (LRI/LRUs) connected to a common, shared <a href="https://en.wikipedia.org/wiki/Media_(communication)" title="Media (communication)">media</a>. They may, as with ARINC 429, be <a href="https://en.wikipedia.org/wiki/Simplex_communication" class="mw-redirect" title="Simplex communication">simplex</a>, i.e. have a single source LRI/LRU or, as with ARINC 629, MIL-STD-1553B, and STANAG 3910, be <a href="https://en.wikipedia.org/wiki/Duplex_(telecommunications)" title="Duplex (telecommunications)">duplex</a>, allow all the connected LRI/LRUs to act, at different times (<a href="https://en.wikipedia.org/wiki/Half_duplex" class="mw-redirect" title="Half duplex">half duplex</a>), as transmitters and receivers of data.<sup id="cite_ref-ASSC_2003_5-0" class="reference"><a href="#cite_note-ASSC_2003-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The frequency or the speed of a bus is measured in Hz such as MHz and determines how many clock cycles there are per second; there can be one or more data transfers per clock cycle. If there is a single transfer per clock cycle it is known as <a href="/w/index.php?title=Single_Data_Rate&amp;action=edit&amp;redlink=1" class="new" title="Single Data Rate (page does not exist)">Single Data Rate</a> (SDR), and if there are two transfers per clock cycle it is known as <a href="https://en.wikipedia.org/wiki/Double_Data_Rate" class="mw-redirect" title="Double Data Rate">Double Data Rate</a> (DDR) although the use of signalling other than SDR is uncommon outside of RAM. An example of this is PCIe which uses SDR.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span class="cite-bracket">&#91;</span>6<span class="cite-bracket">&#93;</span></a></sup> Within each data transfer there can be multiple bits of data. This is described as the width of a bus which is the number of bits the bus can transfer per clock cycle and can be synonymous with the number of physical electrical conductors the bus has if each conductor transfers one bit at a time.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span class="cite-bracket">&#91;</span>7<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span class="cite-bracket">&#91;</span>8<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span class="cite-bracket">&#91;</span>9<span class="cite-bracket">&#93;</span></a></sup> The data rate in bits per second can be obtained by multiplying the number of bits per clock cycle times the frequency times the number of transfers per clock cycle.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span class="cite-bracket">&#91;</span>10<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span class="cite-bracket">&#91;</span>11<span class="cite-bracket">&#93;</span></a></sup> Alternatively a bus such as <a href="https://en.wikipedia.org/wiki/PCIe" class="mw-redirect" title="PCIe">PCIe</a> can use modulation or encoding such as <a href="https://en.wikipedia.org/wiki/PAM4" class="mw-redirect" title="PAM4">PAM4</a><sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span class="cite-bracket">&#91;</span>14<span class="cite-bracket">&#93;</span></a></sup> which groups 2 bits into symbols which are then transferred instead of the bits themselves, and allows for an increase in data transfer speed without increasing the frequency of the bus. The effective or real data transfer speed/rate may be lower due to the use of encoding that also allows for error correction such as 128/130b (b for bit) encoding.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span class="cite-bracket">&#91;</span>17<span class="cite-bracket">&#93;</span></a></sup> The data transfer speed is also known as the bandwidth.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span class="cite-bracket">&#91;</span>18<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span class="cite-bracket">&#91;</span>19<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Bus_multiplexing">Bus multiplexing</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="https://en.wikipedia.org/wiki/Bus_encoding#Other_examples_of_bus_encoding" title="Bus encoding">Bus encoding §&#160;Other examples of bus encoding</a></div>
<p>The simplest <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a> has completely separate input data lines, output data lines, and address lines.
To reduce cost, most microcomputers have a bidirectional data bus, re-using the same wires for input and output at different times.<sup id="cite_ref-typewriter_20-0" class="reference"><a href="#cite_note-typewriter-20"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Some processors use a dedicated wire for each bit of the address bus, data bus, and the control bus.
For example, the 64-pin <a href="https://en.wikipedia.org/wiki/STEbus" title="STEbus">STEbus</a> is composed of 8 physical wires dedicated to the 8-bit data bus, 20 physical wires dedicated to the 20-bit address bus, 21 physical wires dedicated to the control bus, and 15 physical wires dedicated to various power buses.
</p><p>Bus multiplexing requires fewer wires, which reduces costs in many early microprocessors and DRAM chips.
One common multiplexing scheme, <a href="#Address_multiplexing">address multiplexing</a>, has already been mentioned.
Another multiplexing scheme re-uses the address bus pins as the data bus pins,<sup id="cite_ref-typewriter_20-1" class="reference"><a href="#cite_note-typewriter-20"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup> an approach used by <a href="https://en.wikipedia.org/wiki/Conventional_PCI" class="mw-redirect" title="Conventional PCI">conventional PCI</a> and the <a href="https://en.wikipedia.org/wiki/8086" class="mw-redirect" title="8086">8086</a>.
The various "serial buses" can be seen as the ultimate limit of multiplexing, sending each of the address bits and each of the data bits, one at a time, through a single pin (or a single differential pair).
</p>
<div class="mw-heading mw-heading2"><h2 id="History">History</h2></span></div>
<p>Over time, several groups of people worked on various computer bus standards, including the IEEE Bus Architecture Standards Committee (BASC), the IEEE "Superbus" study group, the open microprocessor initiative (OMI), the open microsystems initiative (OMI), the "Gang of Nine" that developed <a href="https://en.wikipedia.org/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a>, etc.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2015)">citation needed</span></a></i>&#93;</sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="First_generation">First generation</h3></span></div>
<p>Early <a href="https://en.wikipedia.org/wiki/Computer" title="Computer">computer</a> buses were bundles of wire that attached <a href="https://en.wikipedia.org/wiki/Computer_memory" title="Computer memory">computer memory</a> and peripherals. Anecdotally termed the "<i>digit trunk</i>" in the early Australian <a href="https://en.wikipedia.org/wiki/CSIRAC" title="CSIRAC">CSIRAC</a> computer,<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup> they were named after electrical power buses, or <a href="https://en.wikipedia.org/wiki/Busbar" title="Busbar">busbars</a>. Almost always, there was one bus for memory, and one or more separate buses for peripherals. These were accessed by separate instructions, with completely different timings and protocols.
</p><p>One of the first complications was the use of <a href="https://en.wikipedia.org/wiki/Interrupt" title="Interrupt">interrupts</a>. Early computer programs performed <a href="https://en.wikipedia.org/wiki/I/O" class="mw-redirect" title="I/O">I/O</a> by <a href="https://en.wikipedia.org/wiki/Busy_waiting" title="Busy waiting">waiting in a loop</a> for the peripheral to become ready. This was a waste of time for programs that had other tasks to do. Also, if the program attempted to perform those other tasks, it might take too long for the program to check again, resulting in loss of data. Engineers thus arranged for the peripherals to interrupt the CPU. The interrupts had to be prioritized, because the CPU can only execute code for one peripheral at a time, and some devices are more time-critical than others.
</p><p>High-end systems introduced the idea of <a href="https://en.wikipedia.org/wiki/Channel_controller" class="mw-redirect" title="Channel controller">channel controllers</a>, which were essentially small computers dedicated to handling the input and output of a given bus. <a href="https://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a> introduced these on the <a href="https://en.wikipedia.org/wiki/IBM_709" title="IBM 709">IBM 709</a> in 1958, and they became a common feature of their platforms. Other high-performance vendors like <a href="https://en.wikipedia.org/wiki/Control_Data_Corporation" title="Control Data Corporation">Control Data Corporation</a> implemented similar designs. Generally, the channel controllers would do their best to run all of the bus operations internally, moving data when the CPU was known to be busy elsewhere if possible, and only using interrupts when necessary. This greatly reduced CPU load, and provided better overall system performance.
</p>
<figure class="mw-halign-right" typeof="mw:File/Thumb"><a href="https://en.wikipedia.org/wiki/File:Computer_system_bus.svg" class="mw-file-description"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/68/Computer_system_bus.svg/400px-Computer_system_bus.svg.png" decoding="async" width="400" height="293" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/6/68/Computer_system_bus.svg/600px-Computer_system_bus.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/6/68/Computer_system_bus.svg/800px-Computer_system_bus.svg.png 2x" data-file-width="744" data-file-height="545" /></a><figcaption>Single <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a> </figcaption></figure>
<p>To provide modularity, memory and I/O buses can be combined into a unified <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a>.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup> In this case, a single mechanical and electrical system can be used to connect together many of the system components, or in some cases, all of them.
</p><p>Later computer programs began to share memory common to several CPUs. Access to this memory bus had to be prioritized, as well. The simple way to prioritize interrupts or bus access was with a <a href="https://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">daisy chain</a>. In this case signals will naturally flow through the bus in physical or logical order, eliminating the need for complex scheduling.
</p>
<div class="mw-heading mw-heading3"><h3 id="Minis_and_micros">Minis and micros</h3></span></div>
<p><a href="https://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> (DEC) further reduced cost for mass-produced <a href="https://en.wikipedia.org/wiki/Minicomputer" title="Minicomputer">minicomputers</a>, and <a href="https://en.wikipedia.org/wiki/Memory-mapped_I/O" class="mw-redirect" title="Memory-mapped I/O">mapped peripherals</a> into the memory bus, so that the input and output devices appeared to be memory locations.  This was implemented in the <a href="https://en.wikipedia.org/wiki/Unibus" title="Unibus">Unibus</a> of the <a href="https://en.wikipedia.org/wiki/PDP-11" title="PDP-11">PDP-11</a> around 1969.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span class="cite-bracket">&#91;</span>23<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Early <a href="https://en.wikipedia.org/wiki/Microcomputer" title="Microcomputer">microcomputer</a> bus systems were essentially a passive <a href="https://en.wikipedia.org/wiki/Backplane" title="Backplane">backplane</a> connected directly or through buffer amplifiers to the pins of the <a href="https://en.wikipedia.org/wiki/CPU" class="mw-redirect" title="CPU">CPU</a>. Memory and other devices would be added to the bus using the same address and data pins as the CPU itself used, connected in parallel.  Communication was controlled by the CPU, which read and wrote data from the devices as if they are blocks of memory, using the same instructions, all timed by a central clock controlling the speed of the CPU. Still, devices <a href="https://en.wikipedia.org/wiki/Interrupt" title="Interrupt">interrupted</a> the CPU by signaling on separate CPU pins.
</p><p>For instance, a <a href="https://en.wikipedia.org/wiki/Disk_drive" class="mw-redirect" title="Disk drive">disk drive</a> controller would signal the CPU that new data was ready to be read, at which point the CPU would move the data by reading the "memory location" that corresponded to the disk drive. Almost all early microcomputers were built in this fashion, starting with the <a href="https://en.wikipedia.org/wiki/S-100_bus" title="S-100 bus">S-100 bus</a> in the <a href="https://en.wikipedia.org/wiki/Altair_8800" title="Altair 8800">Altair 8800</a> computer system.
</p><p>In some instances, most notably in the <a href="https://en.wikipedia.org/wiki/IBM_PC" class="mw-redirect" title="IBM PC">IBM PC</a>, although similar physical architecture can be employed, instructions to access peripherals (<code>in</code> and <code>out</code>) and memory (<code>mov</code> and others) have not been made uniform at all, and still generate distinct CPU signals, that could be used to implement a separate I/O bus.
</p><p>These simple bus systems had a serious drawback when used for general-purpose computers.  All the equipment on the bus had to talk at the same speed, as it shared a single clock.
</p><p>Increasing the speed of the CPU becomes harder, because the speed of all the devices must increase as well. When it is not practical or economical to have all devices as fast as the CPU, the CPU must either enter a <a href="https://en.wikipedia.org/wiki/Wait_state" title="Wait state">wait state</a>, or work at a slower clock frequency temporarily,<sup id="cite_ref-bray-aug_24-0" class="reference"><a href="#cite_note-bray-aug-24"><span class="cite-bracket">&#91;</span>24<span class="cite-bracket">&#93;</span></a></sup> to talk to other devices in the computer. While acceptable in <a href="https://en.wikipedia.org/wiki/Embedded_systems" class="mw-redirect" title="Embedded systems">embedded systems</a>, this problem was not tolerated for long in general-purpose, user-expandable computers.
</p><p>Such bus systems are also difficult to configure when constructed from common off-the-shelf equipment.  Typically each added <a href="https://en.wikipedia.org/wiki/Expansion_card" title="Expansion card">expansion card</a> requires many <a href="https://en.wikipedia.org/wiki/Jumper_(computing)" title="Jumper (computing)">jumpers</a> in order to set memory addresses, I/O addresses, interrupt priorities, and interrupt numbers.
</p>
<div class="mw-heading mw-heading3"><h3 id="Second_generation">Second generation</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236091366"><table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="https://en.wikipedia.org/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">cite</a> any <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a href="https://en.wikipedia.org/wiki/Special:EditPage/Bus_(computing)" title="Special:EditPage/Bus (computing)">improve this section</a> by <a href="https://en.wikipedia.org/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.</span>  <span class="date-container"><i>(<span class="date">June 2023</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="https://en.wikipedia.org/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>"Second generation" bus systems like <a href="https://en.wikipedia.org/wiki/NuBus" title="NuBus">NuBus</a> addressed some of these problems. They typically separated the computer into two "worlds", the CPU and memory on one side, and the various devices on the other. A <i>bus controller</i> accepted data from the CPU side to be moved to the peripherals side, thus shifting the communications protocol burden from the CPU itself. This allowed the CPU and memory side to evolve separately from the device bus, or just "bus". Devices on the bus could talk to each other with no CPU intervention. This led to much better "real world" performance, but also required the cards to be much more complex. These buses also often addressed speed issues by being "bigger" in terms of the size of the data path, moving from 8-bit <a href="https://en.wikipedia.org/wiki/Parallel_bus" class="mw-redirect" title="Parallel bus">parallel buses</a> in the first generation, to 16 or 32-bit in the second, as well as adding software setup (now standardised as <a href="https://en.wikipedia.org/wiki/Plug-n-play" class="mw-redirect" title="Plug-n-play">Plug-n-play</a>) to supplant or replace the jumpers.
</p><p>However, these newer systems shared one quality with their earlier cousins, in that everyone on the bus had to talk at the same speed. While the CPU was now isolated and could increase speed, CPUs and memory continued to increase in speed much faster than the buses they talked to. The result was that the bus speeds were now much slower than what a modern system needed, and the machines were left starved for data. A particularly common example of this problem was that <a href="https://en.wikipedia.org/wiki/Video_card" class="mw-redirect" title="Video card">video cards</a> quickly outran even the newer bus systems like <a href="https://en.wikipedia.org/wiki/PCI_Local_Bus" class="mw-redirect" title="PCI Local Bus">PCI</a>, and computers began to include <a href="https://en.wikipedia.org/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> just to drive the video card. By 2004 AGP was outgrown again by high-end video cards and other peripherals and has been replaced by the new <a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> bus.
</p><p>An increasing number of external devices started employing their own bus systems as well. When disk drives were first introduced, they would be added to the machine with a card plugged into the bus, which is why computers have so many slots on the bus. But through the 1980s and 1990s, new systems like <a href="https://en.wikipedia.org/wiki/SCSI" title="SCSI">SCSI</a> and <a href="https://en.wikipedia.org/wiki/Integrated_Drive_Electronics" class="mw-redirect" title="Integrated Drive Electronics">IDE</a> were introduced to serve this need, leaving most slots in modern systems empty. Today there are likely to be about five different buses in the typical machine, supporting various devices.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="Experience with contemporary PC architectures seems to focus on unification of different interconnect technologies (ex.: USB-3, DisplayPort, and Thunderbolt ports all carry (or can negotiate to carry) PCIe packets. (October 2020)">citation needed</span></a></i>&#93;</sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Third_generation">Third generation</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="https://en.wikipedia.org/wiki/Bus_network" title="Bus network">Bus network</a></div>
<p>"Third generation" buses have been emerging into the market since about 2001, including <a href="https://en.wikipedia.org/wiki/HyperTransport" title="HyperTransport">HyperTransport</a> and <a href="https://en.wikipedia.org/wiki/InfiniBand" title="InfiniBand">InfiniBand</a>. They also tend to be very flexible in terms of their physical connections, allowing them to be used both as internal buses, as well as connecting different machines together. This can lead to complex problems when trying to service different requests, so much of the work on these systems concerns software design, as opposed to the hardware itself. In general, these third generation buses tend to look more like a <a href="https://en.wikipedia.org/wiki/Computer_network" title="Computer network">network</a> than the original concept of a bus, with a higher protocol overhead needed than early systems, while also allowing multiple devices to use the bus at once.
</p><p>Buses such as <a href="https://en.wikipedia.org/wiki/Wishbone_(computer_bus)" title="Wishbone (computer bus)">Wishbone</a> have been developed by the <a href="https://en.wikipedia.org/wiki/Open_source_hardware" class="mw-redirect" title="Open source hardware">open source hardware</a> movement in an attempt to further remove legal and patent constraints from computer design.
</p><p>The <a href="https://en.wikipedia.org/wiki/Compute_Express_Link" title="Compute Express Link">Compute Express Link</a> (CXL) is an <a href="https://en.wikipedia.org/wiki/Open_standard" title="Open standard">open standard</a> <a href="https://en.wikipedia.org/wiki/Interconnect" class="mw-redirect" title="Interconnect">interconnect</a> for high-speed <a href="https://en.wikipedia.org/wiki/CPU" class="mw-redirect" title="CPU">CPU</a>-to-device and CPU-to-memory, designed to accelerate next-generation <a href="https://en.wikipedia.org/wiki/Data_center" title="Data center">data center</a> performance.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="Examples_of_internal_computer_buses">Examples of internal computer buses</h2></span></div>
<div class="mw-heading mw-heading3"><h3 id="Parallel">Parallel</h3></span></div>
<style data-mw-deduplicate="TemplateStyles:r1184024115">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}</style><div class="div-col" style="column-width: 30em;">
<ul><li><a href="https://en.wikipedia.org/wiki/Asus_Media_Bus" title="Asus Media Bus">Asus Media Bus</a> proprietary, used on some <a href="https://en.wikipedia.org/wiki/Asus" title="Asus">Asus</a> <a href="https://en.wikipedia.org/wiki/Socket_7" title="Socket 7">Socket 7</a> motherboards</li>
<li><a href="https://en.wikipedia.org/wiki/Computer_Automated_Measurement_and_Control" title="Computer Automated Measurement and Control">Computer Automated Measurement and Control</a> (CAMAC) for instrumentation systems</li>
<li><a href="https://en.wikipedia.org/wiki/Extended_ISA" class="mw-redirect" title="Extended ISA">Extended ISA</a> or EISA</li>
<li><a href="https://en.wikipedia.org/wiki/Industry_Standard_Architecture" title="Industry Standard Architecture">Industry Standard Architecture</a> or ISA</li>
<li><a href="https://en.wikipedia.org/wiki/Low_Pin_Count" title="Low Pin Count">Low Pin Count</a> or LPC</li>
<li><a href="https://en.wikipedia.org/wiki/MBus_(SPARC)" title="MBus (SPARC)">MBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/MicroChannel" class="mw-redirect" title="MicroChannel">MicroChannel</a> or MCA</li>
<li><a href="https://en.wikipedia.org/wiki/Multibus" title="Multibus">Multibus</a> for industrial systems</li>
<li><a href="https://en.wikipedia.org/wiki/NuBus" title="NuBus">NuBus</a> or IEEE 1196</li>
<li><a href="/w/index.php?title=OPTi_local_bus&amp;action=edit&amp;redlink=1" class="new" title="OPTi local bus (page does not exist)">OPTi local bus</a> used on early <a href="https://en.wikipedia.org/wiki/Intel_80486" class="mw-redirect" title="Intel 80486">Intel 80486</a> motherboards.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span class="cite-bracket">&#91;</span>26<span class="cite-bracket">&#93;</span></a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">Peripheral Component Interconnect</a> or Conventional PCI</li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_ATA" title="Parallel ATA">Parallel ATA</a> (also known as Advanced Technology Attachment, ATA, PATA, IDE, EIDE, ATAPI, etc.), <a href="https://en.wikipedia.org/wiki/Hard_disk_drive" title="Hard disk drive">Hard disk drive</a>, <a href="https://en.wikipedia.org/wiki/Optical_disk_drive" class="mw-redirect" title="Optical disk drive">optical disk drive</a>, <a href="https://en.wikipedia.org/wiki/Tape_drive" title="Tape drive">tape drive</a> peripheral attachment bus</li>
<li><a href="https://en.wikipedia.org/wiki/S-100_bus" title="S-100 bus">S-100 bus</a> or IEEE 696, used in the <a href="https://en.wikipedia.org/wiki/Altair_8800" title="Altair 8800">Altair 8800</a> and similar <a href="https://en.wikipedia.org/wiki/Microcomputer" title="Microcomputer">microcomputers</a></li>
<li><a href="https://en.wikipedia.org/wiki/SBus" title="SBus">SBus</a> or IEEE 1496</li>
<li><a href="https://en.wikipedia.org/wiki/SS-50_Bus" class="mw-redirect" title="SS-50 Bus">SS-50 Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Runway_bus" title="Runway bus">Runway bus</a>, a proprietary front side CPU bus developed by Hewlett-Packard for use by its PA-RISC microprocessor family</li>
<li><a href="https://en.wikipedia.org/wiki/GSC_bus" title="GSC bus">GSC/HSC</a>, a proprietary peripheral bus developed by Hewlett-Packard for use by its PA-RISC microprocessor family</li>
<li><a href="https://en.wikipedia.org/wiki/HP_Precision_Bus" title="HP Precision Bus">Precision Bus</a>, a proprietary bus developed by Hewlett-Packard for use by its HP3000 computer family</li>
<li><a href="https://en.wikipedia.org/wiki/STEbus" title="STEbus">STEbus</a></li>
<li><a href="https://en.wikipedia.org/wiki/STD_Bus" title="STD Bus">STD Bus</a> (for STD-80 [8-bit] and STD32 [16-/32-bit]), <a rel="nofollow" class="external text" href="http://www.controlled.com/std/faq.html">FAQ</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120227030406/http://www.controlled.com/std/faq.html">Archived</a> 2012-02-27 at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unibus" title="Unibus">Unibus</a>, a proprietary bus developed by <a href="https://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> for their <a href="https://en.wikipedia.org/wiki/PDP-11" title="PDP-11">PDP-11</a> and early <a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a> computers.</li>
<li><a href="https://en.wikipedia.org/wiki/Q-Bus" title="Q-Bus">Q-Bus</a>, a proprietary bus developed by <a href="https://en.wikipedia.org/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> for their <a href="https://en.wikipedia.org/wiki/Programmed_Data_Processor" title="Programmed Data Processor">PDP</a> and later <a href="https://en.wikipedia.org/wiki/VAX" title="VAX">VAX</a> computers.</li>
<li><a href="https://en.wikipedia.org/wiki/VESA_Local_Bus" title="VESA Local Bus">VESA Local Bus</a> or VLB or VL-bus</li>
<li><a href="https://en.wikipedia.org/wiki/VMEbus" title="VMEbus">VMEbus</a>, the VERSAmodule Eurocard bus</li>
<li><a href="https://en.wikipedia.org/wiki/PC/104" title="PC/104">PC/104</a></li>
<li><a href="https://en.wikipedia.org/wiki/PC/104#PC/104-Plus" title="PC/104">PC/104-Plus</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI-104" class="mw-redirect" title="PCI-104">PCI-104</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI/104-Express" title="PCI/104-Express">PCI/104-Express</a></li>
<li><a href="https://en.wikipedia.org/wiki/PC/104#PCI/104" title="PC/104">PCI/104</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zorro_II" class="mw-redirect" title="Zorro II">Zorro II</a> and <a href="https://en.wikipedia.org/wiki/Zorro_III" class="mw-redirect" title="Zorro III">Zorro III</a>, used in <a href="https://en.wikipedia.org/wiki/Amiga" title="Amiga">Amiga</a> computer systems</li></ul>
</div>
<div class="mw-heading mw-heading3"><h3 id="Serial">Serial</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1184024115"><div class="div-col" style="column-width: 30em;">
<ul><li><a href="https://en.wikipedia.org/wiki/1-Wire" title="1-Wire">1-Wire</a></li>
<li><a href="https://en.wikipedia.org/wiki/HyperTransport" title="HyperTransport">HyperTransport</a></li>
<li><a href="https://en.wikipedia.org/wiki/I%C2%B2C" title="I²C">I²C</a></li>
<li><a href="https://en.wikipedia.org/wiki/I3C_(bus)" title="I3C (bus)">I3C (bus)</a></li>
<li><a href="https://en.wikipedia.org/wiki/SLIMbus" title="SLIMbus">SLIMbus</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> or PCIe</li>
<li><a href="https://en.wikipedia.org/wiki/Serial_ATA" class="mw-redirect" title="Serial ATA">Serial ATA</a> (SATA), <a href="https://en.wikipedia.org/wiki/Hard_disk_drive" title="Hard disk drive">Hard disk drive</a>, <a href="https://en.wikipedia.org/wiki/Solid-state_drive" title="Solid-state drive">solid-state drive</a>, <a href="https://en.wikipedia.org/wiki/Optical_disc_drive" title="Optical disc drive">optical disc drive</a>, <a href="https://en.wikipedia.org/wiki/Tape_drive" title="Tape drive">tape drive</a> peripheral attachment bus</li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface">Serial Peripheral Interface</a> (SPI) bus</li>
<li><a href="https://en.wikipedia.org/wiki/UNI/O" title="UNI/O">UNI/O</a></li>
<li><a href="https://en.wikipedia.org/wiki/SMBus" class="mw-redirect" title="SMBus">SMBus</a></li></ul>
</div>
<div class="mw-heading mw-heading2"><h2 id="Examples_of_external_computer_buses">Examples of external computer buses</h2></span></div>
<div class="mw-heading mw-heading3"><h3 id="Parallel_2">Parallel</h3></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1184024115"><div class="div-col" style="column-width: 30em;">
<ul><li><a href="https://en.wikipedia.org/wiki/HIPPI" title="HIPPI">HIPPI</a> High Performance Parallel Interface</li>
<li><a href="https://en.wikipedia.org/wiki/IEEE-488" class="mw-redirect" title="IEEE-488">IEEE-488</a> (also known as GPIB, General-Purpose Interface Bus, and HPIB, Hewlett-Packard Instrumentation Bus)</li>
<li><a href="https://en.wikipedia.org/wiki/PC_Card" title="PC Card">PC Card</a>, previously known as <i>PCMCIA</i>, much used in laptop computers and other portables, but fading with the introduction of USB and built-in network and modem connections</li></ul>
</div>
<div class="mw-heading mw-heading3"><h3 id="Serial_2">Serial</h3></span></div>
<p>Many <a href="https://en.wikipedia.org/wiki/Field_bus" class="mw-redirect" title="Field bus">field buses</a> are serial data buses (not to be confused with the parallel "data bus" section of a <a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">system bus</a> or <a href="https://en.wikipedia.org/wiki/Expansion_card" title="Expansion card">expansion card</a>), several of which use the <a href="https://en.wikipedia.org/wiki/RS-485" title="RS-485">RS-485</a> electrical characteristics and then specify their own protocol and connector:
</p>
<ul><li><a href="https://en.wikipedia.org/wiki/CAN_bus" title="CAN bus">CAN bus</a> ("Controller Area Network")</li>
<li><a href="https://en.wikipedia.org/wiki/Modbus" title="Modbus">Modbus</a></li>
<li><a href="https://en.wikipedia.org/wiki/ARINC_429" title="ARINC 429">ARINC 429</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIL-STD-1553" title="MIL-STD-1553">MIL-STD-1553</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1355" title="IEEE 1355">IEEE 1355</a></li></ul>
<p>Other serial buses include:
</p>
<ul><li><a href="https://en.wikipedia.org/wiki/Camera_Link" title="Camera Link">Camera Link</a></li>
<li><a href="https://en.wikipedia.org/wiki/ESATA" class="mw-redirect" title="ESATA">eSATA</a></li>
<li><a href="https://en.wikipedia.org/wiki/ExpressCard" title="ExpressCard">ExpressCard</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1394_interface" class="mw-redirect" title="IEEE 1394 interface">IEEE 1394 interface</a> (FireWire)</li>
<li><a href="https://en.wikipedia.org/wiki/RS-232" title="RS-232">RS-232</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
<li><a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a></li></ul>
<div class="mw-heading mw-heading2"><h2 id="Examples_of_internal/external_computer_buses"><span id="Examples_of_internal.2Fexternal_computer_buses"></span>Examples of internal/external computer buses</h2></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1184024115"><div class="div-col" style="column-width: 30em;">
<ul><li><a href="https://en.wikipedia.org/wiki/Futurebus" title="Futurebus">Futurebus</a></li>
<li><a href="https://en.wikipedia.org/wiki/InfiniBand" title="InfiniBand">InfiniBand</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express_External_Cabling" class="mw-redirect" title="PCI Express External Cabling">PCI Express External Cabling</a></li>
<li><a href="https://en.wikipedia.org/wiki/QuickRing" title="QuickRing">QuickRing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Scalable_Coherent_Interface" title="Scalable Coherent Interface">Scalable Coherent Interface</a> (SCI)</li>
<li><a href="https://en.wikipedia.org/wiki/Small_Computer_System_Interface" class="mw-redirect" title="Small Computer System Interface">Small Computer System Interface</a> (SCSI), <a href="https://en.wikipedia.org/wiki/Hard_disk_drive" title="Hard disk drive">Hard disk drive</a> and <a href="https://en.wikipedia.org/wiki/Tape_drive" title="Tape drive">tape drive</a> peripheral attachment bus</li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Attached_SCSI" title="Serial Attached SCSI">Serial Attached SCSI</a> (SAS) and other <a href="https://en.wikipedia.org/wiki/Serial_SCSI_buses" class="mw-redirect" title="Serial SCSI buses">serial SCSI buses</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
<li>Yapbus, a proprietary bus developed for the <a href="https://en.wikipedia.org/wiki/Pixar_Image_Computer" title="Pixar Image Computer">Pixar Image Computer</a></li></ul>
</div>
<div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239009302">.mw-parser-output .portalbox{padding:0;margin:0.5em 0;display:table;box-sizing:border-box;max-width:175px;list-style:none}.mw-parser-output .portalborder{border:1px solid var(--border-color-base,#a2a9b1);padding:0.1em;background:var(--background-color-neutral-subtle,#f8f9fa)}.mw-parser-output .portalbox-entry{display:table-row;font-size:85%;line-height:110%;height:1.9em;font-style:italic;font-weight:bold}.mw-parser-output .portalbox-image{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portalbox-link{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}@media(min-width:720px){.mw-parser-output .portalleft{clear:left;float:left;margin:0.5em 1em 0.5em 0}.mw-parser-output .portalright{clear:right;float:right;margin:0.5em 0 0.5em 1em}}</style><ul role="navigation" aria-label="Portals" class="noprint portalbox portalborder portalright">
<li class="portalbox-entry"><span class="portalbox-image"><span class="noviewer" typeof="mw:File"><a href="https://en.wikipedia.org/wiki/File:Nuvola_apps_ksim.png" class="mw-file-description"><img alt="icon" src="https://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" decoding="async" width="28" height="28" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></span></span><span class="portalbox-link"><a href="https://en.wikipedia.org/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></span></li></ul>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1184024115"><div class="div-col" style="column-width: 20em;">
<ul><li><a href="https://en.wikipedia.org/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_contention" title="Bus contention">Bus contention</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_error" title="Bus error">Bus error</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_mastering" title="Bus mastering">Bus mastering</a></li>
<li><a href="https://en.wikipedia.org/wiki/Communication_endpoint" title="Communication endpoint">Communication endpoint</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_bus" title="Control bus">Control bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Crossbar_switch" title="Crossbar switch">Crossbar switch</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memory_address" title="Memory address">Memory address</a></li>
<li><a href="https://en.wikipedia.org/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a> (FSB)</li>
<li><a href="https://en.wikipedia.org/wiki/External_Bus_Interface" title="External Bus Interface">External Bus Interface</a> (EBI)</li>
<li><a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Master/slave_(technology)" class="mw-redirect" title="Master/slave (technology)">Master/slave (technology)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_chip" class="mw-redirect" title="Network on chip">Network on chip</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_device_bandwidths" class="mw-redirect" title="List of device bandwidths">List of device bandwidths</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_network_buses" title="List of network buses">List of network buses</a></li>
<li><a href="https://en.wikipedia.org/wiki/Software_bus" title="Software bus">Software bus</a></li></ul>
</div>
<div class="mw-heading mw-heading2"><h2 id="References">References</h2></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239543626">.mw-parser-output .reflist{margin-bottom:0.5em;list-style-type:decimal}@media screen{.mw-parser-output .reflist{font-size:90%}}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("https://upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("https://upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("https://upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("https://upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite id="CITEREFClifton1986" class="citation book cs1">Clifton, Carl (1986-09-19). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=YVi8HVN-APwC&amp;q=computer+buss+-sam&amp;pg=PA27"><i>What Every Engineer Should Know about Data Communications</i></a>. CRC Press. p.&#160;27. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/9780824775667" title="Special:BookSources/9780824775667"><bdi>9780824775667</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180117151300/https://books.google.com/books?id=YVi8HVN-APwC&amp;lpg=PA27&amp;dq=computer%20buss%20-sam&amp;pg=PA27#v=onepage&amp;q=computer%20buss%20-sam&amp;f=false">Archived</a> from the original on 2018-01-17. <q>The internal computer bus is a parallel transmission scheme; within the computer....</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=What+Every+Engineer+Should+Know+about+Data+Communications&amp;rft.pages=27&amp;rft.pub=CRC+Press&amp;rft.date=1986-09-19&amp;rft.isbn=9780824775667&amp;rft.aulast=Clifton&amp;rft.aufirst=Carl&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DYVi8HVN-APwC%26q%3Dcomputer%2Bbuss%2B-sam%26pg%3DPA27&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-Hollingdale_1958-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-Hollingdale_1958_2-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFHollingdale1958" class="citation conference cs1">Hollingdale, Stuart H. (1958-09-19). <a rel="nofollow" class="external text" href="https://www.chilton-computing.org.uk/acl/literature/othermanuals/nottingham/p014.htm"><i>Session 14. Data Processing</i></a>. Applications of Computers, University of Nottingham 15–19 September 1958.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Session+14.+Data+Processing&amp;rft.date=1958-09-19&amp;rft.aulast=Hollingdale&amp;rft.aufirst=Stuart+H.&amp;rft_id=https%3A%2F%2Fwww.chilton-computing.org.uk%2Facl%2Fliterature%2Fothermanuals%2Fnottingham%2Fp014.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.pcmag.com/encyclopedia/term/39054/bus">"bus Definition from PC Magazine Encyclopedia"</a>. pcmag.com. 2014-05-29. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150207204630/http://www.pcmag.com/encyclopedia/term/39054/bus">Archived</a> from the original on 2015-02-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-06-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=bus+Definition+from+PC+Magazine+Encyclopedia&amp;rft.pub=pcmag.com&amp;rft.date=2014-05-29&amp;rft_id=https%3A%2F%2Fwww.pcmag.com%2Fencyclopedia%2Fterm%2F39054%2Fbus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=aUCgNOpyUbgC&amp;dq=parallel++serial++serdes+moore%27s+law&amp;pg=PA275"><i>The Boundary — Scan Handbook</i></a>. Springer. 2003-06-30. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-4020-7496-7" title="Special:BookSources/978-1-4020-7496-7"><bdi>978-1-4020-7496-7</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Boundary+%E2%80%94+Scan+Handbook&amp;rft.pub=Springer&amp;rft.date=2003-06-30&amp;rft.isbn=978-1-4020-7496-7&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DaUCgNOpyUbgC%26dq%3Dparallel%2B%2Bserial%2B%2Bserdes%2Bmoore%2527s%2Blaw%26pg%3DPA275&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-ASSC_2003-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-ASSC_2003_5-0">^</a></b></span> <span class="reference-text">Avionic Systems Standardisation Committee, <i>Guide to Digital Interface Standards For Military Avionic Applications</i>, ASSC/110/6/2, Issue 2, September 2003</span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=M_TKDwAAQBAJ&amp;dq=pcie+rate&amp;pg=PA155"><i>IBM z15 (8561) Technical Guide</i></a>. IBM Redbooks. 2022-07-13. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-7384-5812-0" title="Special:BookSources/978-0-7384-5812-0"><bdi>978-0-7384-5812-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=IBM+z15+%288561%29+Technical+Guide&amp;rft.pub=IBM+Redbooks&amp;rft.date=2022-07-13&amp;rft.isbn=978-0-7384-5812-0&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DM_TKDwAAQBAJ%26dq%3Dpcie%2Brate%26pg%3DPA155&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=hDwDEAAAQBAJ&amp;dq=bus+width&amp;pg=PA54"><i>Foundations of Computer Technology</i></a>. CRC Press. 2020-10-25. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-000-11716-5" title="Special:BookSources/978-1-000-11716-5"><bdi>978-1-000-11716-5</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Foundations+of+Computer+Technology&amp;rft.pub=CRC+Press&amp;rft.date=2020-10-25&amp;rft.isbn=978-1-000-11716-5&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DhDwDEAAAQBAJ%26dq%3Dbus%2Bwidth%26pg%3DPA54&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBeales2006" class="citation book cs1">Beales, R. P. (2006-08-11). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=j0wsBgAAQBAJ&amp;dq=computer+bus+frequency&amp;pg=PA39"><i>PC Systems, Installation and Maintenance</i></a>. Routledge. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-136-37442-5" title="Special:BookSources/978-1-136-37442-5"><bdi>978-1-136-37442-5</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=PC+Systems%2C+Installation+and+Maintenance&amp;rft.pub=Routledge&amp;rft.date=2006-08-11&amp;rft.isbn=978-1-136-37442-5&amp;rft.aulast=Beales&amp;rft.aufirst=R.+P.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3Dj0wsBgAAQBAJ%26dq%3Dcomputer%2Bbus%2Bfrequency%26pg%3DPA39&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://computer.howstuffworks.com/motherboard4.htm#:~:text=Bus%20speed%20usually%20refers%20to,dramatically%20affect%20a%20computer%27s%20performance">"How Motherboards Work"</a>. 2005-07-20.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+Motherboards+Work&amp;rft.date=2005-07-20&amp;rft_id=https%3A%2F%2Fcomputer.howstuffworks.com%2Fmotherboard4.htm%23%3A~%3Atext%3DBus%2520speed%2520usually%2520refers%2520to%2Cdramatically%2520affect%2520a%2520computer%2527s%2520performance&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBuchanan2000" class="citation book cs1">Buchanan, Bill (2000-04-25). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=6FnMBQAAQBAJ&amp;q=Data+rate&amp;pg=PA92"><i>Computer Busses</i></a>. CRC Press. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-4200-4168-2" title="Special:BookSources/978-1-4200-4168-2"><bdi>978-1-4200-4168-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Busses&amp;rft.pub=CRC+Press&amp;rft.date=2000-04-25&amp;rft.isbn=978-1-4200-4168-2&amp;rft.aulast=Buchanan&amp;rft.aufirst=Bill&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D6FnMBQAAQBAJ%26q%3DData%2Brate%26pg%3DPA92&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFOklobdzija2019" class="citation book cs1">Oklobdzija, Vojin G. (2019-07-05). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=vpnJDwAAQBAJ&amp;q=Width"><i>The Computer Engineering Handbook</i></a>. CRC Press. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-4398-3316-2" title="Special:BookSources/978-1-4398-3316-2"><bdi>978-1-4398-3316-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Computer+Engineering+Handbook&amp;rft.pub=CRC+Press&amp;rft.date=2019-07-05&amp;rft.isbn=978-1-4398-3316-2&amp;rft.aulast=Oklobdzija&amp;rft.aufirst=Vojin+G.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DvpnJDwAAQBAJ%26q%3DWidth&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://www.theregister.com/2022/01/12/final_pcie_60_specs_released/">https://www.theregister.com/2022/01/12/final_pcie_60_specs_released/</a></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/21335/full-draft-of-pcie-70-spec-available-512-gbs-over-pcie-x16-incoming">"PCIe 7.0 Draft 0.5 Spec Available: 512 GB/S over PCIe x16 on Track for 2025"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PCIe+7.0+Draft+0.5+Spec+Available%3A+512+GB%2FS+over+PCIe+x16+on+Track+for+2025&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F21335%2Ffull-draft-of-pcie-70-spec-available-512-gbs-over-pcie-x16-incoming&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2022/01/pci-express-6-0-spec-is-finalized-doubling-bandwidth-for-ssds-gpus-and-more/">"PCIe 5.0 is just beginning to come to new PCS, but version 6.0 is already here"</a>. 2022-01-12.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PCIe+5.0+is+just+beginning+to+come+to+new+PCS%2C+but+version+6.0+is+already+here&amp;rft.date=2022-01-12&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2022%2F01%2Fpci-express-6-0-spec-is-finalized-doubling-bandwidth-for-ssds-gpus-and-more%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.xda-developers.com/pcie-6/">"PCIe 6.0: Everything you need to know about the upcoming standard"</a>. 2024-06-30.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PCIe+6.0%3A+Everything+you+need+to+know+about+the+upcoming+standard&amp;rft.date=2024-06-30&amp;rft_id=https%3A%2F%2Fwww.xda-developers.com%2Fpcie-6%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://semiengineering.com/knowledge_centers/communications-io/off-chip-communications/pam-4-signaling/">"PAM-4 Signaling"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PAM-4+Signaling&amp;rft_id=https%3A%2F%2Fsemiengineering.com%2Fknowledge_centers%2Fcommunications-io%2Foff-chip-communications%2Fpam-4-signaling%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=M_TKDwAAQBAJ&amp;dq=pcie+rate&amp;pg=PA155"><i>IBM z15 (8561) Technical Guide</i></a>. IBM Redbooks. 2022-07-13. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-7384-5812-0" title="Special:BookSources/978-0-7384-5812-0"><bdi>978-0-7384-5812-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=IBM+z15+%288561%29+Technical+Guide&amp;rft.pub=IBM+Redbooks&amp;rft.date=2022-07-13&amp;rft.isbn=978-0-7384-5812-0&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DM_TKDwAAQBAJ%26dq%3Dpcie%2Brate%26pg%3DPA155&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=eV1_LjW3pTkC&amp;dq=agp+2133&amp;pg=PA304"><i>Upgrading and Repairing PCS</i></a>. Que. 2003. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-7897-2745-9" title="Special:BookSources/978-0-7897-2745-9"><bdi>978-0-7897-2745-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Upgrading+and+Repairing+PCS&amp;rft.pub=Que&amp;rft.date=2003&amp;rft.isbn=978-0-7897-2745-9&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DeV1_LjW3pTkC%26dq%3Dagp%2B2133%26pg%3DPA304&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/21335/full-draft-of-pcie-70-spec-available-512-gbs-over-pcie-x16-incoming">"PCIe 7.0 Draft 0.5 Spec Available: 512 GB/S over PCIe x16 on Track for 2025"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PCIe+7.0+Draft+0.5+Spec+Available%3A+512+GB%2FS+over+PCIe+x16+on+Track+for+2025&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F21335%2Ffull-draft-of-pcie-70-spec-available-512-gbs-over-pcie-x16-incoming&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-typewriter-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-typewriter_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-typewriter_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">
Don Lancaster.
<a rel="nofollow" class="external text" href="https://www.tinaja.com/ebooks/tvtcb.pdf">"TV Typewriter Cookbook"</a>. (<a href="https://en.wikipedia.org/wiki/TV_Typewriter" title="TV Typewriter">TV Typewriter</a>).
Section "Bus Organization".
p. 82.</span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFMcCannThorne2000" class="citation book cs1">McCann, Doug; Thorne, Peter (2000). <a rel="nofollow" class="external text" href="https://cis.unimelb.edu.au/about/csirac/last-of-the-first"><i>The Last of The First, CSIRAC: Australias First Computer</i></a>. University of Melbourne Computing Science. pp.&#160;8–11, 13, 91. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-7340-2024-4" title="Special:BookSources/0-7340-2024-4"><bdi>0-7340-2024-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Last+of+The+First%2C+CSIRAC%3A+Australias+First+Computer&amp;rft.pages=8-11%2C+13%2C+91&amp;rft.pub=University+of+Melbourne+Computing+Science&amp;rft.date=2000&amp;rft.isbn=0-7340-2024-4&amp;rft.aulast=McCann&amp;rft.aufirst=Doug&amp;rft.au=Thorne%2C+Peter&amp;rft_id=https%3A%2F%2Fcis.unimelb.edu.au%2Fabout%2Fcsirac%2Flast-of-the-first&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFLinda_NullJulia_Lobur2006" class="citation book cs1">Linda Null; Julia Lobur (2006). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=QGPHAl9GE-IC&amp;pg=PA33"><i>The essentials of computer organization and architecture</i></a> (2nd&#160;ed.). Jones &amp; Bartlett Learning. pp.&#160;33, 179–181. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-7637-3769-6" title="Special:BookSources/978-0-7637-3769-6"><bdi>978-0-7637-3769-6</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180117151308/https://books.google.com/books?id=QGPHAl9GE-IC&amp;pg=PA33">Archived</a> from the original on 2018-01-17.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+essentials+of+computer+organization+and+architecture&amp;rft.pages=33%2C+179-181&amp;rft.edition=2nd&amp;rft.pub=Jones+%26+Bartlett+Learning&amp;rft.date=2006&amp;rft.isbn=978-0-7637-3769-6&amp;rft.au=Linda+Null&amp;rft.au=Julia+Lobur&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DQGPHAl9GE-IC%26pg%3DPA33&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFC._Gordon_BellR._CadyH._McFarlandB._Delagi1970" class="citation conference cs1">C. Gordon Bell; R. Cady; H. McFarland; B. Delagi; J. O'Laughlin; R. Noonan; W. Wulf (1970). <a rel="nofollow" class="external text" href="http://research.microsoft.com/en-us/um/people/gbell/CGB%20Files/New%20Architecture%20PDP11%20SJCC%201970%20c.pdf"><i>A New Architecture for Mini-Computers—The DEC PDP-11</i></a> <span class="cs1-format">(PDF)</span>. Spring Joint Computer Conference. pp.&#160;657–675. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111127001221/http://research.microsoft.com/en-us/um/people/gbell/CGB%20Files/New%20Architecture%20PDP11%20SJCC%201970%20c.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2011-11-27.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=A+New+Architecture+for+Mini-Computers%E2%80%94The+DEC+PDP-11&amp;rft.pages=657-675&amp;rft.date=1970&amp;rft.au=C.+Gordon+Bell&amp;rft.au=R.+Cady&amp;rft.au=H.+McFarland&amp;rft.au=B.+Delagi&amp;rft.au=J.+O%27Laughlin&amp;rft.au=R.+Noonan&amp;rft.au=W.+Wulf&amp;rft_id=http%3A%2F%2Fresearch.microsoft.com%2Fen-us%2Fum%2Fpeople%2Fgbell%2FCGB%2520Files%2FNew%2520Architecture%2520PDP11%2520SJCC%25201970%2520c.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-bray-aug-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-bray-aug_24-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite id="CITEREFBrayDickens,_Adrian_C.Holmes,_Mark_A.1983" class="citation book cs1">Bray, Andrew C.; Dickens, Adrian C.; Holmes, Mark A. (1983). "28. The One Megahertz bus". <a rel="nofollow" class="external text" href="https://web.archive.org/web/20060114042612/http://www.nvg.org/bbc/doc/BBCAdvancedUserGuide-PDF.zip"><i>The Advanced User Guide for the BBC Microcomputer</i></a>. Cambridge, UK: Cambridge Microcomputer Centre. pp.&#160;442–443. <a href="https://en.wikipedia.org/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/0-946827-00-1" title="Special:BookSources/0-946827-00-1"><bdi>0-946827-00-1</bdi></a>. Archived from <a rel="nofollow" class="external text" href="http://www.nvg.org/bbc/doc/BBCAdvancedUserGuide-PDF.zip">the original</a> <span class="cs1-format">(zipped PDF)</span> on 2006-01-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-03-28</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=28.+The+One+Megahertz+bus&amp;rft.btitle=The+Advanced+User+Guide+for+the+BBC+Microcomputer&amp;rft.place=Cambridge%2C+UK&amp;rft.pages=442-443&amp;rft.pub=Cambridge+Microcomputer+Centre&amp;rft.date=1983&amp;rft.isbn=0-946827-00-1&amp;rft.aulast=Bray&amp;rft.aufirst=Andrew+C.&amp;rft.au=Dickens%2C+Adrian+C.&amp;rft.au=Holmes%2C+Mark+A.&amp;rft_id=http%3A%2F%2Fwww.nvg.org%2Fbbc%2Fdoc%2FBBCAdvancedUserGuide-PDF.zip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computeexpresslink.org/about-cxl">"ABOUT CXL"</a>. <i>Compute Express Link</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Compute+Express+Link&amp;rft.atitle=ABOUT+CXL&amp;rft_id=https%3A%2F%2Fwww.computeexpresslink.org%2Fabout-cxl&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ancientelectronics.wordpress.com/tag/opti-local-bus/">"Odds &amp; Ends: Opti Local Bus, Aria sound cards"</a>. 2015-07-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-02-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Odds+%26+Ends%3A+Opti+Local+Bus%2C+Aria+sound+cards&amp;rft.date=2015-07-21&amp;rft_id=https%3A%2F%2Fancientelectronics.wordpress.com%2Ftag%2Fopti-local-bus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ABus+%28computing%29" class="Z3988"></span></span>
</li>
</ol></div></div>
<div class="mw-heading mw-heading2"><h2 id="External_links">External links</h2></span></div>
<ul><li><a rel="nofollow" class="external text" href="http://pinouts.ru/pin_Slots.shtml">Computer hardware buses and slots pinouts with brief descriptions</a></li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="Technical_and_de_facto_standards_for_wired_computer_buses" style="padding:3px"><table class="nowraplinks mw-collapsible mw-collapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Computer_bus" title="Template:Computer bus"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Computer_bus" title="Template talk:Computer bus"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="https://en.wikipedia.org/wiki/Special:EditPage/Template:Computer_bus" title="Special:EditPage/Template:Computer bus"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Technical_and_de_facto_standards_for_wired_computer_buses" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/Technical_standard" title="Technical standard">Technical</a> and <a href="https://en.wikipedia.org/wiki/De_facto_standard" title="De facto standard"><i>de facto</i> standards</a> for <a href="https://en.wikipedia.org/wiki/Wired_communication" title="Wired communication">wired</a> <a class="mw-selflink selflink">computer buses</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">General</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">System bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">Daisy chain</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_bus" title="Control bus">Control bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Address_bus" class="mw-redirect" title="Address bus">Address bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_contention" title="Bus contention">Bus contention</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_mastering" title="Bus mastering">Bus mastering</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a></li>
<li><a href="https://en.wikipedia.org/wiki/Plug_and_play" title="Plug and play">Plug and play</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_interface_bit_rates#Computer_buses" title="List of interface bit rates">List of bus bandwidths</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Standards</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/SS-50_bus" title="SS-50 bus">SS-50 bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/S-100_bus" title="S-100 bus">S-100 bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multibus" title="Multibus">Multibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unibus" title="Unibus">Unibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/VAXBI_bus" title="VAXBI bus">VAXBI</a></li>
<li><a href="https://en.wikipedia.org/wiki/MBus_(SPARC)" title="MBus (SPARC)">MBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/STD_Bus" title="STD Bus">STD Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Management_Bus" title="System Management Bus">SMBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Q-Bus" title="Q-Bus">Q-Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Europe_Card_Bus" title="Europe Card Bus">Europe Card Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Industry_Standard_Architecture" title="Industry Standard Architecture">ISA</a></li>
<li><a href="https://en.wikipedia.org/wiki/STEbus" title="STEbus">STEbus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Amiga_Zorro_II" title="Amiga Zorro II">Zorro II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Amiga_Zorro_III" title="Amiga Zorro III">Zorro III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_Automated_Measurement_and_Control" title="Computer Automated Measurement and Control">CAMAC</a></li>
<li><a href="https://en.wikipedia.org/wiki/FASTBUS" title="FASTBUS">FASTBUS</a></li>
<li><a href="https://en.wikipedia.org/wiki/Low_Pin_Count" title="Low Pin Count">LPC</a></li>
<li><a href="https://en.wikipedia.org/wiki/HP_Precision_Bus" title="HP Precision Bus">HP Precision Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a></li>
<li><a href="https://en.wikipedia.org/wiki/VMEbus" title="VMEbus">VME</a></li>
<li><a href="https://en.wikipedia.org/wiki/VME_eXtensions_for_Instrumentation" title="VME eXtensions for Instrumentation">VXI</a></li>
<li><a href="https://en.wikipedia.org/wiki/VXS" title="VXS">VXS</a></li>
<li><a href="https://en.wikipedia.org/wiki/VPX" title="VPX">VPX</a></li>
<li><a href="https://en.wikipedia.org/wiki/NuBus" title="NuBus">NuBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/TURBOchannel" title="TURBOchannel">TURBOchannel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a></li>
<li><a href="https://en.wikipedia.org/wiki/SBus" title="SBus">SBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/VESA_Local_Bus" title="VESA Local Bus">VLB</a></li>
<li><a href="https://en.wikipedia.org/wiki/GSC_bus" title="GSC bus">HP GSC bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/InfiniBand" title="InfiniBand">InfiniBand</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ultra_Port_Architecture" title="Ultra Port Architecture">UPA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">PCI</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI-X" title="PCI-X">PCI Extended (PCI-X)</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_eXtensions_for_Instrumentation" title="PCI eXtensions for Instrumentation">PXI</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express (PCIe)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Compute_Express_Link" title="Compute Express Link">Compute Express Link (CXL)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">Direct Media Interface (DMI)</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidIO" title="RapidIO">RapidIO</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">Intel QuickPath Interconnect</a></li>
<li><a href="https://en.wikipedia.org/wiki/NVLink" title="NVLink">NVLink</a></li>
<li><a href="https://en.wikipedia.org/wiki/HyperTransport" title="HyperTransport">HyperTransport</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Infinity_Fabric" class="mw-redirect" title="Infinity Fabric">Infinity Fabric</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Ultra_Path_Interconnect" title="Intel Ultra Path Interconnect">Intel Ultra Path Interconnect</a></li>
<li><a href="https://en.wikipedia.org/wiki/Coherent_Accelerator_Processor_Interface" title="Coherent Accelerator Processor Interface">Coherent Accelerator Processor Interface (CAPI)</a></li>
<li><a href="https://en.wikipedia.org/wiki/SpaceWire" title="SpaceWire">SpaceWire</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Storage</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/ST506/ST412" title="ST506/ST412">ST-506</a></li>
<li><a href="https://en.wikipedia.org/wiki/Enhanced_Small_Disk_Interface" title="Enhanced Small Disk Interface">ESDI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intelligent_Peripheral_Interface" title="Intelligent Peripheral Interface">IPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Storage_Module_Device" title="Storage Module Device">SMD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_ATA" title="Parallel ATA">Parallel ATA (PATA)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_and_Tag" title="Bus and Tag">Bus and Tag</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_Storage_Systems_Interconnect" title="Digital Storage Systems Interconnect">DSSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/HIPPI" title="HIPPI">HIPPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/SATA" title="SATA">Serial ATA (SATA)</a></li>
<li><a href="https://en.wikipedia.org/wiki/SCSI" title="SCSI">SCSI</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Attached_SCSI" title="Serial Attached SCSI">SAS</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/ESCON" title="ESCON">ESCON</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fibre_Channel" title="Fibre Channel">Fibre Channel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Storage_Architecture" title="Serial Storage Architecture">SSA</a></li>
<li><a href="https://en.wikipedia.org/wiki/SATA_Express" title="SATA Express">SATAe</a></li>
<li>PCI Express (via <a href="https://en.wikipedia.org/wiki/Advanced_Host_Controller_Interface" title="Advanced Host Controller Interface">AHCI</a> or <a href="https://en.wikipedia.org/wiki/NVM_Express" title="NVM Express">NVMe</a> logical device interface)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Peripheral</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Apple_Desktop_Bus" title="Apple Desktop Bus">Apple Desktop Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atari_SIO" title="Atari SIO">Atari SIO</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_Control_Bus" title="Digital Control Bus">DCB</a></li>
<li><a href="https://en.wikipedia.org/wiki/Commodore_bus" title="Commodore bus">Commodore bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/HP-IL" title="HP-IL">HP-IL</a></li>
<li><a href="https://en.wikipedia.org/wiki/HIL_bus" title="HIL bus">HIL</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIDI" title="MIDI">MIDI</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-232" title="RS-232">RS-232</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-422" title="RS-422">RS-422</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-423" title="RS-423">RS-423</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-485" title="RS-485">RS-485</a></li>
<li><a href="https://en.wikipedia.org/wiki/Lightning_(connector)" title="Lightning (connector)">Lightning</a></li>
<li><a href="https://en.wikipedia.org/wiki/DMX512#DMX512-A" title="DMX512">DMX512-A</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE-488" class="mw-redirect" title="IEEE-488">IEEE-488 (GPIB)</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1284" title="IEEE 1284">IEEE-1284 (parallel port)</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1394" title="IEEE 1394">IEEE-1394 (FireWire)</a></li>
<li><a href="https://en.wikipedia.org/wiki/UNI/O" title="UNI/O">UNI/O</a></li>
<li><a href="https://en.wikipedia.org/wiki/1-Wire" title="1-Wire">1-Wire</a></li>
<li><a href="https://en.wikipedia.org/wiki/I%C2%B2C" title="I²C">I²C</a> (<a href="https://en.wikipedia.org/wiki/ACCESS.bus" title="ACCESS.bus">ACCESS.bus</a>, <a href="https://en.wikipedia.org/wiki/Power_Management_Bus" title="Power Management Bus">PMBus</a>, <a href="https://en.wikipedia.org/wiki/System_Management_Bus" title="System Management Bus">SMBus</a>)</li>
<li><a href="https://en.wikipedia.org/wiki/I3C_(bus)" title="I3C (bus)">I3C</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface">SPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEC_61030" title="IEC 61030">D²B</a></li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel SCSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Profibus" title="Profibus">Profibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a></li>
<li><a href="https://en.wikipedia.org/wiki/Camera_Link" title="Camera Link">Camera Link</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express#PCI_Express_External_Cabling" title="PCI Express">External PCIe</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Audio</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/ADAT_Lightpipe" title="ADAT Lightpipe">ADAT Lightpipe</a></li>
<li><a href="https://en.wikipedia.org/wiki/AES3" title="AES3">AES3</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_High_Definition_Audio" title="Intel High Definition Audio">Intel HD Audio</a></li>
<li><a href="https://en.wikipedia.org/wiki/I%C2%B2S" title="I²S">I²S</a></li>
<li><a href="https://en.wikipedia.org/wiki/MADI" title="MADI">MADI</a></li>
<li><a href="https://en.wikipedia.org/wiki/McASP" title="McASP">McASP</a></li>
<li><a href="https://en.wikipedia.org/wiki/S/PDIF" title="S/PDIF">S/PDIF</a></li>
<li><a href="https://en.wikipedia.org/wiki/TOSLINK" title="TOSLINK">TOSLINK</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Portable</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/PC_Card" title="PC Card">PC Card</a></li>
<li><a href="https://en.wikipedia.org/wiki/ExpressCard" title="ExpressCard">ExpressCard</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Embedded</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Multidrop_bus" title="Multidrop bus">Multidrop bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/CoreConnect" title="CoreConnect">CoreConnect</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture" title="Advanced Microcontroller Bus Architecture">AMBA</a> (<a href="https://en.wikipedia.org/wiki/Advanced_eXtensible_Interface" title="Advanced eXtensible Interface">AXI</a>)</li>
<li><a href="https://en.wikipedia.org/wiki/Wishbone_(computer_bus)" title="Wishbone (computer bus)">Wishbone</a></li>
<li><a href="https://en.wikipedia.org/wiki/SLIMbus" title="SLIMbus">SLIMbus</a></li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2"><div><small>Interfaces are listed by their speed in the (roughly) ascending order, so the interface at the end of each section should be the fastest.</small><br /><span class="noviewer" typeof="mw:File"><span title="Category"><img alt="" src="https://upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/16px-Symbol_category_class.svg.png" decoding="async" width="16" height="16" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/23px-Symbol_category_class.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/9/96/Symbol_category_class.svg/31px-Symbol_category_class.svg.png 2x" data-file-width="180" data-file-height="185" /></span></span> <a href="https://en.wikipedia.org/wiki/Category:Computer_buses" title="Category:Computer buses">Category</a></div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235"><style data-mw-deduplicate="TemplateStyles:r1038841319">.mw-parser-output .tooltip-dotted{border-bottom:1px dotted;cursor:help}</style><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1038841319"></div><div role="navigation" class="navbox authority-control" aria-label="Navbox" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="https://en.wikipedia.org/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a>: National <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q178048#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"><ul><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="Bus"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4122982-4">Germany</a></span></span></li><li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="microcomputers--buses"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh85084805">United States</a></span></span></li><li><span class="uid"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb119666575">France</a></span></li><li><span class="uid"><a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb119666575">BnF data</a></span></li><li><span class="uid"><a rel="nofollow" class="external text" href="http://olduli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007531512605171">Israel</a></span></li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw‐web.codfw.main‐6c5c9b5484‐b9qrn
Cached time: 20240922001354
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 0.619 seconds
Real time usage: 0.764 seconds
Preprocessor visited node count: 3146/1000000
Post‐expand include size: 91341/2097152 bytes
Template argument size: 3840/2097152 bytes
Highest expansion depth: 12/100
Expensive parser function count: 10/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 104290/5000000 bytes
Lua time usage: 0.382/10.000 seconds
Lua memory usage: 6814832/52428800 bytes
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  644.257      1 -total
 32.75%  211.012      1 Template:Reflist
 20.77%  133.800     12 Template:Cite_book
 15.05%   96.936      1 Template:Computer-bus
 14.50%   93.447      1 Template:Navbox
 11.94%   76.950      1 Template:Short_description
  9.96%   64.196      3 Template:Unreferenced_section
  9.43%   60.740      3 Template:Unreferenced
  8.86%   57.110      3 Template:Ambox
  6.79%   43.766      1 Template:Authority_control
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:6631-0!canonical and timestamp 20240922001354 and revision id 1246475832. Rendering was triggered because: page-view
 -->
</div>