{"vcs1":{"timestamp_begin":1747581885.665174907, "rt":11.62, "ut":11.72, "st":0.32}}
{"vcselab":{"timestamp_begin":1747581897.337195408, "rt":0.28, "ut":0.22, "st":0.04}}
{"link":{"timestamp_begin":1747581897.664060286, "rt":0.74, "ut":0.58, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747581885.123740257}
{"VCS_COMP_START_TIME": 1747581885.123740257}
{"VCS_COMP_END_TIME": 1747581905.703994263}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/dual_mem.v ../rtl/mem_dec.v ../rtl/ram_4096.v ../rtl/ram_chip.sv ../rtl/ram_if.sv ../rtl/ram_soc.sv +incdir+../tb +incdir+../test +incdir+../wr_agt_top +incdir+../rd_agt_top ../test/ram_test_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 2863979}}
{"stitch_vcselab": {"peak_mem": 2864220}}
