{
  "module_name": "adi-axi-adc.c",
  "hash_id": "4d2a3194727142acf89b23015367514c9a557ff68c851a0f90c930bb911b7140",
  "original_prompt": "Ingested from linux-6.6.14/drivers/iio/adc/adi-axi-adc.c",
  "human_readable_source": "\n \n\n#include <linux/bitfield.h>\n#include <linux/clk.h>\n#include <linux/io.h>\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/property.h>\n#include <linux/slab.h>\n\n#include <linux/iio/iio.h>\n#include <linux/iio/sysfs.h>\n#include <linux/iio/buffer.h>\n#include <linux/iio/buffer-dmaengine.h>\n\n#include <linux/fpga/adi-axi-common.h>\n#include <linux/iio/adc/adi-axi-adc.h>\n\n \n\n \n\n#define ADI_AXI_REG_RSTN\t\t\t0x0040\n#define   ADI_AXI_REG_RSTN_CE_N\t\t\tBIT(2)\n#define   ADI_AXI_REG_RSTN_MMCM_RSTN\t\tBIT(1)\n#define   ADI_AXI_REG_RSTN_RSTN\t\t\tBIT(0)\n\n \n\n#define ADI_AXI_REG_CHAN_CTRL(c)\t\t(0x0400 + (c) * 0x40)\n#define   ADI_AXI_REG_CHAN_CTRL_LB_OWR\t\tBIT(11)\n#define   ADI_AXI_REG_CHAN_CTRL_PN_SEL_OWR\tBIT(10)\n#define   ADI_AXI_REG_CHAN_CTRL_IQCOR_EN\tBIT(9)\n#define   ADI_AXI_REG_CHAN_CTRL_DCFILT_EN\tBIT(8)\n#define   ADI_AXI_REG_CHAN_CTRL_FMT_SIGNEXT\tBIT(6)\n#define   ADI_AXI_REG_CHAN_CTRL_FMT_TYPE\tBIT(5)\n#define   ADI_AXI_REG_CHAN_CTRL_FMT_EN\t\tBIT(4)\n#define   ADI_AXI_REG_CHAN_CTRL_PN_TYPE_OWR\tBIT(1)\n#define   ADI_AXI_REG_CHAN_CTRL_ENABLE\t\tBIT(0)\n\n#define ADI_AXI_REG_CHAN_CTRL_DEFAULTS\t\t\\\n\t(ADI_AXI_REG_CHAN_CTRL_FMT_SIGNEXT |\t\\\n\t ADI_AXI_REG_CHAN_CTRL_FMT_EN |\t\t\\\n\t ADI_AXI_REG_CHAN_CTRL_ENABLE)\n\nstruct adi_axi_adc_core_info {\n\tunsigned int\t\t\t\tversion;\n};\n\nstruct adi_axi_adc_state {\n\tstruct mutex\t\t\t\tlock;\n\n\tstruct adi_axi_adc_client\t\t*client;\n\tvoid __iomem\t\t\t\t*regs;\n};\n\nstruct adi_axi_adc_client {\n\tstruct list_head\t\t\tentry;\n\tstruct adi_axi_adc_conv\t\t\tconv;\n\tstruct adi_axi_adc_state\t\t*state;\n\tstruct device\t\t\t\t*dev;\n\tconst struct adi_axi_adc_core_info\t*info;\n};\n\nstatic LIST_HEAD(registered_clients);\nstatic DEFINE_MUTEX(registered_clients_lock);\n\nstatic struct adi_axi_adc_client *conv_to_client(struct adi_axi_adc_conv *conv)\n{\n\treturn container_of(conv, struct adi_axi_adc_client, conv);\n}\n\nvoid *adi_axi_adc_conv_priv(struct adi_axi_adc_conv *conv)\n{\n\tstruct adi_axi_adc_client *cl = conv_to_client(conv);\n\n\treturn (char *)cl + ALIGN(sizeof(struct adi_axi_adc_client),\n\t\t\t\t  IIO_DMA_MINALIGN);\n}\nEXPORT_SYMBOL_NS_GPL(adi_axi_adc_conv_priv, IIO_ADI_AXI);\n\nstatic void adi_axi_adc_write(struct adi_axi_adc_state *st,\n\t\t\t      unsigned int reg,\n\t\t\t      unsigned int val)\n{\n\tiowrite32(val, st->regs + reg);\n}\n\nstatic unsigned int adi_axi_adc_read(struct adi_axi_adc_state *st,\n\t\t\t\t     unsigned int reg)\n{\n\treturn ioread32(st->regs + reg);\n}\n\nstatic int adi_axi_adc_config_dma_buffer(struct device *dev,\n\t\t\t\t\t struct iio_dev *indio_dev)\n{\n\tconst char *dma_name;\n\n\tif (!device_property_present(dev, \"dmas\"))\n\t\treturn 0;\n\n\tif (device_property_read_string(dev, \"dma-names\", &dma_name))\n\t\tdma_name = \"rx\";\n\n\treturn devm_iio_dmaengine_buffer_setup(indio_dev->dev.parent,\n\t\t\t\t\t       indio_dev, dma_name);\n}\n\nstatic int adi_axi_adc_read_raw(struct iio_dev *indio_dev,\n\t\t\t\tstruct iio_chan_spec const *chan,\n\t\t\t\tint *val, int *val2, long mask)\n{\n\tstruct adi_axi_adc_state *st = iio_priv(indio_dev);\n\tstruct adi_axi_adc_conv *conv = &st->client->conv;\n\n\tif (!conv->read_raw)\n\t\treturn -EOPNOTSUPP;\n\n\treturn conv->read_raw(conv, chan, val, val2, mask);\n}\n\nstatic int adi_axi_adc_write_raw(struct iio_dev *indio_dev,\n\t\t\t\t struct iio_chan_spec const *chan,\n\t\t\t\t int val, int val2, long mask)\n{\n\tstruct adi_axi_adc_state *st = iio_priv(indio_dev);\n\tstruct adi_axi_adc_conv *conv = &st->client->conv;\n\n\tif (!conv->write_raw)\n\t\treturn -EOPNOTSUPP;\n\n\treturn conv->write_raw(conv, chan, val, val2, mask);\n}\n\nstatic int adi_axi_adc_read_avail(struct iio_dev *indio_dev,\n\t\t\t\t  struct iio_chan_spec const *chan,\n\t\t\t\t  const int **vals, int *type, int *length,\n\t\t\t\t  long mask)\n{\n\tstruct adi_axi_adc_state *st = iio_priv(indio_dev);\n\tstruct adi_axi_adc_conv *conv = &st->client->conv;\n\n\tif (!conv->read_avail)\n\t\treturn -EOPNOTSUPP;\n\n\treturn conv->read_avail(conv, chan, vals, type, length, mask);\n}\n\nstatic int adi_axi_adc_update_scan_mode(struct iio_dev *indio_dev,\n\t\t\t\t\tconst unsigned long *scan_mask)\n{\n\tstruct adi_axi_adc_state *st = iio_priv(indio_dev);\n\tstruct adi_axi_adc_conv *conv = &st->client->conv;\n\tunsigned int i, ctrl;\n\n\tfor (i = 0; i < conv->chip_info->num_channels; i++) {\n\t\tctrl = adi_axi_adc_read(st, ADI_AXI_REG_CHAN_CTRL(i));\n\n\t\tif (test_bit(i, scan_mask))\n\t\t\tctrl |= ADI_AXI_REG_CHAN_CTRL_ENABLE;\n\t\telse\n\t\t\tctrl &= ~ADI_AXI_REG_CHAN_CTRL_ENABLE;\n\n\t\tadi_axi_adc_write(st, ADI_AXI_REG_CHAN_CTRL(i), ctrl);\n\t}\n\n\treturn 0;\n}\n\nstatic struct adi_axi_adc_conv *adi_axi_adc_conv_register(struct device *dev,\n\t\t\t\t\t\t\t  size_t sizeof_priv)\n{\n\tstruct adi_axi_adc_client *cl;\n\tsize_t alloc_size;\n\n\talloc_size = ALIGN(sizeof(struct adi_axi_adc_client), IIO_DMA_MINALIGN);\n\tif (sizeof_priv)\n\t\talloc_size += ALIGN(sizeof_priv, IIO_DMA_MINALIGN);\n\n\tcl = kzalloc(alloc_size, GFP_KERNEL);\n\tif (!cl)\n\t\treturn ERR_PTR(-ENOMEM);\n\n\tmutex_lock(&registered_clients_lock);\n\n\tcl->dev = get_device(dev);\n\n\tlist_add_tail(&cl->entry, &registered_clients);\n\n\tmutex_unlock(&registered_clients_lock);\n\n\treturn &cl->conv;\n}\n\nstatic void adi_axi_adc_conv_unregister(struct adi_axi_adc_conv *conv)\n{\n\tstruct adi_axi_adc_client *cl = conv_to_client(conv);\n\n\tmutex_lock(&registered_clients_lock);\n\n\tlist_del(&cl->entry);\n\tput_device(cl->dev);\n\n\tmutex_unlock(&registered_clients_lock);\n\n\tkfree(cl);\n}\n\nstatic void devm_adi_axi_adc_conv_release(void *conv)\n{\n\tadi_axi_adc_conv_unregister(conv);\n}\n\nstruct adi_axi_adc_conv *devm_adi_axi_adc_conv_register(struct device *dev,\n\t\t\t\t\t\t\tsize_t sizeof_priv)\n{\n\tstruct adi_axi_adc_conv *conv;\n\tint ret;\n\n\tconv = adi_axi_adc_conv_register(dev, sizeof_priv);\n\tif (IS_ERR(conv))\n\t\treturn conv;\n\n\tret = devm_add_action_or_reset(dev, devm_adi_axi_adc_conv_release,\n\t\t\t\t       conv);\n\tif (ret)\n\t\treturn ERR_PTR(ret);\n\n\treturn conv;\n}\nEXPORT_SYMBOL_NS_GPL(devm_adi_axi_adc_conv_register, IIO_ADI_AXI);\n\nstatic const struct iio_info adi_axi_adc_info = {\n\t.read_raw = &adi_axi_adc_read_raw,\n\t.write_raw = &adi_axi_adc_write_raw,\n\t.update_scan_mode = &adi_axi_adc_update_scan_mode,\n\t.read_avail = &adi_axi_adc_read_avail,\n};\n\nstatic const struct adi_axi_adc_core_info adi_axi_adc_10_0_a_info = {\n\t.version = ADI_AXI_PCORE_VER(10, 0, 'a'),\n};\n\nstatic struct adi_axi_adc_client *adi_axi_adc_attach_client(struct device *dev)\n{\n\tconst struct adi_axi_adc_core_info *info;\n\tstruct adi_axi_adc_client *cl;\n\tstruct device_node *cln;\n\n\tinfo = of_device_get_match_data(dev);\n\tif (!info)\n\t\treturn ERR_PTR(-ENODEV);\n\n\tcln = of_parse_phandle(dev->of_node, \"adi,adc-dev\", 0);\n\tif (!cln) {\n\t\tdev_err(dev, \"No 'adi,adc-dev' node defined\\n\");\n\t\treturn ERR_PTR(-ENODEV);\n\t}\n\n\tmutex_lock(&registered_clients_lock);\n\n\tlist_for_each_entry(cl, &registered_clients, entry) {\n\t\tif (!cl->dev)\n\t\t\tcontinue;\n\n\t\tif (cl->dev->of_node != cln)\n\t\t\tcontinue;\n\n\t\tif (!try_module_get(cl->dev->driver->owner)) {\n\t\t\tmutex_unlock(&registered_clients_lock);\n\t\t\tof_node_put(cln);\n\t\t\treturn ERR_PTR(-ENODEV);\n\t\t}\n\n\t\tget_device(cl->dev);\n\t\tcl->info = info;\n\t\tmutex_unlock(&registered_clients_lock);\n\t\tof_node_put(cln);\n\t\treturn cl;\n\t}\n\n\tmutex_unlock(&registered_clients_lock);\n\tof_node_put(cln);\n\n\treturn ERR_PTR(-EPROBE_DEFER);\n}\n\nstatic int adi_axi_adc_setup_channels(struct device *dev,\n\t\t\t\t      struct adi_axi_adc_state *st)\n{\n\tstruct adi_axi_adc_conv *conv = &st->client->conv;\n\tint i, ret;\n\n\tif (conv->preenable_setup) {\n\t\tret = conv->preenable_setup(conv);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < conv->chip_info->num_channels; i++) {\n\t\tadi_axi_adc_write(st, ADI_AXI_REG_CHAN_CTRL(i),\n\t\t\t\t  ADI_AXI_REG_CHAN_CTRL_DEFAULTS);\n\t}\n\n\treturn 0;\n}\n\nstatic void axi_adc_reset(struct adi_axi_adc_state *st)\n{\n\tadi_axi_adc_write(st, ADI_AXI_REG_RSTN, 0);\n\tmdelay(10);\n\tadi_axi_adc_write(st, ADI_AXI_REG_RSTN, ADI_AXI_REG_RSTN_MMCM_RSTN);\n\tmdelay(10);\n\tadi_axi_adc_write(st, ADI_AXI_REG_RSTN,\n\t\t\t  ADI_AXI_REG_RSTN_RSTN | ADI_AXI_REG_RSTN_MMCM_RSTN);\n}\n\nstatic void adi_axi_adc_cleanup(void *data)\n{\n\tstruct adi_axi_adc_client *cl = data;\n\n\tput_device(cl->dev);\n\tmodule_put(cl->dev->driver->owner);\n}\n\nstatic int adi_axi_adc_probe(struct platform_device *pdev)\n{\n\tstruct adi_axi_adc_conv *conv;\n\tstruct iio_dev *indio_dev;\n\tstruct adi_axi_adc_client *cl;\n\tstruct adi_axi_adc_state *st;\n\tunsigned int ver;\n\tint ret;\n\n\tcl = adi_axi_adc_attach_client(&pdev->dev);\n\tif (IS_ERR(cl))\n\t\treturn PTR_ERR(cl);\n\n\tret = devm_add_action_or_reset(&pdev->dev, adi_axi_adc_cleanup, cl);\n\tif (ret)\n\t\treturn ret;\n\n\tindio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*st));\n\tif (indio_dev == NULL)\n\t\treturn -ENOMEM;\n\n\tst = iio_priv(indio_dev);\n\tst->client = cl;\n\tcl->state = st;\n\tmutex_init(&st->lock);\n\n\tst->regs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(st->regs))\n\t\treturn PTR_ERR(st->regs);\n\n\tconv = &st->client->conv;\n\n\taxi_adc_reset(st);\n\n\tver = adi_axi_adc_read(st, ADI_AXI_REG_VERSION);\n\n\tif (cl->info->version > ver) {\n\t\tdev_err(&pdev->dev,\n\t\t\t\"IP core version is too old. Expected %d.%.2d.%c, Reported %d.%.2d.%c\\n\",\n\t\t\tADI_AXI_PCORE_VER_MAJOR(cl->info->version),\n\t\t\tADI_AXI_PCORE_VER_MINOR(cl->info->version),\n\t\t\tADI_AXI_PCORE_VER_PATCH(cl->info->version),\n\t\t\tADI_AXI_PCORE_VER_MAJOR(ver),\n\t\t\tADI_AXI_PCORE_VER_MINOR(ver),\n\t\t\tADI_AXI_PCORE_VER_PATCH(ver));\n\t\treturn -ENODEV;\n\t}\n\n\tindio_dev->info = &adi_axi_adc_info;\n\tindio_dev->name = \"adi-axi-adc\";\n\tindio_dev->modes = INDIO_DIRECT_MODE;\n\tindio_dev->num_channels = conv->chip_info->num_channels;\n\tindio_dev->channels = conv->chip_info->channels;\n\n\tret = adi_axi_adc_config_dma_buffer(&pdev->dev, indio_dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = adi_axi_adc_setup_channels(&pdev->dev, st);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_iio_device_register(&pdev->dev, indio_dev);\n\tif (ret)\n\t\treturn ret;\n\n\tdev_info(&pdev->dev, \"AXI ADC IP core (%d.%.2d.%c) probed\\n\",\n\t\t ADI_AXI_PCORE_VER_MAJOR(ver),\n\t\t ADI_AXI_PCORE_VER_MINOR(ver),\n\t\t ADI_AXI_PCORE_VER_PATCH(ver));\n\n\treturn 0;\n}\n\n \nstatic const struct of_device_id adi_axi_adc_of_match[] = {\n\t{ .compatible = \"adi,axi-adc-10.0.a\", .data = &adi_axi_adc_10_0_a_info },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, adi_axi_adc_of_match);\n\nstatic struct platform_driver adi_axi_adc_driver = {\n\t.driver = {\n\t\t.name = KBUILD_MODNAME,\n\t\t.of_match_table = adi_axi_adc_of_match,\n\t},\n\t.probe = adi_axi_adc_probe,\n};\nmodule_platform_driver(adi_axi_adc_driver);\n\nMODULE_AUTHOR(\"Michael Hennerich <michael.hennerich@analog.com>\");\nMODULE_DESCRIPTION(\"Analog Devices Generic AXI ADC IP core driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}