<stg><name>multiply_accumulate</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="4">
<condition id="37">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="5">
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %m1_V = phi i11 [ -1024, %0 ], [ %p_Result_s, %2 ]

]]></Node>
<StgValue><ssdm name="m1_V"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_assign = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_cast5 = zext i4 %i_assign to i32

]]></Node>
<StgValue><ssdm name="i_assign_cast5"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %i_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %i_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i, label %get_mantissa.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 1, i32 %i_assign_cast5)

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %p_Result_s = call i11 @_ssdm_op_BitSet.i11.i11.i32.i1(i11 %m1_V, i32 %i_assign_cast5, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
get_mantissa.exit.preheader:0  br label %get_mantissa.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
get_mantissa.exit:0  %e1_V = phi i5 [ %p_Result_1, %3 ], [ 0, %get_mantissa.exit.preheader ]

]]></Node>
<StgValue><ssdm name="e1_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
get_mantissa.exit:1  %i_assign_2 = phi i3 [ %i_1, %3 ], [ 0, %get_mantissa.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
get_mantissa.exit:2  %i_assign_2_cast4 = zext i3 %i_assign_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_2_cast4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="3">
<![CDATA[
get_mantissa.exit:3  %i_assign_2_cast = zext i3 %i_assign_2 to i4

]]></Node>
<StgValue><ssdm name="i_assign_2_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit:4  %exitcond_i2 = icmp eq i3 %i_assign_2, -3

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_mantissa.exit:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit:6  %i_1 = add i3 %i_assign_2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_mantissa.exit:7  br i1 %exitcond_i2, label %get_exponent.exit.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_assign_1 = add i4 %i_assign_2_cast, -6

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_1_cast = zext i4 %i_assign_1 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:3  %p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 1, i32 %i_assign_1_cast)

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_1 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %e1_V, i32 %i_assign_2_cast4, i1 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %get_mantissa.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
get_exponent.exit.preheader:0  br label %get_exponent.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
get_exponent.exit:0  %m2_V = phi i11 [ %p_Result_2, %4 ], [ -1024, %get_exponent.exit.preheader ]

]]></Node>
<StgValue><ssdm name="m2_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
get_exponent.exit:1  %i_assign_3 = phi i4 [ %i_2, %4 ], [ 0, %get_exponent.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
get_exponent.exit:2  %i_assign_3_cast3 = zext i4 %i_assign_3 to i32

]]></Node>
<StgValue><ssdm name="i_assign_3_cast3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_exponent.exit:3  %exitcond_i1 = icmp eq i4 %i_assign_3, -6

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_exponent.exit:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_exponent.exit:5  %i_2 = add i4 %i_assign_3, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_exponent.exit:6  br i1 %exitcond_i1, label %get_mantissa.exit16.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 2, i32 %i_assign_3_cast3)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %p_Result_2 = call i11 @_ssdm_op_BitSet.i11.i11.i32.i1(i11 %m2_V, i32 %i_assign_3_cast3, i1 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %get_exponent.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
get_mantissa.exit16.preheader:0  br label %get_mantissa.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
get_mantissa.exit16:0  %p_Val2_4 = phi i5 [ %p_Result_3, %5 ], [ 0, %get_mantissa.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
get_mantissa.exit16:1  %i_assign_5 = phi i3 [ %i_3, %5 ], [ 0, %get_mantissa.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
get_mantissa.exit16:2  %i_assign_5_cast2 = zext i3 %i_assign_5 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5_cast2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="3">
<![CDATA[
get_mantissa.exit16:3  %i_assign_5_cast = zext i3 %i_assign_5 to i4

]]></Node>
<StgValue><ssdm name="i_assign_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit16:4  %exitcond_i3 = icmp eq i3 %i_assign_5, -3

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_mantissa.exit16:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit16:6  %i_3 = add i3 %i_assign_5, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_mantissa.exit16:7  br i1 %exitcond_i3, label %get_exponent.exit26_ifconv, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_assign_4 = add i4 %i_assign_5_cast, -6

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_4_cast = zext i4 %i_assign_4 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:3  %p_Repl2_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 2, i32 %i_assign_4_cast)

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_3 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_Val2_4, i32 %i_assign_5_cast2, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %get_mantissa.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="11">
<![CDATA[
get_exponent.exit26_ifconv:0  %lhs_V = zext i11 %m1_V to i22

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="11">
<![CDATA[
get_exponent.exit26_ifconv:1  %rhs_V = zext i11 %m2_V to i22

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="5">
<![CDATA[
get_exponent.exit26_ifconv:3  %lhs_V_1 = zext i5 %e1_V to i6

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="5">
<![CDATA[
get_exponent.exit26_ifconv:4  %rhs_V_1 = zext i5 %p_Val2_4 to i6

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:5  %tmp1 = add i6 -15, %rhs_V_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:6  %exact_e_V = add i6 %tmp1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="exact_e_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:7  %lhs_V_cast = zext i6 %exact_e_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:8  %r_V_4 = add i7 -15, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:11  %tmp_6 = sub i7 15, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:9  %tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %r_V_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:10  %tmp_5 = zext i22 %r_V_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:12  %tmp_6_cast = sext i7 %tmp_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:13  %tmp_7 = lshr i22 %r_V_3, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:14  %tmp_2_cast = sext i7 %r_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:15  %tmp_3 = shl i32 %tmp_5, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:16  %tmp_1 = trunc i32 %tmp_3 to i22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:17  %r_V = select i1 %tmp, i22 %tmp_7, i22 %tmp_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:18  %shifted_V = zext i22 %r_V to i512

]]></Node>
<StgValue><ssdm name="shifted_V"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:19  %cr_m_cr_V_load = load i512* @cr_m_cr_V, align 64

]]></Node>
<StgValue><ssdm name="cr_m_cr_V_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:20  %tmp_s = add i512 %cr_m_cr_V_load, %shifted_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:20  %tmp_s = add i512 %cr_m_cr_V_load, %shifted_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:21  store i512 %tmp_s, i512* @cr_m_cr_V, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
get_exponent.exit26_ifconv:22  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="105" name="cr_m_cr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cr_m_cr_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="m1_V" fromId="106" toId="12">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="StgValue_11" to="m1_V" fromId="11" toId="12">
</dataflow>
<dataflow id="109" from="p_Result_s" to="m1_V" fromId="21" toId="12">
<BackEdge/>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_22" to="m1_V" fromId="22" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="112" from="StgValue_111" to="i_assign" fromId="111" toId="13">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_11" to="i_assign" fromId="11" toId="13">
</dataflow>
<dataflow id="114" from="i" to="i_assign" fromId="17" toId="13">
<BackEdge/>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_22" to="i_assign" fromId="22" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="116" from="i_assign" to="i_assign_cast5" fromId="13" toId="14">
</dataflow>
<dataflow id="117" from="i_assign" to="exitcond_i" fromId="13" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_118" to="exitcond_i" fromId="118" toId="15">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="120" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty" fromId="122" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_122" to="empty" fromId="122" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_122" to="empty" fromId="122" toId="16">
</dataflow>
<dataflow id="126" from="i_assign" to="i" fromId="13" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_127" to="i" fromId="127" toId="17">
</dataflow>
<dataflow id="129" from="exitcond_i" to="StgValue_18" fromId="15" toId="18">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="StgValue_19" fromId="130" toId="19">
</dataflow>
<dataflow id="133" from="p_str1" to="StgValue_19" fromId="132" toId="19">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Repl2_s" fromId="134" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="p_Repl2_s" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="i_assign_cast5" to="p_Repl2_s" fromId="14" toId="20">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitSet.i11.i11.i32.i1" to="p_Result_s" fromId="139" toId="21">
</dataflow>
<dataflow id="141" from="m1_V" to="p_Result_s" fromId="12" toId="21">
</dataflow>
<dataflow id="142" from="i_assign_cast5" to="p_Result_s" fromId="14" toId="21">
</dataflow>
<dataflow id="143" from="p_Repl2_s" to="p_Result_s" fromId="20" toId="21">
</dataflow>
<dataflow id="144" from="p_Result_1" to="e1_V" fromId="36" toId="24">
<BackEdge/>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="StgValue_37" to="e1_V" fromId="37" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_146" to="e1_V" fromId="146" toId="24">
<condition id="63">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_23" to="e1_V" fromId="23" toId="24">
</dataflow>
<dataflow id="149" from="i_1" to="i_assign_2" fromId="30" toId="25">
<BackEdge/>
<condition id="64">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="StgValue_37" to="i_assign_2" fromId="37" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="152" from="StgValue_151" to="i_assign_2" fromId="151" toId="25">
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="StgValue_23" to="i_assign_2" fromId="23" toId="25">
</dataflow>
<dataflow id="154" from="i_assign_2" to="i_assign_2_cast4" fromId="25" toId="26">
</dataflow>
<dataflow id="155" from="i_assign_2" to="i_assign_2_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="156" from="i_assign_2" to="exitcond_i2" fromId="25" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_157" to="exitcond_i2" fromId="157" toId="28">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="120" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty_2" fromId="160" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_160" to="empty_2" fromId="160" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_160" to="empty_2" fromId="160" toId="29">
</dataflow>
<dataflow id="164" from="i_assign_2" to="i_1" fromId="25" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_165" to="i_1" fromId="165" toId="30">
</dataflow>
<dataflow id="167" from="exitcond_i2" to="StgValue_31" fromId="28" toId="31">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="StgValue_32" fromId="130" toId="32">
</dataflow>
<dataflow id="170" from="p_str" to="StgValue_32" fromId="169" toId="32">
</dataflow>
<dataflow id="171" from="i_assign_2_cast" to="i_assign_1" fromId="27" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_118" to="i_assign_1" fromId="118" toId="33">
</dataflow>
<dataflow id="173" from="i_assign_1" to="i_assign_1_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Repl2_1" fromId="134" toId="35">
</dataflow>
<dataflow id="175" from="StgValue_136" to="p_Repl2_1" fromId="136" toId="35">
</dataflow>
<dataflow id="176" from="i_assign_1_cast" to="p_Repl2_1" fromId="34" toId="35">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitSet.i5.i5.i32.i1" to="p_Result_1" fromId="177" toId="36">
</dataflow>
<dataflow id="179" from="e1_V" to="p_Result_1" fromId="24" toId="36">
</dataflow>
<dataflow id="180" from="i_assign_2_cast4" to="p_Result_1" fromId="26" toId="36">
</dataflow>
<dataflow id="181" from="p_Repl2_1" to="p_Result_1" fromId="35" toId="36">
</dataflow>
<dataflow id="182" from="p_Result_2" to="m2_V" fromId="48" toId="39">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="StgValue_49" to="m2_V" fromId="49" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="184" from="StgValue_106" to="m2_V" fromId="106" toId="39">
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="StgValue_38" to="m2_V" fromId="38" toId="39">
</dataflow>
<dataflow id="186" from="i_2" to="i_assign_3" fromId="44" toId="40">
<BackEdge/>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="StgValue_49" to="i_assign_3" fromId="49" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="188" from="StgValue_111" to="i_assign_3" fromId="111" toId="40">
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_38" to="i_assign_3" fromId="38" toId="40">
</dataflow>
<dataflow id="190" from="i_assign_3" to="i_assign_3_cast3" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="i_assign_3" to="exitcond_i1" fromId="40" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_118" to="exitcond_i1" fromId="118" toId="42">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="120" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_122" to="empty_3" fromId="122" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_122" to="empty_3" fromId="122" toId="43">
</dataflow>
<dataflow id="196" from="StgValue_122" to="empty_3" fromId="122" toId="43">
</dataflow>
<dataflow id="197" from="i_assign_3" to="i_2" fromId="40" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_127" to="i_2" fromId="127" toId="44">
</dataflow>
<dataflow id="199" from="exitcond_i1" to="StgValue_45" fromId="42" toId="45">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="StgValue_46" fromId="130" toId="46">
</dataflow>
<dataflow id="201" from="p_str1" to="StgValue_46" fromId="132" toId="46">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Repl2_2" fromId="134" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_203" to="p_Repl2_2" fromId="203" toId="47">
</dataflow>
<dataflow id="205" from="i_assign_3_cast3" to="p_Repl2_2" fromId="41" toId="47">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitSet.i11.i11.i32.i1" to="p_Result_2" fromId="139" toId="48">
</dataflow>
<dataflow id="207" from="m2_V" to="p_Result_2" fromId="39" toId="48">
</dataflow>
<dataflow id="208" from="i_assign_3_cast3" to="p_Result_2" fromId="41" toId="48">
</dataflow>
<dataflow id="209" from="p_Repl2_2" to="p_Result_2" fromId="47" toId="48">
</dataflow>
<dataflow id="210" from="p_Result_3" to="p_Val2_4" fromId="63" toId="51">
<BackEdge/>
<condition id="70">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_64" to="p_Val2_4" fromId="64" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="212" from="StgValue_146" to="p_Val2_4" fromId="146" toId="51">
<condition id="71">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="StgValue_50" to="p_Val2_4" fromId="50" toId="51">
</dataflow>
<dataflow id="214" from="i_3" to="i_assign_5" fromId="57" toId="52">
<BackEdge/>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="215" from="StgValue_64" to="i_assign_5" fromId="64" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="216" from="StgValue_151" to="i_assign_5" fromId="151" toId="52">
<condition id="73">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="StgValue_50" to="i_assign_5" fromId="50" toId="52">
</dataflow>
<dataflow id="218" from="i_assign_5" to="i_assign_5_cast2" fromId="52" toId="53">
</dataflow>
<dataflow id="219" from="i_assign_5" to="i_assign_5_cast" fromId="52" toId="54">
</dataflow>
<dataflow id="220" from="i_assign_5" to="exitcond_i3" fromId="52" toId="55">
</dataflow>
<dataflow id="221" from="StgValue_157" to="exitcond_i3" fromId="157" toId="55">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="120" toId="56">
</dataflow>
<dataflow id="223" from="StgValue_160" to="empty_4" fromId="160" toId="56">
</dataflow>
<dataflow id="224" from="StgValue_160" to="empty_4" fromId="160" toId="56">
</dataflow>
<dataflow id="225" from="StgValue_160" to="empty_4" fromId="160" toId="56">
</dataflow>
<dataflow id="226" from="i_assign_5" to="i_3" fromId="52" toId="57">
</dataflow>
<dataflow id="227" from="StgValue_165" to="i_3" fromId="165" toId="57">
</dataflow>
<dataflow id="228" from="exitcond_i3" to="StgValue_58" fromId="55" toId="58">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopName" to="StgValue_59" fromId="130" toId="59">
</dataflow>
<dataflow id="230" from="p_str" to="StgValue_59" fromId="169" toId="59">
</dataflow>
<dataflow id="231" from="i_assign_5_cast" to="i_assign_4" fromId="54" toId="60">
</dataflow>
<dataflow id="232" from="StgValue_118" to="i_assign_4" fromId="118" toId="60">
</dataflow>
<dataflow id="233" from="i_assign_4" to="i_assign_4_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="234" from="_ssdm_op_BitSelect.i1.i16.i32" to="p_Repl2_3" fromId="134" toId="62">
</dataflow>
<dataflow id="235" from="StgValue_203" to="p_Repl2_3" fromId="203" toId="62">
</dataflow>
<dataflow id="236" from="i_assign_4_cast" to="p_Repl2_3" fromId="61" toId="62">
</dataflow>
<dataflow id="237" from="_ssdm_op_BitSet.i5.i5.i32.i1" to="p_Result_3" fromId="177" toId="63">
</dataflow>
<dataflow id="238" from="p_Val2_4" to="p_Result_3" fromId="51" toId="63">
</dataflow>
<dataflow id="239" from="i_assign_5_cast2" to="p_Result_3" fromId="53" toId="63">
</dataflow>
<dataflow id="240" from="p_Repl2_3" to="p_Result_3" fromId="62" toId="63">
</dataflow>
<dataflow id="241" from="m1_V" to="lhs_V" fromId="12" toId="65">
</dataflow>
<dataflow id="242" from="m2_V" to="rhs_V" fromId="39" toId="66">
</dataflow>
<dataflow id="243" from="rhs_V" to="r_V_3" fromId="66" toId="67">
</dataflow>
<dataflow id="244" from="lhs_V" to="r_V_3" fromId="65" toId="67">
</dataflow>
<dataflow id="245" from="e1_V" to="lhs_V_1" fromId="24" toId="68">
</dataflow>
<dataflow id="246" from="p_Val2_4" to="rhs_V_1" fromId="51" toId="69">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp1" fromId="247" toId="70">
</dataflow>
<dataflow id="249" from="rhs_V_1" to="tmp1" fromId="69" toId="70">
</dataflow>
<dataflow id="250" from="tmp1" to="exact_e_V" fromId="70" toId="71">
</dataflow>
<dataflow id="251" from="lhs_V_1" to="exact_e_V" fromId="68" toId="71">
</dataflow>
<dataflow id="252" from="rhs_V" to="r_V_3" fromId="66" toId="72">
</dataflow>
<dataflow id="253" from="lhs_V" to="r_V_3" fromId="65" toId="72">
</dataflow>
<dataflow id="254" from="rhs_V" to="r_V_3" fromId="66" toId="73">
</dataflow>
<dataflow id="255" from="lhs_V" to="r_V_3" fromId="65" toId="73">
</dataflow>
<dataflow id="256" from="exact_e_V" to="lhs_V_cast" fromId="71" toId="74">
</dataflow>
<dataflow id="258" from="StgValue_257" to="r_V_4" fromId="257" toId="75">
</dataflow>
<dataflow id="259" from="lhs_V_cast" to="r_V_4" fromId="74" toId="75">
</dataflow>
<dataflow id="261" from="StgValue_260" to="tmp_6" fromId="260" toId="76">
</dataflow>
<dataflow id="262" from="lhs_V_cast" to="tmp_6" fromId="74" toId="76">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="263" toId="77">
</dataflow>
<dataflow id="265" from="r_V_4" to="tmp" fromId="75" toId="77">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp" fromId="266" toId="77">
</dataflow>
<dataflow id="268" from="r_V_3" to="tmp_5" fromId="73" toId="78">
</dataflow>
<dataflow id="269" from="tmp_6" to="tmp_6_cast" fromId="76" toId="79">
</dataflow>
<dataflow id="270" from="r_V_3" to="tmp_7" fromId="73" toId="80">
</dataflow>
<dataflow id="271" from="tmp_6_cast" to="tmp_7" fromId="79" toId="80">
</dataflow>
<dataflow id="272" from="r_V_4" to="tmp_2_cast" fromId="75" toId="81">
</dataflow>
<dataflow id="273" from="tmp_5" to="tmp_3" fromId="78" toId="82">
</dataflow>
<dataflow id="274" from="tmp_2_cast" to="tmp_3" fromId="81" toId="82">
</dataflow>
<dataflow id="275" from="tmp_3" to="tmp_1" fromId="82" toId="83">
</dataflow>
<dataflow id="276" from="tmp" to="r_V" fromId="77" toId="84">
</dataflow>
<dataflow id="277" from="tmp_7" to="r_V" fromId="80" toId="84">
</dataflow>
<dataflow id="278" from="tmp_1" to="r_V" fromId="83" toId="84">
</dataflow>
<dataflow id="279" from="r_V" to="shifted_V" fromId="84" toId="85">
</dataflow>
<dataflow id="280" from="cr_m_cr_V" to="cr_m_cr_V_load" fromId="105" toId="86">
</dataflow>
<dataflow id="281" from="cr_m_cr_V_load" to="tmp_s" fromId="86" toId="87">
</dataflow>
<dataflow id="282" from="shifted_V" to="tmp_s" fromId="85" toId="87">
</dataflow>
<dataflow id="283" from="cr_m_cr_V_load" to="tmp_s" fromId="86" toId="88">
</dataflow>
<dataflow id="284" from="shifted_V" to="tmp_s" fromId="85" toId="88">
</dataflow>
<dataflow id="285" from="tmp_s" to="StgValue_89" fromId="88" toId="89">
</dataflow>
<dataflow id="286" from="cr_m_cr_V" to="StgValue_89" fromId="105" toId="89">
</dataflow>
<dataflow id="287" from="exitcond_i" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="288" from="exitcond_i2" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="289" from="exitcond_i1" to="StgValue_4" fromId="42" toId="4">
</dataflow>
<dataflow id="290" from="exitcond_i3" to="StgValue_5" fromId="55" toId="5">
</dataflow>
</dataflows>


</stg>
