
## Day 3: Combinational and Sequential Optimization 

### Combinational Logic Optimization

1. lab1 : opt_check.v
    
                             
        module opt_check (input a , input b , output y);
                assign y = a?b:0;
        endmodule

Synthesis Result
![Screenshot from 2024-06-20 19-40-58](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/e30e827c-81c0-4e72-bd98-5703037fe754)


2. lab2 : opt_check2.v


synthesis Result: 
![Screenshot from 2024-06-20 19-44-50](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/795d00b8-5256-49b8-97d5-d25bd8f3323f)


3. lab3: opt_check3.v

Synthesis Result: 
![Screenshot from 2024-06-20 19-47-15](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/94e1719f-23d6-474a-99df-91ff6398bb3d)


4. lab 4:

Synthesis Result: 
![Screenshot from 2024-06-20 19-59-33](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/9a8eb8bf-a55b-4e34-a80b-521cd224358d)


5. lab 5:

Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/f8d8143d-4929-4fa9-b428-837a90b9aed7)



6. lab 6;
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/e9e2cf19-4dbc-4590-8c7c-eba2ddf0b837)




### Sequential Logic Optimization 

lab1. dff_const1.v

Simulation Result 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/dfe2a5aa-9832-478c-bb4b-a0d58bdf77c0)


Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/49765ce4-6aeb-428e-9065-fb6affe935da)

        
lab2 : dff_const2.v

Simulation Result 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/2444420d-c5c8-44c0-8298-1be7bf6e3369)



Synthesis Result: 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/99396dbb-6fa0-4124-827a-2426285f8345)


lab3: dff_const3.v

simulation Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/2c9aebb0-28ae-47a3-9dcb-a7b09e5c3456)


Synthesis Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/ed67ec45-c022-46be-b641-edb8fa208915)


lab4 : dff_const4.v

Simulation Result 

![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/77e3b51b-766f-4978-a914-29388356c900)


Synthesis Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/15562af8-5d83-467a-a7dc-abbeb5227577)


lab 5: dff_const5.v
Simulation Result: 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/b064f121-f2bd-4966-8f08-46c85baeda81)


Synthesis Result: 
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/1f427922-13c4-45ab-928a-6615e97478a6)



lab 6: Counter_opt.v

Simulation Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/24b89303-711d-44d9-bd61-2ab61c176c1b)


Synthesis Result
![image](https://github.com/poudelbidhan/VSD-HDP/assets/69006235/28f0fbf4-d28a-4e1d-81fb-ad27733c20b2)
