
projet_e3a_s6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001664  0800cb10  0800cb10  0001cb10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e174  0800e174  0001e174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e17c  0800e17c  0001e17c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e184  0800e184  0001e184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009e8  20000000  0800e188  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005cc  200009e8  0800eb70  000209e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000fb4  0800eb70  00020fb4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000116e5  00000000  00000000  00020a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000033b7  00000000  00000000  000320f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001418  00000000  00000000  000354b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001290  00000000  00000000  000368c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00019d27  00000000  00000000  00037b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015eae  00000000  00000000  0005187f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008266d  00000000  00000000  0006772d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  000e9d9a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006a80  00000000  00000000  000e9dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009e8 	.word	0x200009e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800caf8 	.word	0x0800caf8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009ec 	.word	0x200009ec
 800014c:	0800caf8 	.word	0x0800caf8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2uiz>:
 8000f44:	0042      	lsls	r2, r0, #1
 8000f46:	d20e      	bcs.n	8000f66 <__aeabi_f2uiz+0x22>
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f4c:	d30b      	bcc.n	8000f66 <__aeabi_f2uiz+0x22>
 8000f4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d409      	bmi.n	8000f6c <__aeabi_f2uiz+0x28>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f60:	fa23 f002 	lsr.w	r0, r3, r2
 8000f64:	4770      	bx	lr
 8000f66:	f04f 0000 	mov.w	r0, #0
 8000f6a:	4770      	bx	lr
 8000f6c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f70:	d101      	bne.n	8000f76 <__aeabi_f2uiz+0x32>
 8000f72:	0242      	lsls	r2, r0, #9
 8000f74:	d102      	bne.n	8000f7c <__aeabi_f2uiz+0x38>
 8000f76:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7a:	4770      	bx	lr
 8000f7c:	f04f 0000 	mov.w	r0, #0
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <__aeabi_ldivmod>:
 8000f84:	b97b      	cbnz	r3, 8000fa6 <__aeabi_ldivmod+0x22>
 8000f86:	b972      	cbnz	r2, 8000fa6 <__aeabi_ldivmod+0x22>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bfbe      	ittt	lt
 8000f8c:	2000      	movlt	r0, #0
 8000f8e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000f92:	e006      	blt.n	8000fa2 <__aeabi_ldivmod+0x1e>
 8000f94:	bf08      	it	eq
 8000f96:	2800      	cmpeq	r0, #0
 8000f98:	bf1c      	itt	ne
 8000f9a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000f9e:	f04f 30ff 	movne.w	r0, #4294967295
 8000fa2:	f000 b9c1 	b.w	8001328 <__aeabi_idiv0>
 8000fa6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000faa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fae:	2900      	cmp	r1, #0
 8000fb0:	db09      	blt.n	8000fc6 <__aeabi_ldivmod+0x42>
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db1a      	blt.n	8000fec <__aeabi_ldivmod+0x68>
 8000fb6:	f000 f84d 	bl	8001054 <__udivmoddi4>
 8000fba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fc2:	b004      	add	sp, #16
 8000fc4:	4770      	bx	lr
 8000fc6:	4240      	negs	r0, r0
 8000fc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	db1b      	blt.n	8001008 <__aeabi_ldivmod+0x84>
 8000fd0:	f000 f840 	bl	8001054 <__udivmoddi4>
 8000fd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fdc:	b004      	add	sp, #16
 8000fde:	4240      	negs	r0, r0
 8000fe0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe4:	4252      	negs	r2, r2
 8000fe6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fea:	4770      	bx	lr
 8000fec:	4252      	negs	r2, r2
 8000fee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ff2:	f000 f82f 	bl	8001054 <__udivmoddi4>
 8000ff6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ffa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ffe:	b004      	add	sp, #16
 8001000:	4240      	negs	r0, r0
 8001002:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001006:	4770      	bx	lr
 8001008:	4252      	negs	r2, r2
 800100a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800100e:	f000 f821 	bl	8001054 <__udivmoddi4>
 8001012:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800101a:	b004      	add	sp, #16
 800101c:	4252      	negs	r2, r2
 800101e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001022:	4770      	bx	lr

08001024 <__aeabi_uldivmod>:
 8001024:	b953      	cbnz	r3, 800103c <__aeabi_uldivmod+0x18>
 8001026:	b94a      	cbnz	r2, 800103c <__aeabi_uldivmod+0x18>
 8001028:	2900      	cmp	r1, #0
 800102a:	bf08      	it	eq
 800102c:	2800      	cmpeq	r0, #0
 800102e:	bf1c      	itt	ne
 8001030:	f04f 31ff 	movne.w	r1, #4294967295
 8001034:	f04f 30ff 	movne.w	r0, #4294967295
 8001038:	f000 b976 	b.w	8001328 <__aeabi_idiv0>
 800103c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001040:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001044:	f000 f806 	bl	8001054 <__udivmoddi4>
 8001048:	f8dd e004 	ldr.w	lr, [sp, #4]
 800104c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001050:	b004      	add	sp, #16
 8001052:	4770      	bx	lr

08001054 <__udivmoddi4>:
 8001054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001058:	9e08      	ldr	r6, [sp, #32]
 800105a:	460d      	mov	r5, r1
 800105c:	4604      	mov	r4, r0
 800105e:	4688      	mov	r8, r1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d14d      	bne.n	8001100 <__udivmoddi4+0xac>
 8001064:	428a      	cmp	r2, r1
 8001066:	4694      	mov	ip, r2
 8001068:	d968      	bls.n	800113c <__udivmoddi4+0xe8>
 800106a:	fab2 f282 	clz	r2, r2
 800106e:	b152      	cbz	r2, 8001086 <__udivmoddi4+0x32>
 8001070:	fa01 f302 	lsl.w	r3, r1, r2
 8001074:	f1c2 0120 	rsb	r1, r2, #32
 8001078:	fa20 f101 	lsr.w	r1, r0, r1
 800107c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001080:	ea41 0803 	orr.w	r8, r1, r3
 8001084:	4094      	lsls	r4, r2
 8001086:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800108a:	fbb8 f7f1 	udiv	r7, r8, r1
 800108e:	fa1f fe8c 	uxth.w	lr, ip
 8001092:	fb01 8817 	mls	r8, r1, r7, r8
 8001096:	fb07 f00e 	mul.w	r0, r7, lr
 800109a:	0c23      	lsrs	r3, r4, #16
 800109c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010a0:	4298      	cmp	r0, r3
 80010a2:	d90a      	bls.n	80010ba <__udivmoddi4+0x66>
 80010a4:	eb1c 0303 	adds.w	r3, ip, r3
 80010a8:	f107 35ff 	add.w	r5, r7, #4294967295
 80010ac:	f080 811e 	bcs.w	80012ec <__udivmoddi4+0x298>
 80010b0:	4298      	cmp	r0, r3
 80010b2:	f240 811b 	bls.w	80012ec <__udivmoddi4+0x298>
 80010b6:	3f02      	subs	r7, #2
 80010b8:	4463      	add	r3, ip
 80010ba:	1a1b      	subs	r3, r3, r0
 80010bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80010c0:	fb01 3310 	mls	r3, r1, r0, r3
 80010c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80010c8:	b2a4      	uxth	r4, r4
 80010ca:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010ce:	45a6      	cmp	lr, r4
 80010d0:	d90a      	bls.n	80010e8 <__udivmoddi4+0x94>
 80010d2:	eb1c 0404 	adds.w	r4, ip, r4
 80010d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80010da:	f080 8109 	bcs.w	80012f0 <__udivmoddi4+0x29c>
 80010de:	45a6      	cmp	lr, r4
 80010e0:	f240 8106 	bls.w	80012f0 <__udivmoddi4+0x29c>
 80010e4:	4464      	add	r4, ip
 80010e6:	3802      	subs	r0, #2
 80010e8:	2100      	movs	r1, #0
 80010ea:	eba4 040e 	sub.w	r4, r4, lr
 80010ee:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80010f2:	b11e      	cbz	r6, 80010fc <__udivmoddi4+0xa8>
 80010f4:	2300      	movs	r3, #0
 80010f6:	40d4      	lsrs	r4, r2
 80010f8:	e9c6 4300 	strd	r4, r3, [r6]
 80010fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001100:	428b      	cmp	r3, r1
 8001102:	d908      	bls.n	8001116 <__udivmoddi4+0xc2>
 8001104:	2e00      	cmp	r6, #0
 8001106:	f000 80ee 	beq.w	80012e6 <__udivmoddi4+0x292>
 800110a:	2100      	movs	r1, #0
 800110c:	e9c6 0500 	strd	r0, r5, [r6]
 8001110:	4608      	mov	r0, r1
 8001112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001116:	fab3 f183 	clz	r1, r3
 800111a:	2900      	cmp	r1, #0
 800111c:	d14a      	bne.n	80011b4 <__udivmoddi4+0x160>
 800111e:	42ab      	cmp	r3, r5
 8001120:	d302      	bcc.n	8001128 <__udivmoddi4+0xd4>
 8001122:	4282      	cmp	r2, r0
 8001124:	f200 80fc 	bhi.w	8001320 <__udivmoddi4+0x2cc>
 8001128:	1a84      	subs	r4, r0, r2
 800112a:	eb65 0303 	sbc.w	r3, r5, r3
 800112e:	2001      	movs	r0, #1
 8001130:	4698      	mov	r8, r3
 8001132:	2e00      	cmp	r6, #0
 8001134:	d0e2      	beq.n	80010fc <__udivmoddi4+0xa8>
 8001136:	e9c6 4800 	strd	r4, r8, [r6]
 800113a:	e7df      	b.n	80010fc <__udivmoddi4+0xa8>
 800113c:	b902      	cbnz	r2, 8001140 <__udivmoddi4+0xec>
 800113e:	deff      	udf	#255	; 0xff
 8001140:	fab2 f282 	clz	r2, r2
 8001144:	2a00      	cmp	r2, #0
 8001146:	f040 8091 	bne.w	800126c <__udivmoddi4+0x218>
 800114a:	eba1 000c 	sub.w	r0, r1, ip
 800114e:	2101      	movs	r1, #1
 8001150:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001154:	fa1f fe8c 	uxth.w	lr, ip
 8001158:	fbb0 f3f7 	udiv	r3, r0, r7
 800115c:	fb07 0013 	mls	r0, r7, r3, r0
 8001160:	0c25      	lsrs	r5, r4, #16
 8001162:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001166:	fb0e f003 	mul.w	r0, lr, r3
 800116a:	42a8      	cmp	r0, r5
 800116c:	d908      	bls.n	8001180 <__udivmoddi4+0x12c>
 800116e:	eb1c 0505 	adds.w	r5, ip, r5
 8001172:	f103 38ff 	add.w	r8, r3, #4294967295
 8001176:	d202      	bcs.n	800117e <__udivmoddi4+0x12a>
 8001178:	42a8      	cmp	r0, r5
 800117a:	f200 80ce 	bhi.w	800131a <__udivmoddi4+0x2c6>
 800117e:	4643      	mov	r3, r8
 8001180:	1a2d      	subs	r5, r5, r0
 8001182:	fbb5 f0f7 	udiv	r0, r5, r7
 8001186:	fb07 5510 	mls	r5, r7, r0, r5
 800118a:	fb0e fe00 	mul.w	lr, lr, r0
 800118e:	b2a4      	uxth	r4, r4
 8001190:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001194:	45a6      	cmp	lr, r4
 8001196:	d908      	bls.n	80011aa <__udivmoddi4+0x156>
 8001198:	eb1c 0404 	adds.w	r4, ip, r4
 800119c:	f100 35ff 	add.w	r5, r0, #4294967295
 80011a0:	d202      	bcs.n	80011a8 <__udivmoddi4+0x154>
 80011a2:	45a6      	cmp	lr, r4
 80011a4:	f200 80b6 	bhi.w	8001314 <__udivmoddi4+0x2c0>
 80011a8:	4628      	mov	r0, r5
 80011aa:	eba4 040e 	sub.w	r4, r4, lr
 80011ae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011b2:	e79e      	b.n	80010f2 <__udivmoddi4+0x9e>
 80011b4:	f1c1 0720 	rsb	r7, r1, #32
 80011b8:	408b      	lsls	r3, r1
 80011ba:	fa22 fc07 	lsr.w	ip, r2, r7
 80011be:	ea4c 0c03 	orr.w	ip, ip, r3
 80011c2:	fa25 fa07 	lsr.w	sl, r5, r7
 80011c6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80011ca:	fbba f8f9 	udiv	r8, sl, r9
 80011ce:	fa20 f307 	lsr.w	r3, r0, r7
 80011d2:	fb09 aa18 	mls	sl, r9, r8, sl
 80011d6:	408d      	lsls	r5, r1
 80011d8:	fa1f fe8c 	uxth.w	lr, ip
 80011dc:	431d      	orrs	r5, r3
 80011de:	fa00 f301 	lsl.w	r3, r0, r1
 80011e2:	fb08 f00e 	mul.w	r0, r8, lr
 80011e6:	0c2c      	lsrs	r4, r5, #16
 80011e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80011ec:	42a0      	cmp	r0, r4
 80011ee:	fa02 f201 	lsl.w	r2, r2, r1
 80011f2:	d90b      	bls.n	800120c <__udivmoddi4+0x1b8>
 80011f4:	eb1c 0404 	adds.w	r4, ip, r4
 80011f8:	f108 3aff 	add.w	sl, r8, #4294967295
 80011fc:	f080 8088 	bcs.w	8001310 <__udivmoddi4+0x2bc>
 8001200:	42a0      	cmp	r0, r4
 8001202:	f240 8085 	bls.w	8001310 <__udivmoddi4+0x2bc>
 8001206:	f1a8 0802 	sub.w	r8, r8, #2
 800120a:	4464      	add	r4, ip
 800120c:	1a24      	subs	r4, r4, r0
 800120e:	fbb4 f0f9 	udiv	r0, r4, r9
 8001212:	fb09 4410 	mls	r4, r9, r0, r4
 8001216:	fb00 fe0e 	mul.w	lr, r0, lr
 800121a:	b2ad      	uxth	r5, r5
 800121c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001220:	45a6      	cmp	lr, r4
 8001222:	d908      	bls.n	8001236 <__udivmoddi4+0x1e2>
 8001224:	eb1c 0404 	adds.w	r4, ip, r4
 8001228:	f100 35ff 	add.w	r5, r0, #4294967295
 800122c:	d26c      	bcs.n	8001308 <__udivmoddi4+0x2b4>
 800122e:	45a6      	cmp	lr, r4
 8001230:	d96a      	bls.n	8001308 <__udivmoddi4+0x2b4>
 8001232:	3802      	subs	r0, #2
 8001234:	4464      	add	r4, ip
 8001236:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800123a:	fba0 9502 	umull	r9, r5, r0, r2
 800123e:	eba4 040e 	sub.w	r4, r4, lr
 8001242:	42ac      	cmp	r4, r5
 8001244:	46c8      	mov	r8, r9
 8001246:	46ae      	mov	lr, r5
 8001248:	d356      	bcc.n	80012f8 <__udivmoddi4+0x2a4>
 800124a:	d053      	beq.n	80012f4 <__udivmoddi4+0x2a0>
 800124c:	2e00      	cmp	r6, #0
 800124e:	d069      	beq.n	8001324 <__udivmoddi4+0x2d0>
 8001250:	ebb3 0208 	subs.w	r2, r3, r8
 8001254:	eb64 040e 	sbc.w	r4, r4, lr
 8001258:	fa22 f301 	lsr.w	r3, r2, r1
 800125c:	fa04 f707 	lsl.w	r7, r4, r7
 8001260:	431f      	orrs	r7, r3
 8001262:	40cc      	lsrs	r4, r1
 8001264:	e9c6 7400 	strd	r7, r4, [r6]
 8001268:	2100      	movs	r1, #0
 800126a:	e747      	b.n	80010fc <__udivmoddi4+0xa8>
 800126c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001270:	f1c2 0120 	rsb	r1, r2, #32
 8001274:	fa25 f301 	lsr.w	r3, r5, r1
 8001278:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800127c:	fa20 f101 	lsr.w	r1, r0, r1
 8001280:	4095      	lsls	r5, r2
 8001282:	430d      	orrs	r5, r1
 8001284:	fbb3 f1f7 	udiv	r1, r3, r7
 8001288:	fb07 3311 	mls	r3, r7, r1, r3
 800128c:	fa1f fe8c 	uxth.w	lr, ip
 8001290:	0c28      	lsrs	r0, r5, #16
 8001292:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001296:	fb01 f30e 	mul.w	r3, r1, lr
 800129a:	4283      	cmp	r3, r0
 800129c:	fa04 f402 	lsl.w	r4, r4, r2
 80012a0:	d908      	bls.n	80012b4 <__udivmoddi4+0x260>
 80012a2:	eb1c 0000 	adds.w	r0, ip, r0
 80012a6:	f101 38ff 	add.w	r8, r1, #4294967295
 80012aa:	d22f      	bcs.n	800130c <__udivmoddi4+0x2b8>
 80012ac:	4283      	cmp	r3, r0
 80012ae:	d92d      	bls.n	800130c <__udivmoddi4+0x2b8>
 80012b0:	3902      	subs	r1, #2
 80012b2:	4460      	add	r0, ip
 80012b4:	1ac0      	subs	r0, r0, r3
 80012b6:	fbb0 f3f7 	udiv	r3, r0, r7
 80012ba:	fb07 0013 	mls	r0, r7, r3, r0
 80012be:	b2ad      	uxth	r5, r5
 80012c0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80012c4:	fb03 f00e 	mul.w	r0, r3, lr
 80012c8:	42a8      	cmp	r0, r5
 80012ca:	d908      	bls.n	80012de <__udivmoddi4+0x28a>
 80012cc:	eb1c 0505 	adds.w	r5, ip, r5
 80012d0:	f103 38ff 	add.w	r8, r3, #4294967295
 80012d4:	d216      	bcs.n	8001304 <__udivmoddi4+0x2b0>
 80012d6:	42a8      	cmp	r0, r5
 80012d8:	d914      	bls.n	8001304 <__udivmoddi4+0x2b0>
 80012da:	3b02      	subs	r3, #2
 80012dc:	4465      	add	r5, ip
 80012de:	1a28      	subs	r0, r5, r0
 80012e0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80012e4:	e738      	b.n	8001158 <__udivmoddi4+0x104>
 80012e6:	4631      	mov	r1, r6
 80012e8:	4630      	mov	r0, r6
 80012ea:	e707      	b.n	80010fc <__udivmoddi4+0xa8>
 80012ec:	462f      	mov	r7, r5
 80012ee:	e6e4      	b.n	80010ba <__udivmoddi4+0x66>
 80012f0:	4618      	mov	r0, r3
 80012f2:	e6f9      	b.n	80010e8 <__udivmoddi4+0x94>
 80012f4:	454b      	cmp	r3, r9
 80012f6:	d2a9      	bcs.n	800124c <__udivmoddi4+0x1f8>
 80012f8:	ebb9 0802 	subs.w	r8, r9, r2
 80012fc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001300:	3801      	subs	r0, #1
 8001302:	e7a3      	b.n	800124c <__udivmoddi4+0x1f8>
 8001304:	4643      	mov	r3, r8
 8001306:	e7ea      	b.n	80012de <__udivmoddi4+0x28a>
 8001308:	4628      	mov	r0, r5
 800130a:	e794      	b.n	8001236 <__udivmoddi4+0x1e2>
 800130c:	4641      	mov	r1, r8
 800130e:	e7d1      	b.n	80012b4 <__udivmoddi4+0x260>
 8001310:	46d0      	mov	r8, sl
 8001312:	e77b      	b.n	800120c <__udivmoddi4+0x1b8>
 8001314:	4464      	add	r4, ip
 8001316:	3802      	subs	r0, #2
 8001318:	e747      	b.n	80011aa <__udivmoddi4+0x156>
 800131a:	3b02      	subs	r3, #2
 800131c:	4465      	add	r5, ip
 800131e:	e72f      	b.n	8001180 <__udivmoddi4+0x12c>
 8001320:	4608      	mov	r0, r1
 8001322:	e706      	b.n	8001132 <__udivmoddi4+0xde>
 8001324:	4631      	mov	r1, r6
 8001326:	e6e9      	b.n	80010fc <__udivmoddi4+0xa8>

08001328 <__aeabi_idiv0>:
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop

0800132c <Init_Jauge>:

#include "tft_ili9341/stm32f1_ili9341.h"
#include "stm32f1_gpio.h"


void Init_Jauge(){
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b08b      	sub	sp, #44	; 0x2c
 8001330:	af02      	add	r7, sp, #8
	uint16_t jauge_x0 = 281;
 8001332:	f240 1319 	movw	r3, #281	; 0x119
 8001336:	83fb      	strh	r3, [r7, #30]
	uint16_t jauge_x1 = 301;
 8001338:	f240 132d 	movw	r3, #301	; 0x12d
 800133c:	83bb      	strh	r3, [r7, #28]
	uint16_t jauge_y0 = 31;
 800133e:	231f      	movs	r3, #31
 8001340:	837b      	strh	r3, [r7, #26]
	uint16_t jauge_y1 = 211;
 8001342:	23d3      	movs	r3, #211	; 0xd3
 8001344:	833b      	strh	r3, [r7, #24]
	uint16_t rapport = (jauge_y1 - jauge_y0) / 4;
 8001346:	8b3a      	ldrh	r2, [r7, #24]
 8001348:	8b7b      	ldrh	r3, [r7, #26]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	da00      	bge.n	8001352 <Init_Jauge+0x26>
 8001350:	3303      	adds	r3, #3
 8001352:	109b      	asrs	r3, r3, #2
 8001354:	82fb      	strh	r3, [r7, #22]

	uint32_t c0 = ILI9341_COLOR_GREEN;
 8001356:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800135a:	613b      	str	r3, [r7, #16]
	uint32_t c1 = ILI9341_COLOR_YELLOW;
 800135c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001360:	60fb      	str	r3, [r7, #12]
	uint32_t c2 = ILI9341_COLOR_ORANGE;
 8001362:	f64f 33e4 	movw	r3, #64484	; 0xfbe4
 8001366:	60bb      	str	r3, [r7, #8]
	uint32_t c3 = ILI9341_COLOR_RED;
 8001368:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800136c:	607b      	str	r3, [r7, #4]

	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 0* rapport, jauge_x1, jauge_y0 + 1* rapport, c3 );
 800136e:	8b7a      	ldrh	r2, [r7, #26]
 8001370:	8afb      	ldrh	r3, [r7, #22]
 8001372:	4413      	add	r3, r2
 8001374:	b29c      	uxth	r4, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	b29b      	uxth	r3, r3
 800137a:	8bba      	ldrh	r2, [r7, #28]
 800137c:	8b79      	ldrh	r1, [r7, #26]
 800137e:	8bf8      	ldrh	r0, [r7, #30]
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	4623      	mov	r3, r4
 8001384:	f003 f81a 	bl	80043bc <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 1* rapport, jauge_x1, jauge_y0 + 2* rapport, c2 );
 8001388:	8b7a      	ldrh	r2, [r7, #26]
 800138a:	8afb      	ldrh	r3, [r7, #22]
 800138c:	4413      	add	r3, r2
 800138e:	b299      	uxth	r1, r3
 8001390:	8afb      	ldrh	r3, [r7, #22]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	b29a      	uxth	r2, r3
 8001396:	8b7b      	ldrh	r3, [r7, #26]
 8001398:	4413      	add	r3, r2
 800139a:	b29c      	uxth	r4, r3
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	b29b      	uxth	r3, r3
 80013a0:	8bba      	ldrh	r2, [r7, #28]
 80013a2:	8bf8      	ldrh	r0, [r7, #30]
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	4623      	mov	r3, r4
 80013a8:	f003 f808 	bl	80043bc <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 2* rapport, jauge_x1, jauge_y0 + 3* rapport, c1 );
 80013ac:	8afb      	ldrh	r3, [r7, #22]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	8b7b      	ldrh	r3, [r7, #26]
 80013b4:	4413      	add	r3, r2
 80013b6:	b299      	uxth	r1, r3
 80013b8:	8afb      	ldrh	r3, [r7, #22]
 80013ba:	461a      	mov	r2, r3
 80013bc:	0052      	lsls	r2, r2, #1
 80013be:	4413      	add	r3, r2
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	8b7b      	ldrh	r3, [r7, #26]
 80013c4:	4413      	add	r3, r2
 80013c6:	b29c      	uxth	r4, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	8bba      	ldrh	r2, [r7, #28]
 80013ce:	8bf8      	ldrh	r0, [r7, #30]
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	4623      	mov	r3, r4
 80013d4:	f002 fff2 	bl	80043bc <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(jauge_x0, jauge_y0 + 3* rapport, jauge_x1, jauge_y0 + 4* rapport, c0 );
 80013d8:	8afb      	ldrh	r3, [r7, #22]
 80013da:	461a      	mov	r2, r3
 80013dc:	0052      	lsls	r2, r2, #1
 80013de:	4413      	add	r3, r2
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	8b7b      	ldrh	r3, [r7, #26]
 80013e4:	4413      	add	r3, r2
 80013e6:	b299      	uxth	r1, r3
 80013e8:	8afb      	ldrh	r3, [r7, #22]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	8b7b      	ldrh	r3, [r7, #26]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29c      	uxth	r4, r3
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	8bba      	ldrh	r2, [r7, #28]
 80013fa:	8bf8      	ldrh	r0, [r7, #30]
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	4623      	mov	r3, r4
 8001400:	f002 ffdc 	bl	80043bc <ILI9341_DrawFilledRectangle>
	ILI9341_Puts(200,190, "vitesse", &Font_11x18, ILI9341_COLOR_BROWN,ILI9341_COLOR_WHITE);
 8001404:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	f64b 33ca 	movw	r3, #48074	; 0xbbca
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	4b04      	ldr	r3, [pc, #16]	; (8001424 <Init_Jauge+0xf8>)
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <Init_Jauge+0xfc>)
 8001414:	21be      	movs	r1, #190	; 0xbe
 8001416:	20c8      	movs	r0, #200	; 0xc8
 8001418:	f002 fd94 	bl	8003f44 <ILI9341_Puts>

}
 800141c:	bf00      	nop
 800141e:	3724      	adds	r7, #36	; 0x24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd90      	pop	{r4, r7, pc}
 8001424:	20000024 	.word	0x20000024
 8001428:	0800cb10 	.word	0x0800cb10

0800142c <Remplir_Jauge>:


void Remplir_Jauge(uint16_t vitesse){
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b08d      	sub	sp, #52	; 0x34
 8001430:	af06      	add	r7, sp, #24
 8001432:	4603      	mov	r3, r0
 8001434:	80fb      	strh	r3, [r7, #6]
	//debug_printf("vitesse : %d \n", vitesse);
	static uint16_t jauge_precedent = 0;
	uint16_t jauge_x0 = 260;
 8001436:	f44f 7382 	mov.w	r3, #260	; 0x104
 800143a:	82fb      	strh	r3, [r7, #22]
	uint16_t jauge_x1 = 280;
 800143c:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001440:	82bb      	strh	r3, [r7, #20]
	uint16_t jauge_y0 = 30;
 8001442:	231e      	movs	r3, #30
 8001444:	827b      	strh	r3, [r7, #18]
	uint16_t jauge_y1 = 210;
 8001446:	23d2      	movs	r3, #210	; 0xd2
 8001448:	823b      	strh	r3, [r7, #16]
	uint16_t v = vitesse;
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	81fb      	strh	r3, [r7, #14]

	uint16_t vMax = 1000;// a modifier pour les vitesses
 800144e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001452:	81bb      	strh	r3, [r7, #12]
	//uint16_t rapport = (jauge_y1 - jauge_y0) / 4;
	float jauge_actu = ((float)v/vMax);
 8001454:	89fb      	ldrh	r3, [r7, #14]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fbcc 	bl	8000bf4 <__aeabi_ui2f>
 800145c:	4604      	mov	r4, r0
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fbcb 	bl	8000bfc <__aeabi_i2f>
 8001466:	4603      	mov	r3, r0
 8001468:	4619      	mov	r1, r3
 800146a:	4620      	mov	r0, r4
 800146c:	f7ff fcce 	bl	8000e0c <__aeabi_fdiv>
 8001470:	4603      	mov	r3, r0
 8001472:	60bb      	str	r3, [r7, #8]
	jauge_actu = jauge_y1 -( jauge_actu * (jauge_y1-jauge_y0));//pour mettre la vitesse/vMax sur 210-30
 8001474:	8a3b      	ldrh	r3, [r7, #16]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fbc0 	bl	8000bfc <__aeabi_i2f>
 800147c:	4604      	mov	r4, r0
 800147e:	8a3a      	ldrh	r2, [r7, #16]
 8001480:	8a7b      	ldrh	r3, [r7, #18]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fbb9 	bl	8000bfc <__aeabi_i2f>
 800148a:	4603      	mov	r3, r0
 800148c:	68b9      	ldr	r1, [r7, #8]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fc08 	bl	8000ca4 <__aeabi_fmul>
 8001494:	4603      	mov	r3, r0
 8001496:	4619      	mov	r1, r3
 8001498:	4620      	mov	r0, r4
 800149a:	f7ff faf9 	bl	8000a90 <__aeabi_fsub>
 800149e:	4603      	mov	r3, r0
 80014a0:	60bb      	str	r3, [r7, #8]

	ILI9341_DrawLine(jauge_x0,jauge_precedent, jauge_x1, jauge_precedent, ILI9341_COLOR_WHITE );
 80014a2:	4b1d      	ldr	r3, [pc, #116]	; (8001518 <Remplir_Jauge+0xec>)
 80014a4:	8819      	ldrh	r1, [r3, #0]
 80014a6:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <Remplir_Jauge+0xec>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	8aba      	ldrh	r2, [r7, #20]
 80014ac:	8af8      	ldrh	r0, [r7, #22]
 80014ae:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80014b2:	9400      	str	r4, [sp, #0]
 80014b4:	f002 fe6a 	bl	800418c <ILI9341_DrawLine>
	ILI9341_DrawLine(jauge_x0,jauge_actu, jauge_x1, jauge_actu, ILI9341_COLOR_BLACK );
 80014b8:	68b8      	ldr	r0, [r7, #8]
 80014ba:	f7ff fd43 	bl	8000f44 <__aeabi_f2uiz>
 80014be:	4603      	mov	r3, r0
 80014c0:	b29c      	uxth	r4, r3
 80014c2:	68b8      	ldr	r0, [r7, #8]
 80014c4:	f7ff fd3e 	bl	8000f44 <__aeabi_f2uiz>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	8aba      	ldrh	r2, [r7, #20]
 80014ce:	8af8      	ldrh	r0, [r7, #22]
 80014d0:	2100      	movs	r1, #0
 80014d2:	9100      	str	r1, [sp, #0]
 80014d4:	4621      	mov	r1, r4
 80014d6:	f002 fe59 	bl	800418c <ILI9341_DrawLine>

	ILI9341_printf(100,100,&Font_11x18,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE,"vitesse : %d \n jauge : %d \n",v, jauge_actu );
 80014da:	89fc      	ldrh	r4, [r7, #14]
 80014dc:	68b8      	ldr	r0, [r7, #8]
 80014de:	f7fe ffa3 	bl	8000428 <__aeabi_f2d>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014ea:	9402      	str	r4, [sp, #8]
 80014ec:	4b0b      	ldr	r3, [pc, #44]	; (800151c <Remplir_Jauge+0xf0>)
 80014ee:	9301      	str	r3, [sp, #4]
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	231f      	movs	r3, #31
 80014f8:	4a09      	ldr	r2, [pc, #36]	; (8001520 <Remplir_Jauge+0xf4>)
 80014fa:	2164      	movs	r1, #100	; 0x64
 80014fc:	2064      	movs	r0, #100	; 0x64
 80014fe:	f002 ff95 	bl	800442c <ILI9341_printf>

	jauge_precedent = jauge_actu ;
 8001502:	68b8      	ldr	r0, [r7, #8]
 8001504:	f7ff fd1e 	bl	8000f44 <__aeabi_f2uiz>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	4b02      	ldr	r3, [pc, #8]	; (8001518 <Remplir_Jauge+0xec>)
 800150e:	801a      	strh	r2, [r3, #0]
	if (jauge_actu > 6 * dy)
			ILI9341_DrawFilledRectangle(jauge_x0, 6* jauge_y0, jauge_x1, jauge_actu,c5 );*/



}
 8001510:	bf00      	nop
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd90      	pop	{r4, r7, pc}
 8001518:	20000a04 	.word	0x20000a04
 800151c:	0800cb18 	.word	0x0800cb18
 8001520:	20000024 	.word	0x20000024

08001524 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
	if(t)
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <process_ms+0x20>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <process_ms+0x16>
		t--;
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <process_ms+0x20>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	3b01      	subs	r3, #1
 8001536:	4a03      	ldr	r2, [pc, #12]	; (8001544 <process_ms+0x20>)
 8001538:	6013      	str	r3, [r2, #0]
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	20000a08 	.word	0x20000a08

08001548 <main>:


int main(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 800154e:	f002 ffc1 	bl	80044d4 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8001552:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001556:	2001      	movs	r0, #1
 8001558:	f001 fc32 	bl	8002dc0 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 800155c:	2201      	movs	r2, #1
 800155e:	2101      	movs	r1, #1
 8001560:	2001      	movs	r0, #1
 8001562:	f000 fd2b 	bl	8001fbc <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001566:	2303      	movs	r3, #3
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	2300      	movs	r3, #0
 800156c:	2201      	movs	r2, #1
 800156e:	2120      	movs	r1, #32
 8001570:	4863      	ldr	r0, [pc, #396]	; (8001700 <main+0x1b8>)
 8001572:	f000 f9ed 	bl	8001950 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001576:	2303      	movs	r3, #3
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2301      	movs	r3, #1
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001582:	4860      	ldr	r0, [pc, #384]	; (8001704 <main+0x1bc>)
 8001584:	f000 f9e4 	bl	8001950 <BSP_GPIO_PinCfg>

	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001588:	2303      	movs	r3, #3
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	2301      	movs	r3, #1
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001594:	485a      	ldr	r0, [pc, #360]	; (8001700 <main+0x1b8>)
 8001596:	f000 f9db 	bl	8001950 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 800159a:	2303      	movs	r3, #3
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2301      	movs	r3, #1
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a6:	4858      	ldr	r0, [pc, #352]	; (8001708 <main+0x1c0>)
 80015a8:	f000 f9d2 	bl	8001950 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80015ac:	2303      	movs	r3, #3
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	2301      	movs	r3, #1
 80015b2:	2200      	movs	r2, #0
 80015b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b8:	4853      	ldr	r0, [pc, #332]	; (8001708 <main+0x1c0>)
 80015ba:	f000 f9c9 	bl	8001950 <BSP_GPIO_PinCfg>

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_3, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80015be:	2303      	movs	r3, #3
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	2301      	movs	r3, #1
 80015c4:	2200      	movs	r2, #0
 80015c6:	2108      	movs	r1, #8
 80015c8:	484f      	ldr	r0, [pc, #316]	; (8001708 <main+0x1c0>)
 80015ca:	f000 f9c1 	bl	8001950 <BSP_GPIO_PinCfg>

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_4, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80015ce:	2303      	movs	r3, #3
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2301      	movs	r3, #1
 80015d4:	2200      	movs	r2, #0
 80015d6:	2110      	movs	r1, #16
 80015d8:	484b      	ldr	r0, [pc, #300]	; (8001708 <main+0x1c0>)
 80015da:	f000 f9b9 	bl	8001950 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 80015de:	484b      	ldr	r0, [pc, #300]	; (800170c <main+0x1c4>)
 80015e0:	f002 f9a0 	bl	8003924 <Systick_add_callback_function>

#define utilisation_LCD
#ifdef utilisation_LCD
	ILI9341_Init();
 80015e4:	f002 f9c8 	bl	8003978 <ILI9341_Init>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80015e8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80015ec:	f002 fbf2 	bl	8003dd4 <ILI9341_Fill>
	//ILI9341_DrawLine(20,20,20,100,ILI9341_COLOR_RED);
	//ILI9341_Putc(110,11,'x',&Font_11x18,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
	//ILI9341_Putc(15,110,'y',&Font_11x18,ILI9341_COLOR_BLUE,ILI9341_COLOR_WHITE);
	//ILI9341_Puts(200,200, "chaine", &Font_11x18, ILI9341_COLOR_BROWN,ILI9341_COLOR_WHITE);

	ILI9341_DrawRectangle(281,31,301,211,ILI9341_COLOR_RED);
 80015f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	23d3      	movs	r3, #211	; 0xd3
 80015f8:	f240 122d 	movw	r2, #301	; 0x12d
 80015fc:	211f      	movs	r1, #31
 80015fe:	f240 1019 	movw	r0, #281	; 0x119
 8001602:	f002 fea3 	bl	800434c <ILI9341_DrawRectangle>
	SERVO_process_test(pos);
//pour que l'ecran affiche l'angle du servo
#endif

#endif
	SERVO_init();
 8001606:	f000 f887 	bl	8001718 <SERVO_init>
	Init_Jauge();
 800160a:	f7ff fe8f 	bl	800132c <Init_Jauge>
	//uint16_t infrar;
	uint32_t i = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
	uint8_t cnt = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	757b      	strb	r3, [r7, #21]
	uint32_t vitesse = 600;
 8001616:	f44f 7316 	mov.w	r3, #600	; 0x258
 800161a:	61bb      	str	r3, [r7, #24]
	uint32_t vitesse_p = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	613b      	str	r3, [r7, #16]

	uint8_t button = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	73fb      	strb	r3, [r7, #15]
	uint8_t button1 = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	73bb      	strb	r3, [r7, #14]
	uint8_t button2 = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	737b      	strb	r3, [r7, #13]
	uint8_t button3 = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	733b      	strb	r3, [r7, #12]
	uint16_t optique = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	817b      	strh	r3, [r7, #10]


	uint8_t button1_p = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	75fb      	strb	r3, [r7, #23]
	uint8_t button2_p = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	75bb      	strb	r3, [r7, #22]
	uint8_t button3_p = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	727b      	strb	r3, [r7, #9]
	uint16_t optique_p = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	80fb      	strh	r3, [r7, #6]
	//uint8_t button_p;
	Remplir_Jauge(vitesse);
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	b29b      	uxth	r3, r3
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff feef 	bl	800142c <Remplir_Jauge>
	while(1)	//boucle de tche de fond
	{
		//button_p = 1;
		//button = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);

		button1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 800164e:	2110      	movs	r1, #16
 8001650:	482c      	ldr	r0, [pc, #176]	; (8001704 <main+0x1bc>)
 8001652:	f003 fad9 	bl	8004c08 <HAL_GPIO_ReadPin>
 8001656:	4603      	mov	r3, r0
 8001658:	73bb      	strb	r3, [r7, #14]
		button2 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 800165a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165e:	482a      	ldr	r0, [pc, #168]	; (8001708 <main+0x1c0>)
 8001660:	f003 fad2 	bl	8004c08 <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	737b      	strb	r3, [r7, #13]
		button3 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001668:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800166c:	4826      	ldr	r0, [pc, #152]	; (8001708 <main+0x1c0>)
 800166e:	f003 facb 	bl	8004c08 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	733b      	strb	r3, [r7, #12]

		optique = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 8001676:	2108      	movs	r1, #8
 8001678:	4823      	ldr	r0, [pc, #140]	; (8001708 <main+0x1c0>)
 800167a:	f003 fac5 	bl	8004c08 <HAL_GPIO_ReadPin>
 800167e:	4603      	mov	r3, r0
 8001680:	817b      	strh	r3, [r7, #10]

		/*if (optique ){
			debug_printf("optique \n");
		}*/
		//if (i== 10000){
		if ( (button1 ==1)&&(button1_p==0) ){
 8001682:	7bbb      	ldrb	r3, [r7, #14]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d114      	bne.n	80016b2 <main+0x16a>
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d111      	bne.n	80016b2 <main+0x16a>
			if (!(vitesse + 50 >1000)){
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	3332      	adds	r3, #50	; 0x32
 8001692:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001696:	d821      	bhi.n	80016dc <main+0x194>
				vitesse +=50;
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	3332      	adds	r3, #50	; 0x32
 800169c:	61bb      	str	r3, [r7, #24]
				Remplir_Jauge(vitesse);
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fec2 	bl	800142c <Remplir_Jauge>
				debug_printf("vitesse + = %d \n", vitesse);
 80016a8:	69b9      	ldr	r1, [r7, #24]
 80016aa:	4819      	ldr	r0, [pc, #100]	; (8001710 <main+0x1c8>)
 80016ac:	f005 fb9e 	bl	8006dec <printf>
			if (!(vitesse + 50 >1000)){
 80016b0:	e014      	b.n	80016dc <main+0x194>
			}
		}
		else if( (button2 == 1)&&(button2_p==0) ){
 80016b2:	7b7b      	ldrb	r3, [r7, #13]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d111      	bne.n	80016dc <main+0x194>
 80016b8:	7dbb      	ldrb	r3, [r7, #22]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10e      	bne.n	80016dc <main+0x194>
			if (vitesse >50){
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	2b32      	cmp	r3, #50	; 0x32
 80016c2:	d90b      	bls.n	80016dc <main+0x194>
				vitesse -=50;
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	3b32      	subs	r3, #50	; 0x32
 80016c8:	61bb      	str	r3, [r7, #24]
				Remplir_Jauge(vitesse);
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff feac 	bl	800142c <Remplir_Jauge>
				debug_printf("vitesse - = %d \n", vitesse);
 80016d4:	69b9      	ldr	r1, [r7, #24]
 80016d6:	480f      	ldr	r0, [pc, #60]	; (8001714 <main+0x1cc>)
 80016d8:	f005 fb88 	bl	8006dec <printf>
			}
		}
		SERVO_process_test(vitesse);
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 f841 	bl	8001768 <SERVO_process_test>
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0 );
		}*/


		button1_p = button1;
 80016e6:	7bbb      	ldrb	r3, [r7, #14]
 80016e8:	75fb      	strb	r3, [r7, #23]
		button2_p = button2;
 80016ea:	7b7b      	ldrb	r3, [r7, #13]
 80016ec:	75bb      	strb	r3, [r7, #22]
		button3_p = button3;
 80016ee:	7b3b      	ldrb	r3, [r7, #12]
 80016f0:	727b      	strb	r3, [r7, #9]
		optique_p = optique;
 80016f2:	897b      	ldrh	r3, [r7, #10]
 80016f4:	80fb      	strh	r3, [r7, #6]
		i++;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3301      	adds	r3, #1
 80016fa:	61fb      	str	r3, [r7, #28]
		button1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 80016fc:	e7a7      	b.n	800164e <main+0x106>
 80016fe:	bf00      	nop
 8001700:	40010800 	.word	0x40010800
 8001704:	40011000 	.word	0x40011000
 8001708:	40010c00 	.word	0x40010c00
 800170c:	08001525 	.word	0x08001525
 8001710:	0800cb34 	.word	0x0800cb34
 8001714:	0800cb48 	.word	0x0800cb48

08001718 <SERVO_init>:
#include "servo.h"


#define PERIOD_TIMER 10 //ms

void SERVO_init(void){
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1  une priode de 10 ms

	TIMER_run_us(TIMER1_ID, PERIOD_TIMER *1000, FALSE); //10000us = 10ms
 800171e:	2200      	movs	r2, #0
 8001720:	f242 7110 	movw	r1, #10000	; 0x2710
 8001724:	2000      	movs	r0, #0
 8001726:	f000 fe1b 	bl	8002360 <TIMER_run_us>
	//TIMER_run_us(TIMER4_ID, PERIOD_TIMER *1000, FALSE); //10000us = 10ms

	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
 800172a:	2300      	movs	r3, #0
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2300      	movs	r3, #0
 8001730:	2296      	movs	r2, #150	; 0x96
 8001732:	2108      	movs	r1, #8
 8001734:	2000      	movs	r0, #0
 8001736:	f000 ff7f 	bl	8002638 <TIMER_enable_PWM>
	//TIMER_enable_PWM(TIMER4_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);

	//rapport cyclique regl pour une position servo de 50%
	SERVO_set_position(0);
 800173a:	2000      	movs	r0, #0
 800173c:	f000 f803 	bl	8001746 <SERVO_set_position>
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <SERVO_set_position>:

//position est exprime de 0  100.
void SERVO_set_position(uint16_t position){
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	80fb      	strh	r3, [r7, #6]
	//if(position > 100)
		//position = 100; //cretage si l'utilisateur demande plus de 100%

	TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_3,position+100);
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	3364      	adds	r3, #100	; 0x64
 8001754:	b29b      	uxth	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	2108      	movs	r1, #8
 800175a:	2000      	movs	r0, #0
 800175c:	f001 f9e8 	bl	8002b30 <TIMER_set_duty>

		//TODO : mise  jour du rapport cyclique.
		//duty doit tre exprim ici de 100  200 (sur 1000) (pour un rapport cyclique
		//de 10%  20%, cest--dire une dure de pulse de 1  2ms dans la priode de 10ms)
		//Donc on additionne 100  position.
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <SERVO_process_test>:
void SERVO_process_test(uint16_t position)//uint16_t position)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
	static uint16_t;

	//SERVO_set_position(position);
	TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_3,position+100);
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	3364      	adds	r3, #100	; 0x64
 8001776:	b29b      	uxth	r3, r3
 8001778:	461a      	mov	r2, r3
 800177a:	2108      	movs	r1, #8
 800177c:	2000      	movs	r0, #0
 800177e:	f001 f9d7 	bl	8002b30 <TIMER_set_duty>
	HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
 8001782:	200a      	movs	r0, #10
 8001784:	f002 ff08 	bl	8004598 <HAL_Delay>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2201      	movs	r2, #1
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <EXTI_call+0x58>)
 80017a6:	695a      	ldr	r2, [r3, #20]
 80017a8:	89fb      	ldrh	r3, [r7, #14]
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d016      	beq.n	80017de <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80017b0:	4a0d      	ldr	r2, [pc, #52]	; (80017e8 <EXTI_call+0x58>)
 80017b2:	89fb      	ldrh	r3, [r7, #14]
 80017b4:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80017b6:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <EXTI_call+0x5c>)
 80017b8:	881a      	ldrh	r2, [r3, #0]
 80017ba:	89fb      	ldrh	r3, [r7, #14]
 80017bc:	4013      	ands	r3, r2
 80017be:	b29b      	uxth	r3, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00c      	beq.n	80017de <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <EXTI_call+0x60>)
 80017c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <EXTI_call+0x60>)
 80017d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d8:	89fa      	ldrh	r2, [r7, #14]
 80017da:	4610      	mov	r0, r2
 80017dc:	4798      	blx	r3
		}
	}
}
 80017de:	bf00      	nop
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40010400 	.word	0x40010400
 80017ec:	20000a4c 	.word	0x20000a4c
 80017f0:	20000a0c 	.word	0x20000a0c

080017f4 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff ffc9 	bl	8001790 <EXTI_call>
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}

08001802 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001806:	2001      	movs	r0, #1
 8001808:	f7ff ffc2 	bl	8001790 <EXTI_call>
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}

08001810 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001814:	2002      	movs	r0, #2
 8001816:	f7ff ffbb 	bl	8001790 <EXTI_call>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}

0800181e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001822:	2003      	movs	r0, #3
 8001824:	f7ff ffb4 	bl	8001790 <EXTI_call>
}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}

0800182c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001830:	2004      	movs	r0, #4
 8001832:	f7ff ffad 	bl	8001790 <EXTI_call>
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}

0800183a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800183e:	2005      	movs	r0, #5
 8001840:	f7ff ffa6 	bl	8001790 <EXTI_call>
	EXTI_call(6);
 8001844:	2006      	movs	r0, #6
 8001846:	f7ff ffa3 	bl	8001790 <EXTI_call>
	EXTI_call(7);
 800184a:	2007      	movs	r0, #7
 800184c:	f7ff ffa0 	bl	8001790 <EXTI_call>
	EXTI_call(8);
 8001850:	2008      	movs	r0, #8
 8001852:	f7ff ff9d 	bl	8001790 <EXTI_call>
	EXTI_call(9);
 8001856:	2009      	movs	r0, #9
 8001858:	f7ff ff9a 	bl	8001790 <EXTI_call>
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001864:	200a      	movs	r0, #10
 8001866:	f7ff ff93 	bl	8001790 <EXTI_call>
	EXTI_call(11);
 800186a:	200b      	movs	r0, #11
 800186c:	f7ff ff90 	bl	8001790 <EXTI_call>
	EXTI_call(12);
 8001870:	200c      	movs	r0, #12
 8001872:	f7ff ff8d 	bl	8001790 <EXTI_call>
	EXTI_call(13);
 8001876:	200d      	movs	r0, #13
 8001878:	f7ff ff8a 	bl	8001790 <EXTI_call>
	EXTI_call(14);
 800187c:	200e      	movs	r0, #14
 800187e:	f7ff ff87 	bl	8001790 <EXTI_call>
	EXTI_call(15);
 8001882:	200f      	movs	r0, #15
 8001884:	f7ff ff84 	bl	8001790 <EXTI_call>
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}

0800188c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001892:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	4a2c      	ldr	r2, [pc, #176]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 8001898:	f043 0304 	orr.w	r3, r3, #4
 800189c:	6193      	str	r3, [r2, #24]
 800189e:	4b2a      	ldr	r3, [pc, #168]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018aa:	4b27      	ldr	r3, [pc, #156]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	4a26      	ldr	r2, [pc, #152]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018b0:	f043 0308 	orr.w	r3, r3, #8
 80018b4:	6193      	str	r3, [r2, #24]
 80018b6:	4b24      	ldr	r3, [pc, #144]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018c2:	4b21      	ldr	r3, [pc, #132]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	4a20      	ldr	r2, [pc, #128]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018c8:	f043 0310 	orr.w	r3, r3, #16
 80018cc:	6193      	str	r3, [r2, #24]
 80018ce:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80018da:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	4a1a      	ldr	r2, [pc, #104]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018e0:	f043 0320 	orr.w	r3, r3, #32
 80018e4:	6193      	str	r3, [r2, #24]
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f003 0320 	and.w	r3, r3, #32
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	4a14      	ldr	r2, [pc, #80]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 80018f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018fc:	6193      	str	r3, [r2, #24]
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 8001900:	699b      	ldr	r3, [r3, #24]
 8001902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	4a0e      	ldr	r2, [pc, #56]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6193      	str	r3, [r2, #24]
 8001916:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <BSP_GPIO_Enable+0xbc>)
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <BSP_GPIO_Enable+0xc0>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	61fb      	str	r3, [r7, #28]
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800192e:	61fb      	str	r3, [r7, #28]
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001936:	61fb      	str	r3, [r7, #28]
 8001938:	4a04      	ldr	r2, [pc, #16]	; (800194c <BSP_GPIO_Enable+0xc0>)
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	6053      	str	r3, [r2, #4]
#endif
}
 800193e:	bf00      	nop
 8001940:	3724      	adds	r7, #36	; 0x24
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	40021000 	.word	0x40021000
 800194c:	40010000 	.word	0x40010000

08001950 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
 800195c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800196a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800196e:	f107 0310 	add.w	r3, r7, #16
 8001972:	4619      	mov	r1, r3
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f002 ffc3 	bl	8004900 <HAL_GPIO_Init>
}
 800197a:	bf00      	nop
 800197c:	3720      	adds	r7, #32
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001988:	f3bf 8f4f 	dsb	sy
}
 800198c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <__NVIC_SystemReset+0x24>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001996:	4904      	ldr	r1, [pc, #16]	; (80019a8 <__NVIC_SystemReset+0x24>)
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <__NVIC_SystemReset+0x28>)
 800199a:	4313      	orrs	r3, r2
 800199c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800199e:	f3bf 8f4f 	dsb	sy
}
 80019a2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <__NVIC_SystemReset+0x20>
 80019a8:	e000ed00 	.word	0xe000ed00
 80019ac:	05fa0004 	.word	0x05fa0004

080019b0 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	; 0x28
 80019b4:	af02      	add	r7, sp, #8
 80019b6:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a80      	ldr	r2, [pc, #512]	; (8001bbc <SPI_Init+0x20c>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d00a      	beq.n	80019d6 <SPI_Init+0x26>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a7f      	ldr	r2, [pc, #508]	; (8001bc0 <SPI_Init+0x210>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d006      	beq.n	80019d6 <SPI_Init+0x26>
 80019c8:	4a7e      	ldr	r2, [pc, #504]	; (8001bc4 <SPI_Init+0x214>)
 80019ca:	211e      	movs	r1, #30
 80019cc:	487e      	ldr	r0, [pc, #504]	; (8001bc8 <SPI_Init+0x218>)
 80019ce:	f005 fa0d 	bl	8006dec <printf>
 80019d2:	f7ff ffd7 	bl	8001984 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a79      	ldr	r2, [pc, #484]	; (8001bc0 <SPI_Init+0x210>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	bf0c      	ite	eq
 80019de:	2301      	moveq	r3, #1
 80019e0:	2300      	movne	r3, #0
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 80019e6:	7ffb      	ldrb	r3, [r7, #31]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d130      	bne.n	8001a4e <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 80019ec:	4b77      	ldr	r3, [pc, #476]	; (8001bcc <SPI_Init+0x21c>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	4a76      	ldr	r2, [pc, #472]	; (8001bcc <SPI_Init+0x21c>)
 80019f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019f6:	6193      	str	r3, [r2, #24]
 80019f8:	4b74      	ldr	r3, [pc, #464]	; (8001bcc <SPI_Init+0x21c>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a00:	61bb      	str	r3, [r7, #24]
 8001a02:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b71      	ldr	r3, [pc, #452]	; (8001bcc <SPI_Init+0x21c>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a70      	ldr	r2, [pc, #448]	; (8001bcc <SPI_Init+0x21c>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b6e      	ldr	r3, [pc, #440]	; (8001bcc <SPI_Init+0x21c>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2301      	movs	r3, #1
 8001a22:	2202      	movs	r2, #2
 8001a24:	2120      	movs	r1, #32
 8001a26:	486a      	ldr	r0, [pc, #424]	; (8001bd0 <SPI_Init+0x220>)
 8001a28:	f7ff ff92 	bl	8001950 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	2301      	movs	r3, #1
 8001a32:	2200      	movs	r2, #0
 8001a34:	2140      	movs	r1, #64	; 0x40
 8001a36:	4866      	ldr	r0, [pc, #408]	; (8001bd0 <SPI_Init+0x220>)
 8001a38:	f7ff ff8a 	bl	8001950 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	2301      	movs	r3, #1
 8001a42:	2202      	movs	r2, #2
 8001a44:	2180      	movs	r1, #128	; 0x80
 8001a46:	4862      	ldr	r0, [pc, #392]	; (8001bd0 <SPI_Init+0x220>)
 8001a48:	f7ff ff82 	bl	8001950 <BSP_GPIO_PinCfg>
 8001a4c:	e032      	b.n	8001ab4 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001a4e:	4b5f      	ldr	r3, [pc, #380]	; (8001bcc <SPI_Init+0x21c>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	4a5e      	ldr	r2, [pc, #376]	; (8001bcc <SPI_Init+0x21c>)
 8001a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a58:	61d3      	str	r3, [r2, #28]
 8001a5a:	4b5c      	ldr	r3, [pc, #368]	; (8001bcc <SPI_Init+0x21c>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	4b59      	ldr	r3, [pc, #356]	; (8001bcc <SPI_Init+0x21c>)
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	4a58      	ldr	r2, [pc, #352]	; (8001bcc <SPI_Init+0x21c>)
 8001a6c:	f043 0308 	orr.w	r3, r3, #8
 8001a70:	6193      	str	r3, [r2, #24]
 8001a72:	4b56      	ldr	r3, [pc, #344]	; (8001bcc <SPI_Init+0x21c>)
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	f003 0308 	and.w	r3, r3, #8
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001a7e:	2303      	movs	r3, #3
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2301      	movs	r3, #1
 8001a84:	2202      	movs	r2, #2
 8001a86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a8a:	4852      	ldr	r0, [pc, #328]	; (8001bd4 <SPI_Init+0x224>)
 8001a8c:	f7ff ff60 	bl	8001950 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001a90:	2303      	movs	r3, #3
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2301      	movs	r3, #1
 8001a96:	2200      	movs	r2, #0
 8001a98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a9c:	484d      	ldr	r0, [pc, #308]	; (8001bd4 <SPI_Init+0x224>)
 8001a9e:	f7ff ff57 	bl	8001950 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aae:	4849      	ldr	r0, [pc, #292]	; (8001bd4 <SPI_Init+0x224>)
 8001ab0:	f7ff ff4e 	bl	8001950 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001ab4:	7ffb      	ldrb	r3, [r7, #31]
 8001ab6:	4a48      	ldr	r2, [pc, #288]	; (8001bd8 <SPI_Init+0x228>)
 8001ab8:	2158      	movs	r1, #88	; 0x58
 8001aba:	fb01 f303 	mul.w	r3, r1, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001ac4:	7ffb      	ldrb	r3, [r7, #31]
 8001ac6:	4a44      	ldr	r2, [pc, #272]	; (8001bd8 <SPI_Init+0x228>)
 8001ac8:	2158      	movs	r1, #88	; 0x58
 8001aca:	fb01 f303 	mul.w	r3, r1, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	331c      	adds	r3, #28
 8001ad2:	2210      	movs	r2, #16
 8001ad4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ad6:	7ffb      	ldrb	r3, [r7, #31]
 8001ad8:	4a3f      	ldr	r2, [pc, #252]	; (8001bd8 <SPI_Init+0x228>)
 8001ada:	2158      	movs	r1, #88	; 0x58
 8001adc:	fb01 f303 	mul.w	r3, r1, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	3314      	adds	r3, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ae8:	7ffb      	ldrb	r3, [r7, #31]
 8001aea:	4a3b      	ldr	r2, [pc, #236]	; (8001bd8 <SPI_Init+0x228>)
 8001aec:	2158      	movs	r1, #88	; 0x58
 8001aee:	fb01 f303 	mul.w	r3, r1, r3
 8001af2:	4413      	add	r3, r2
 8001af4:	3310      	adds	r3, #16
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001afa:	7ffb      	ldrb	r3, [r7, #31]
 8001afc:	4a36      	ldr	r2, [pc, #216]	; (8001bd8 <SPI_Init+0x228>)
 8001afe:	2158      	movs	r1, #88	; 0x58
 8001b00:	fb01 f303 	mul.w	r3, r1, r3
 8001b04:	4413      	add	r3, r2
 8001b06:	3328      	adds	r3, #40	; 0x28
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001b0c:	7ffb      	ldrb	r3, [r7, #31]
 8001b0e:	4a32      	ldr	r2, [pc, #200]	; (8001bd8 <SPI_Init+0x228>)
 8001b10:	2158      	movs	r1, #88	; 0x58
 8001b12:	fb01 f303 	mul.w	r3, r1, r3
 8001b16:	4413      	add	r3, r2
 8001b18:	332c      	adds	r3, #44	; 0x2c
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001b1e:	7ffb      	ldrb	r3, [r7, #31]
 8001b20:	4a2d      	ldr	r2, [pc, #180]	; (8001bd8 <SPI_Init+0x228>)
 8001b22:	2158      	movs	r1, #88	; 0x58
 8001b24:	fb01 f303 	mul.w	r3, r1, r3
 8001b28:	4413      	add	r3, r2
 8001b2a:	330c      	adds	r3, #12
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001b30:	7ffb      	ldrb	r3, [r7, #31]
 8001b32:	4a29      	ldr	r2, [pc, #164]	; (8001bd8 <SPI_Init+0x228>)
 8001b34:	2158      	movs	r1, #88	; 0x58
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	4413      	add	r3, r2
 8001b3c:	3308      	adds	r3, #8
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b42:	7ffb      	ldrb	r3, [r7, #31]
 8001b44:	4a24      	ldr	r2, [pc, #144]	; (8001bd8 <SPI_Init+0x228>)
 8001b46:	2158      	movs	r1, #88	; 0x58
 8001b48:	fb01 f303 	mul.w	r3, r1, r3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3320      	adds	r3, #32
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001b54:	7ffb      	ldrb	r3, [r7, #31]
 8001b56:	4a20      	ldr	r2, [pc, #128]	; (8001bd8 <SPI_Init+0x228>)
 8001b58:	2158      	movs	r1, #88	; 0x58
 8001b5a:	fb01 f303 	mul.w	r3, r1, r3
 8001b5e:	4413      	add	r3, r2
 8001b60:	3304      	adds	r3, #4
 8001b62:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b66:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001b68:	7ffb      	ldrb	r3, [r7, #31]
 8001b6a:	4a1b      	ldr	r2, [pc, #108]	; (8001bd8 <SPI_Init+0x228>)
 8001b6c:	2158      	movs	r1, #88	; 0x58
 8001b6e:	fb01 f303 	mul.w	r3, r1, r3
 8001b72:	4413      	add	r3, r2
 8001b74:	3318      	adds	r3, #24
 8001b76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b7a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001b7c:	7ffb      	ldrb	r3, [r7, #31]
 8001b7e:	4a16      	ldr	r2, [pc, #88]	; (8001bd8 <SPI_Init+0x228>)
 8001b80:	2158      	movs	r1, #88	; 0x58
 8001b82:	fb01 f303 	mul.w	r3, r1, r3
 8001b86:	4413      	add	r3, r2
 8001b88:	3324      	adds	r3, #36	; 0x24
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001b8e:	7ffb      	ldrb	r3, [r7, #31]
 8001b90:	4a11      	ldr	r2, [pc, #68]	; (8001bd8 <SPI_Init+0x228>)
 8001b92:	2158      	movs	r1, #88	; 0x58
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	3351      	adds	r3, #81	; 0x51
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001ba0:	7ffb      	ldrb	r3, [r7, #31]
 8001ba2:	2258      	movs	r2, #88	; 0x58
 8001ba4:	fb02 f303 	mul.w	r3, r2, r3
 8001ba8:	4a0b      	ldr	r2, [pc, #44]	; (8001bd8 <SPI_Init+0x228>)
 8001baa:	4413      	add	r3, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 fe65 	bl	800587c <HAL_SPI_Init>
}
 8001bb2:	bf00      	nop
 8001bb4:	3720      	adds	r7, #32
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40013000 	.word	0x40013000
 8001bc0:	40003800 	.word	0x40003800
 8001bc4:	0800cb5c 	.word	0x0800cb5c
 8001bc8:	0800cb7c 	.word	0x0800cb7c
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40010800 	.word	0x40010800
 8001bd4:	40010c00 	.word	0x40010c00
 8001bd8:	20000a50 	.word	0x20000a50

08001bdc <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	460b      	mov	r3, r1
 8001be6:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a12      	ldr	r2, [pc, #72]	; (8001c34 <SPI_WriteNoRegister+0x58>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d00a      	beq.n	8001c06 <SPI_WriteNoRegister+0x2a>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a11      	ldr	r2, [pc, #68]	; (8001c38 <SPI_WriteNoRegister+0x5c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d006      	beq.n	8001c06 <SPI_WriteNoRegister+0x2a>
 8001bf8:	4a10      	ldr	r2, [pc, #64]	; (8001c3c <SPI_WriteNoRegister+0x60>)
 8001bfa:	217f      	movs	r1, #127	; 0x7f
 8001bfc:	4810      	ldr	r0, [pc, #64]	; (8001c40 <SPI_WriteNoRegister+0x64>)
 8001bfe:	f005 f8f5 	bl	8006dec <printf>
 8001c02:	f7ff febf 	bl	8001984 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a0b      	ldr	r2, [pc, #44]	; (8001c38 <SPI_WriteNoRegister+0x5c>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	bf0c      	ite	eq
 8001c0e:	2301      	moveq	r3, #1
 8001c10:	2300      	movne	r3, #0
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001c16:	7bfb      	ldrb	r3, [r7, #15]
 8001c18:	2258      	movs	r2, #88	; 0x58
 8001c1a:	fb02 f303 	mul.w	r3, r2, r3
 8001c1e:	4a09      	ldr	r2, [pc, #36]	; (8001c44 <SPI_WriteNoRegister+0x68>)
 8001c20:	1898      	adds	r0, r3, r2
 8001c22:	1cf9      	adds	r1, r7, #3
 8001c24:	2364      	movs	r3, #100	; 0x64
 8001c26:	2201      	movs	r2, #1
 8001c28:	f003 fc41 	bl	80054ae <HAL_SPI_Transmit>
}
 8001c2c:	bf00      	nop
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40013000 	.word	0x40013000
 8001c38:	40003800 	.word	0x40003800
 8001c3c:	0800cb5c 	.word	0x0800cb5c
 8001c40:	0800cb7c 	.word	0x0800cb7c
 8001c44:	20000a50 	.word	0x20000a50

08001c48 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	4613      	mov	r3, r2
 8001c54:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	4a12      	ldr	r2, [pc, #72]	; (8001ca4 <SPI_WriteMultiNoRegister+0x5c>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00a      	beq.n	8001c74 <SPI_WriteMultiNoRegister+0x2c>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4a11      	ldr	r2, [pc, #68]	; (8001ca8 <SPI_WriteMultiNoRegister+0x60>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d006      	beq.n	8001c74 <SPI_WriteMultiNoRegister+0x2c>
 8001c66:	4a11      	ldr	r2, [pc, #68]	; (8001cac <SPI_WriteMultiNoRegister+0x64>)
 8001c68:	218c      	movs	r1, #140	; 0x8c
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <SPI_WriteMultiNoRegister+0x68>)
 8001c6c:	f005 f8be 	bl	8006dec <printf>
 8001c70:	f7ff fe88 	bl	8001984 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4a0c      	ldr	r2, [pc, #48]	; (8001ca8 <SPI_WriteMultiNoRegister+0x60>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	bf0c      	ite	eq
 8001c7c:	2301      	moveq	r3, #1
 8001c7e:	2300      	movne	r3, #0
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001c84:	7dfb      	ldrb	r3, [r7, #23]
 8001c86:	2258      	movs	r2, #88	; 0x58
 8001c88:	fb02 f303 	mul.w	r3, r2, r3
 8001c8c:	4a09      	ldr	r2, [pc, #36]	; (8001cb4 <SPI_WriteMultiNoRegister+0x6c>)
 8001c8e:	1898      	adds	r0, r3, r2
 8001c90:	88fa      	ldrh	r2, [r7, #6]
 8001c92:	2364      	movs	r3, #100	; 0x64
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	f003 fc0a 	bl	80054ae <HAL_SPI_Transmit>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40013000 	.word	0x40013000
 8001ca8:	40003800 	.word	0x40003800
 8001cac:	0800cb5c 	.word	0x0800cb5c
 8001cb0:	0800cb7c 	.word	0x0800cb7c
 8001cb4:	20000a50 	.word	0x20000a50

08001cb8 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	bf14      	ite	ne
 8001cd0:	2301      	movne	r3, #1
 8001cd2:	2300      	moveq	r3, #0
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	4a1e      	ldr	r2, [pc, #120]	; (8001d54 <TM_SPI_SetDataSize+0x9c>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	bf0c      	ite	eq
 8001ce0:	2301      	moveq	r3, #1
 8001ce2:	2300      	movne	r3, #0
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d110      	bne.n	8001d1c <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001cfa:	7bbb      	ldrb	r3, [r7, #14]
 8001cfc:	4a16      	ldr	r2, [pc, #88]	; (8001d58 <TM_SPI_SetDataSize+0xa0>)
 8001cfe:	2158      	movs	r1, #88	; 0x58
 8001d00:	fb01 f303 	mul.w	r3, r1, r3
 8001d04:	4413      	add	r3, r2
 8001d06:	330c      	adds	r3, #12
 8001d08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d0c:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	e00e      	b.n	8001d3a <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001d1c:	7bbb      	ldrb	r3, [r7, #14]
 8001d1e:	4a0e      	ldr	r2, [pc, #56]	; (8001d58 <TM_SPI_SetDataSize+0xa0>)
 8001d20:	2158      	movs	r1, #88	; 0x58
 8001d22:	fb01 f303 	mul.w	r3, r1, r3
 8001d26:	4413      	add	r3, r2
 8001d28:	330c      	adds	r3, #12
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40003800 	.word	0x40003800
 8001d58:	20000a50 	.word	0x20000a50

08001d5c <__NVIC_SystemReset>:
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001d60:	f3bf 8f4f 	dsb	sy
}
 8001d64:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <__NVIC_SystemReset+0x24>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001d6e:	4904      	ldr	r1, [pc, #16]	; (8001d80 <__NVIC_SystemReset+0x24>)
 8001d70:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <__NVIC_SystemReset+0x28>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d76:	f3bf 8f4f 	dsb	sy
}
 8001d7a:	bf00      	nop
    __NOP();
 8001d7c:	bf00      	nop
 8001d7e:	e7fd      	b.n	8001d7c <__NVIC_SystemReset+0x20>
 8001d80:	e000ed00 	.word	0xe000ed00
 8001d84:	05fa0004 	.word	0x05fa0004

08001d88 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001d8c:	f7ff fd7e 	bl	800188c <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001d90:	4b25      	ldr	r3, [pc, #148]	; (8001e28 <HAL_MspInit+0xa0>)
 8001d92:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001d96:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001d98:	4b23      	ldr	r3, [pc, #140]	; (8001e28 <HAL_MspInit+0xa0>)
 8001d9a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001d9e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001da0:	4b21      	ldr	r3, [pc, #132]	; (8001e28 <HAL_MspInit+0xa0>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001da6:	4b20      	ldr	r3, [pc, #128]	; (8001e28 <HAL_MspInit+0xa0>)
 8001da8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001dac:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001dae:	4b1f      	ldr	r3, [pc, #124]	; (8001e2c <HAL_MspInit+0xa4>)
 8001db0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001db4:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001db6:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <HAL_MspInit+0xa4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001dbc:	4b1b      	ldr	r3, [pc, #108]	; (8001e2c <HAL_MspInit+0xa4>)
 8001dbe:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001dc2:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001dc4:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_MspInit+0xa4>)
 8001dc6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001dca:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001dcc:	4b18      	ldr	r3, [pc, #96]	; (8001e30 <HAL_MspInit+0xa8>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <HAL_MspInit+0xa8>)
 8001dd4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001dd8:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001dda:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <HAL_MspInit+0xa8>)
 8001ddc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001de0:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <HAL_MspInit+0xa8>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_MspInit+0xac>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <HAL_MspInit+0xac>)
 8001df0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001df4:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <HAL_MspInit+0xac>)
 8001df8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001dfc:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	; (8001e34 <HAL_MspInit+0xac>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001e04:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <HAL_MspInit+0xb0>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001e0a:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <HAL_MspInit+0xb0>)
 8001e0c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001e10:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <HAL_MspInit+0xb0>)
 8001e14:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001e18:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001e1a:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <HAL_MspInit+0xb0>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001e20:	f000 f813 	bl	8001e4a <SYS_ClockConfig>
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40010800 	.word	0x40010800
 8001e2c:	40010c00 	.word	0x40010c00
 8001e30:	40011000 	.word	0x40011000
 8001e34:	40011400 	.word	0x40011400
 8001e38:	40011800 	.word	0x40011800

08001e3c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f002 fc99 	bl	8004778 <HAL_NVIC_SetPriorityGrouping>
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b090      	sub	sp, #64	; 0x40
 8001e4e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001e50:	f107 0318 	add.w	r3, r7, #24
 8001e54:	2228      	movs	r2, #40	; 0x28
 8001e56:	2100      	movs	r1, #0
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f004 ffb3 	bl	8006dc4 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e62:	2300      	movs	r3, #0
 8001e64:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001e66:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e70:	2310      	movs	r3, #16
 8001e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001e74:	2301      	movs	r3, #1
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001e80:	f107 0318 	add.w	r3, r7, #24
 8001e84:	4618      	mov	r0, r3
 8001e86:	f002 feef 	bl	8004c68 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e92:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001e9c:	230f      	movs	r3, #15
 8001e9e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f003 f961 	bl	800516c <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001eaa:	f001 fc7d 	bl	80037a8 <SystemCoreClockUpdate>
}
 8001eae:	bf00      	nop
 8001eb0:	3740      	adds	r7, #64	; 0x40
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	4902      	ldr	r1, [pc, #8]	; (8001ecc <_exit+0x14>)
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	f000 f8db 	bl	8002080 <_write>
	while (1) {
 8001eca:	e7fe      	b.n	8001eca <_exit+0x12>
 8001ecc:	0800cbb8 	.word	0x0800cbb8

08001ed0 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ee0:	605a      	str	r2, [r3, #4]
	return 0;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr

08001eee <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
	return 1;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f06:	f004 fcef 	bl	80068e8 <__errno>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2216      	movs	r2, #22
 8001f0e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <_sbrk+0x50>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d102      	bne.n	8001f32 <_sbrk+0x16>
		heap_end = &end;
 8001f2c:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <_sbrk+0x50>)
 8001f2e:	4a10      	ldr	r2, [pc, #64]	; (8001f70 <_sbrk+0x54>)
 8001f30:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <_sbrk+0x50>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <_sbrk+0x50>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4413      	add	r3, r2
 8001f40:	466a      	mov	r2, sp
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d907      	bls.n	8001f56 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001f46:	f004 fccf 	bl	80068e8 <__errno>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	220c      	movs	r2, #12
 8001f4e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001f50:	f04f 33ff 	mov.w	r3, #4294967295
 8001f54:	e006      	b.n	8001f64 <_sbrk+0x48>
	}

	heap_end += incr;
 8001f56:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <_sbrk+0x50>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	4a03      	ldr	r2, [pc, #12]	; (8001f6c <_sbrk+0x50>)
 8001f60:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001f62:	68fb      	ldr	r3, [r7, #12]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000b08 	.word	0x20000b08
 8001f70:	20000fb8 	.word	0x20000fb8

08001f74 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001f7e:	f004 fcb3 	bl	80068e8 <__errno>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001f88:	6838      	ldr	r0, [r7, #0]
 8001f8a:	f7ff ffc7 	bl	8001f1c <_sbrk>
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f96:	d10b      	bne.n	8001fb0 <_sbrk_r+0x3c>
 8001f98:	f004 fca6 	bl	80068e8 <__errno>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001fa4:	f004 fca0 	bl	80068e8 <__errno>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	601a      	str	r2, [r3, #0]
  return ret;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	71bb      	strb	r3, [r7, #6]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001fce:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <SYS_set_std_usart+0x34>)
 8001fd0:	4a08      	ldr	r2, [pc, #32]	; (8001ff4 <SYS_set_std_usart+0x38>)
 8001fd2:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001fd4:	4a08      	ldr	r2, [pc, #32]	; (8001ff8 <SYS_set_std_usart+0x3c>)
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001fda:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <SYS_set_std_usart+0x40>)
 8001fdc:	79bb      	ldrb	r3, [r7, #6]
 8001fde:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <SYS_set_std_usart+0x44>)
 8001fe2:	797b      	ldrb	r3, [r7, #5]
 8001fe4:	7013      	strb	r3, [r2, #0]
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	20000b04 	.word	0x20000b04
 8001ff4:	e5e0e5e0 	.word	0xe5e0e5e0
 8001ff8:	20000b02 	.word	0x20000b02
 8001ffc:	20000b00 	.word	0x20000b00
 8002000:	20000b01 	.word	0x20000b01

08002004 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d122      	bne.n	8002060 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	e01a      	b.n	8002056 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002020:	bf00      	nop
 8002022:	4b16      	ldr	r3, [pc, #88]	; (800207c <_read+0x78>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f000 ff9a 	bl	8002f60 <UART_data_ready>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0f7      	beq.n	8002022 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002032:	4b12      	ldr	r3, [pc, #72]	; (800207c <_read+0x78>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f000 ffb0 	bl	8002f9c <UART_get_next_byte>
 800203c:	4603      	mov	r3, r0
 800203e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	60ba      	str	r2, [r7, #8]
 8002046:	7dfa      	ldrb	r2, [r7, #23]
 8002048:	701a      	strb	r2, [r3, #0]
				num++;
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	3301      	adds	r3, #1
 800204e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	3301      	adds	r3, #1
 8002054:	61fb      	str	r3, [r7, #28]
 8002056:	69fa      	ldr	r2, [r7, #28]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbe0      	blt.n	8002020 <_read+0x1c>
			}
			break;
 800205e:	e007      	b.n	8002070 <_read+0x6c>
		default:
			errno = EBADF;
 8002060:	f004 fc42 	bl	80068e8 <__errno>
 8002064:	4603      	mov	r3, r0
 8002066:	2209      	movs	r2, #9
 8002068:	601a      	str	r2, [r3, #0]
			return -1;
 800206a:	f04f 33ff 	mov.w	r3, #4294967295
 800206e:	e000      	b.n	8002072 <_read+0x6e>
	}
	return num;
 8002070:	69bb      	ldr	r3, [r7, #24]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3720      	adds	r7, #32
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000b02 	.word	0x20000b02

08002080 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d003      	beq.n	800209a <_write+0x1a>
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b02      	cmp	r3, #2
 8002096:	d014      	beq.n	80020c2 <_write+0x42>
 8002098:	e027      	b.n	80020ea <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	e00b      	b.n	80020b8 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80020a0:	4b18      	ldr	r3, [pc, #96]	; (8002104 <_write+0x84>)
 80020a2:	7818      	ldrb	r0, [r3, #0]
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	60ba      	str	r2, [r7, #8]
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	f000 ffd1 	bl	8003054 <UART_putc>
			for (n = 0; n < len; n++)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	3301      	adds	r3, #1
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	697a      	ldr	r2, [r7, #20]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	429a      	cmp	r2, r3
 80020be:	dbef      	blt.n	80020a0 <_write+0x20>
#endif
			}
			break;
 80020c0:	e01b      	b.n	80020fa <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	e00b      	b.n	80020e0 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80020c8:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <_write+0x88>)
 80020ca:	7818      	ldrb	r0, [r3, #0]
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	60ba      	str	r2, [r7, #8]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	4619      	mov	r1, r3
 80020d6:	f000 ffbd 	bl	8003054 <UART_putc>
			for (n = 0; n < len; n++)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	3301      	adds	r3, #1
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	697a      	ldr	r2, [r7, #20]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	dbef      	blt.n	80020c8 <_write+0x48>
#endif
			}
			break;
 80020e8:	e007      	b.n	80020fa <_write+0x7a>
		default:
			errno = EBADF;
 80020ea:	f004 fbfd 	bl	80068e8 <__errno>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2209      	movs	r2, #9
 80020f2:	601a      	str	r2, [r3, #0]
			return -1;
 80020f4:	f04f 33ff 	mov.w	r3, #4294967295
 80020f8:	e000      	b.n	80020fc <_write+0x7c>
	}
	return len;
 80020fa:	687b      	ldr	r3, [r7, #4]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000b00 	.word	0x20000b00
 8002108:	20000b01 	.word	0x20000b01

0800210c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 800210c:	b40f      	push	{r0, r1, r2, r3}
 800210e:	b580      	push	{r7, lr}
 8002110:	b0c2      	sub	sp, #264	; 0x108
 8002112:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002114:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002118:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 800211c:	4638      	mov	r0, r7
 800211e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002122:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800212a:	f007 fb95 	bl	8009858 <vsnprintf>
 800212e:	4603      	mov	r3, r0
 8002130:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002134:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002138:	2bff      	cmp	r3, #255	; 0xff
 800213a:	d902      	bls.n	8002142 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 800213c:	23ff      	movs	r3, #255	; 0xff
 800213e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002142:	463b      	mov	r3, r7
 8002144:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002148:	4619      	mov	r1, r3
 800214a:	2001      	movs	r0, #1
 800214c:	f000 ffc4 	bl	80030d8 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002154:	4618      	mov	r0, r3
 8002156:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800215a:	46bd      	mov	sp, r7
 800215c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002160:	b004      	add	sp, #16
 8002162:	4770      	bx	lr

08002164 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800216e:	4b51      	ldr	r3, [pc, #324]	; (80022b4 <dump_trap_info+0x150>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a51      	ldr	r2, [pc, #324]	; (80022b8 <dump_trap_info+0x154>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d001      	beq.n	800217c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002178:	f7ff fdf0 	bl	8001d5c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800217c:	f3ef 8305 	mrs	r3, IPSR
 8002180:	60fb      	str	r3, [r7, #12]
  return(result);
 8002182:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002184:	b2db      	uxtb	r3, r3
 8002186:	4619      	mov	r1, r3
 8002188:	484c      	ldr	r0, [pc, #304]	; (80022bc <dump_trap_info+0x158>)
 800218a:	f7ff ffbf 	bl	800210c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002198:	4849      	ldr	r0, [pc, #292]	; (80022c0 <dump_trap_info+0x15c>)
 800219a:	f7ff ffb7 	bl	800210c <dump_printf>
 800219e:	e002      	b.n	80021a6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80021a0:	4848      	ldr	r0, [pc, #288]	; (80022c4 <dump_trap_info+0x160>)
 80021a2:	f7ff ffb3 	bl	800210c <dump_printf>

	int offset, i;
	offset = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80021aa:	4847      	ldr	r0, [pc, #284]	; (80022c8 <dump_trap_info+0x164>)
 80021ac:	f7ff ffae 	bl	800210c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	4413      	add	r3, r2
 80021b8:	6819      	ldr	r1, [r3, #0]
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	3301      	adds	r3, #1
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	461a      	mov	r2, r3
 80021c8:	4840      	ldr	r0, [pc, #256]	; (80022cc <dump_trap_info+0x168>)
 80021ca:	f7ff ff9f 	bl	800210c <dump_printf>
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	3302      	adds	r3, #2
 80021d2:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	4413      	add	r3, r2
 80021dc:	6819      	ldr	r1, [r3, #0]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	3301      	adds	r3, #1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4413      	add	r3, r2
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4838      	ldr	r0, [pc, #224]	; (80022d0 <dump_trap_info+0x16c>)
 80021ee:	f7ff ff8d 	bl	800210c <dump_printf>
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	3302      	adds	r3, #2
 80021f6:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	617a      	str	r2, [r7, #20]
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4413      	add	r3, r2
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4619      	mov	r1, r3
 8002208:	4832      	ldr	r0, [pc, #200]	; (80022d4 <dump_trap_info+0x170>)
 800220a:	f7ff ff7f 	bl	800210c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	1c5a      	adds	r2, r3, #1
 8002212:	617a      	str	r2, [r7, #20]
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4619      	mov	r1, r3
 800221e:	482e      	ldr	r0, [pc, #184]	; (80022d8 <dump_trap_info+0x174>)
 8002220:	f7ff ff74 	bl	800210c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	617a      	str	r2, [r7, #20]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	4413      	add	r3, r2
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4619      	mov	r1, r3
 8002234:	4829      	ldr	r0, [pc, #164]	; (80022dc <dump_trap_info+0x178>)
 8002236:	f7ff ff69 	bl	800210c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	1c5a      	adds	r2, r3, #1
 800223e:	617a      	str	r2, [r7, #20]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	4825      	ldr	r0, [pc, #148]	; (80022e0 <dump_trap_info+0x17c>)
 800224c:	f7ff ff5e 	bl	800210c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002250:	4824      	ldr	r0, [pc, #144]	; (80022e4 <dump_trap_info+0x180>)
 8002252:	f7ff ff5b 	bl	800210c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	e019      	b.n	8002290 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	3301      	adds	r3, #1
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d105      	bne.n	8002274 <dump_trap_info+0x110>
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <dump_trap_info+0x110>
			dump_printf("\n");
 800226e:	481e      	ldr	r0, [pc, #120]	; (80022e8 <dump_trap_info+0x184>)
 8002270:	f7ff ff4c 	bl	800210c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	617a      	str	r2, [r7, #20]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	4413      	add	r3, r2
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	4819      	ldr	r0, [pc, #100]	; (80022ec <dump_trap_info+0x188>)
 8002286:	f7ff ff41 	bl	800210c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	3301      	adds	r3, #1
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	2b1f      	cmp	r3, #31
 8002294:	dc06      	bgt.n	80022a4 <dump_trap_info+0x140>
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	4a14      	ldr	r2, [pc, #80]	; (80022f0 <dump_trap_info+0x18c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d3db      	bcc.n	800225c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80022a4:	4810      	ldr	r0, [pc, #64]	; (80022e8 <dump_trap_info+0x184>)
 80022a6:	f7ff ff31 	bl	800210c <dump_printf>
	dump_printf("END of Fault Handler\n");
 80022aa:	4812      	ldr	r0, [pc, #72]	; (80022f4 <dump_trap_info+0x190>)
 80022ac:	f7ff ff2e 	bl	800210c <dump_printf>
	while(1);
 80022b0:	e7fe      	b.n	80022b0 <dump_trap_info+0x14c>
 80022b2:	bf00      	nop
 80022b4:	20000b04 	.word	0x20000b04
 80022b8:	e5e0e5e0 	.word	0xe5e0e5e0
 80022bc:	0800cbfc 	.word	0x0800cbfc
 80022c0:	0800cc1c 	.word	0x0800cc1c
 80022c4:	0800cc34 	.word	0x0800cc34
 80022c8:	0800cc50 	.word	0x0800cc50
 80022cc:	0800cc64 	.word	0x0800cc64
 80022d0:	0800cc84 	.word	0x0800cc84
 80022d4:	0800cca4 	.word	0x0800cca4
 80022d8:	0800ccb4 	.word	0x0800ccb4
 80022dc:	0800ccc8 	.word	0x0800ccc8
 80022e0:	0800ccdc 	.word	0x0800ccdc
 80022e4:	0800ccf0 	.word	0x0800ccf0
 80022e8:	0800cd00 	.word	0x0800cd00
 80022ec:	0800cd04 	.word	0x0800cd04
 80022f0:	20005000 	.word	0x20005000
 80022f4:	0800cd10 	.word	0x0800cd10

080022f8 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80022f8:	f01e 0f04 	tst.w	lr, #4
 80022fc:	bf0c      	ite	eq
 80022fe:	f3ef 8008 	mrseq	r0, MSP
 8002302:	f3ef 8009 	mrsne	r0, PSP
 8002306:	4671      	mov	r1, lr
 8002308:	f7ff bf2c 	b.w	8002164 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 800230c:	bf00      	nop
	...

08002310 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002314:	4802      	ldr	r0, [pc, #8]	; (8002320 <NMI_Handler+0x10>)
 8002316:	f7ff fef9 	bl	800210c <dump_printf>
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	0800cd28 	.word	0x0800cd28

08002324 <SVC_Handler>:

void SVC_Handler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002328:	4802      	ldr	r0, [pc, #8]	; (8002334 <SVC_Handler+0x10>)
 800232a:	f7ff feef 	bl	800210c <dump_printf>
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	0800cd3c 	.word	0x0800cd3c

08002338 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 800233c:	4802      	ldr	r0, [pc, #8]	; (8002348 <DebugMon_Handler+0x10>)
 800233e:	f7ff fee5 	bl	800210c <dump_printf>
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	0800cd5c 	.word	0x0800cd5c

0800234c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002350:	4802      	ldr	r0, [pc, #8]	; (800235c <PendSV_Handler+0x10>)
 8002352:	f7ff fedb 	bl	800210c <dump_printf>
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	0800cd78 	.word	0x0800cd78

08002360 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002364:	b096      	sub	sp, #88	; 0x58
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	6239      	str	r1, [r7, #32]
 800236c:	61fa      	str	r2, [r7, #28]
 800236e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002372:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002376:	2b03      	cmp	r3, #3
 8002378:	d83e      	bhi.n	80023f8 <TIMER_run_us+0x98>
 800237a:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <TIMER_run_us+0x20>)
 800237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002380:	08002391 	.word	0x08002391
 8002384:	080023ab 	.word	0x080023ab
 8002388:	080023c5 	.word	0x080023c5
 800238c:	080023df 	.word	0x080023df
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002390:	4ba5      	ldr	r3, [pc, #660]	; (8002628 <TIMER_run_us+0x2c8>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4aa4      	ldr	r2, [pc, #656]	; (8002628 <TIMER_run_us+0x2c8>)
 8002396:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800239a:	6193      	str	r3, [r2, #24]
 800239c:	4ba2      	ldr	r3, [pc, #648]	; (8002628 <TIMER_run_us+0x2c8>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023a4:	637b      	str	r3, [r7, #52]	; 0x34
 80023a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
			break;
 80023a8:	e027      	b.n	80023fa <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80023aa:	4b9f      	ldr	r3, [pc, #636]	; (8002628 <TIMER_run_us+0x2c8>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	4a9e      	ldr	r2, [pc, #632]	; (8002628 <TIMER_run_us+0x2c8>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	61d3      	str	r3, [r2, #28]
 80023b6:	4b9c      	ldr	r3, [pc, #624]	; (8002628 <TIMER_run_us+0x2c8>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	633b      	str	r3, [r7, #48]	; 0x30
 80023c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
			break;
 80023c2:	e01a      	b.n	80023fa <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80023c4:	4b98      	ldr	r3, [pc, #608]	; (8002628 <TIMER_run_us+0x2c8>)
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	4a97      	ldr	r2, [pc, #604]	; (8002628 <TIMER_run_us+0x2c8>)
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	61d3      	str	r3, [r2, #28]
 80023d0:	4b95      	ldr	r3, [pc, #596]	; (8002628 <TIMER_run_us+0x2c8>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			break;
 80023dc:	e00d      	b.n	80023fa <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80023de:	4b92      	ldr	r3, [pc, #584]	; (8002628 <TIMER_run_us+0x2c8>)
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	4a91      	ldr	r2, [pc, #580]	; (8002628 <TIMER_run_us+0x2c8>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	61d3      	str	r3, [r2, #28]
 80023ea:	4b8f      	ldr	r3, [pc, #572]	; (8002628 <TIMER_run_us+0x2c8>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80023f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
			break;
 80023f6:	e000      	b.n	80023fa <TIMER_run_us+0x9a>
		default:
			break;
 80023f8:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80023fa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80023fe:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 8002402:	4b8a      	ldr	r3, [pc, #552]	; (800262c <TIMER_run_us+0x2cc>)
 8002404:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002408:	4a89      	ldr	r2, [pc, #548]	; (8002630 <TIMER_run_us+0x2d0>)
 800240a:	0183      	lsls	r3, r0, #6
 800240c:	4413      	add	r3, r2
 800240e:	6019      	str	r1, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10d      	bne.n	8002434 <TIMER_run_us+0xd4>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002418:	f003 f80e 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 800241c:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800241e:	4b82      	ldr	r3, [pc, #520]	; (8002628 <TIMER_run_us+0x2c8>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	0adb      	lsrs	r3, r3, #11
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	2b00      	cmp	r3, #0
 800242a:	d010      	beq.n	800244e <TIMER_run_us+0xee>
			freq *= 2;
 800242c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	657b      	str	r3, [r7, #84]	; 0x54
 8002432:	e00c      	b.n	800244e <TIMER_run_us+0xee>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002434:	f002 ffec 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 8002438:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 800243a:	4b7b      	ldr	r3, [pc, #492]	; (8002628 <TIMER_run_us+0x2c8>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	0a1b      	lsrs	r3, r3, #8
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <TIMER_run_us+0xee>
			freq *= 2;
 8002448:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	657b      	str	r3, [r7, #84]	; 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800244e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002450:	2200      	movs	r2, #0
 8002452:	613b      	str	r3, [r7, #16]
 8002454:	617a      	str	r2, [r7, #20]
 8002456:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800245a:	a171      	add	r1, pc, #452	; (adr r1, 8002620 <TIMER_run_us+0x2c0>)
 800245c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002460:	f7fe fd90 	bl	8000f84 <__aeabi_ldivmod>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
 8002468:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	2200      	movs	r2, #0
 8002470:	469a      	mov	sl, r3
 8002472:	4693      	mov	fp, r2
 8002474:	4652      	mov	r2, sl
 8002476:	465b      	mov	r3, fp
 8002478:	f04f 0000 	mov.w	r0, #0
 800247c:	f04f 0100 	mov.w	r1, #0
 8002480:	0159      	lsls	r1, r3, #5
 8002482:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002486:	0150      	lsls	r0, r2, #5
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	ebb2 040a 	subs.w	r4, r2, sl
 8002490:	eb63 050b 	sbc.w	r5, r3, fp
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	026b      	lsls	r3, r5, #9
 800249e:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80024a2:	0262      	lsls	r2, r4, #9
 80024a4:	4614      	mov	r4, r2
 80024a6:	461d      	mov	r5, r3
 80024a8:	eb14 080a 	adds.w	r8, r4, sl
 80024ac:	eb45 090b 	adc.w	r9, r5, fp
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024bc:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024c0:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80024c4:	ebb2 0108 	subs.w	r1, r2, r8
 80024c8:	6039      	str	r1, [r7, #0]
 80024ca:	eb63 0309 	sbc.w	r3, r3, r9
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80024d4:	461a      	mov	r2, r3
 80024d6:	eb12 020a 	adds.w	r2, r2, sl
 80024da:	60ba      	str	r2, [r7, #8]
 80024dc:	4623      	mov	r3, r4
 80024de:	eb43 030b 	adc.w	r3, r3, fp
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80024e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024ec:	f7fe fd9a 	bl	8001024 <__aeabi_uldivmod>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if(period > 65536)
 80024f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80024fc:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8002500:	f173 0300 	sbcs.w	r3, r3, #0
 8002504:	d32b      	bcc.n	800255e <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 8002506:	2301      	movs	r3, #1
 8002508:	647b      	str	r3, [r7, #68]	; 0x44
		while(period > 65536)
 800250a:	e00e      	b.n	800252a <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 800250c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	647b      	str	r3, [r7, #68]	; 0x44
			period /= 2;
 8002512:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002516:	f04f 0200 	mov.w	r2, #0
 800251a:	f04f 0300 	mov.w	r3, #0
 800251e:	0842      	lsrs	r2, r0, #1
 8002520:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002524:	084b      	lsrs	r3, r1, #1
 8002526:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		while(period > 65536)
 800252a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800252e:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8002532:	f173 0300 	sbcs.w	r3, r3, #0
 8002536:	d2e9      	bcs.n	800250c <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800253c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800253e:	3a01      	subs	r2, #1
 8002540:	493b      	ldr	r1, [pc, #236]	; (8002630 <TIMER_run_us+0x2d0>)
 8002542:	019b      	lsls	r3, r3, #6
 8002544:	440b      	add	r3, r1
 8002546:	3304      	adds	r3, #4
 8002548:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 800254a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800254c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002550:	3a01      	subs	r2, #1
 8002552:	4937      	ldr	r1, [pc, #220]	; (8002630 <TIMER_run_us+0x2d0>)
 8002554:	019b      	lsls	r3, r3, #6
 8002556:	440b      	add	r3, r1
 8002558:	330c      	adds	r3, #12
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	e010      	b.n	8002580 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800255e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002562:	4a33      	ldr	r2, [pc, #204]	; (8002630 <TIMER_run_us+0x2d0>)
 8002564:	019b      	lsls	r3, r3, #6
 8002566:	4413      	add	r3, r2
 8002568:	3304      	adds	r3, #4
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 800256e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002574:	3a01      	subs	r2, #1
 8002576:	492e      	ldr	r1, [pc, #184]	; (8002630 <TIMER_run_us+0x2d0>)
 8002578:	019b      	lsls	r3, r3, #6
 800257a:	440b      	add	r3, r1
 800257c:	330c      	adds	r3, #12
 800257e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002580:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002584:	4a2a      	ldr	r2, [pc, #168]	; (8002630 <TIMER_run_us+0x2d0>)
 8002586:	019b      	lsls	r3, r3, #6
 8002588:	4413      	add	r3, r2
 800258a:	3310      	adds	r3, #16
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002590:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002594:	4a26      	ldr	r2, [pc, #152]	; (8002630 <TIMER_run_us+0x2d0>)
 8002596:	019b      	lsls	r3, r3, #6
 8002598:	4413      	add	r3, r2
 800259a:	3308      	adds	r3, #8
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 80025a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025a4:	019b      	lsls	r3, r3, #6
 80025a6:	4a22      	ldr	r2, [pc, #136]	; (8002630 <TIMER_run_us+0x2d0>)
 80025a8:	4413      	add	r3, r2
 80025aa:	4618      	mov	r0, r3
 80025ac:	f003 f9ce 	bl	800594c <HAL_TIM_Base_Init>

	if(enable_irq)
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d014      	beq.n	80025e0 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80025b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fb74 	bl	8002ca8 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80025c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025c4:	4a1b      	ldr	r2, [pc, #108]	; (8002634 <TIMER_run_us+0x2d4>)
 80025c6:	56d3      	ldrsb	r3, [r2, r3]
 80025c8:	2201      	movs	r2, #1
 80025ca:	2104      	movs	r1, #4
 80025cc:	4618      	mov	r0, r3
 80025ce:	f002 f8de 	bl	800478e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80025d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025d6:	4a17      	ldr	r2, [pc, #92]	; (8002634 <TIMER_run_us+0x2d4>)
 80025d8:	56d3      	ldrsb	r3, [r2, r3]
 80025da:	4618      	mov	r0, r3
 80025dc:	f002 f8f3 	bl	80047c6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80025e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025e4:	019b      	lsls	r3, r3, #6
 80025e6:	4a12      	ldr	r2, [pc, #72]	; (8002630 <TIMER_run_us+0x2d0>)
 80025e8:	4413      	add	r3, r2
 80025ea:	4618      	mov	r0, r3
 80025ec:	f003 f9e2 	bl	80059b4 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80025f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025f4:	4a0e      	ldr	r2, [pc, #56]	; (8002630 <TIMER_run_us+0x2d0>)
 80025f6:	019b      	lsls	r3, r3, #6
 80025f8:	4413      	add	r3, r2
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002602:	490b      	ldr	r1, [pc, #44]	; (8002630 <TIMER_run_us+0x2d0>)
 8002604:	019b      	lsls	r3, r3, #6
 8002606:	440b      	add	r3, r1
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f042 0201 	orr.w	r2, r2, #1
 800260e:	601a      	str	r2, [r3, #0]
}
 8002610:	bf00      	nop
 8002612:	3758      	adds	r7, #88	; 0x58
 8002614:	46bd      	mov	sp, r7
 8002616:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800261a:	bf00      	nop
 800261c:	f3af 8000 	nop.w
 8002620:	d4a51000 	.word	0xd4a51000
 8002624:	000000e8 	.word	0x000000e8
 8002628:	40021000 	.word	0x40021000
 800262c:	20000000 	.word	0x20000000
 8002630:	20000b0c 	.word	0x20000b0c
 8002634:	0800d040 	.word	0x0800d040

08002638 <TIMER_enable_PWM>:
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b092      	sub	sp, #72	; 0x48
 800263c:	af02      	add	r7, sp, #8
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	4603      	mov	r3, r0
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	4613      	mov	r3, r2
 8002648:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	2b03      	cmp	r3, #3
 800264e:	f200 8227 	bhi.w	8002aa0 <TIMER_enable_PWM+0x468>
 8002652:	a201      	add	r2, pc, #4	; (adr r2, 8002658 <TIMER_enable_PWM+0x20>)
 8002654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002658:	08002669 	.word	0x08002669
 800265c:	080027b1 	.word	0x080027b1
 8002660:	08002919 	.word	0x08002919
 8002664:	08002a11 	.word	0x08002a11
	{
		case TIMER1_ID:
			if(negative_channel)
 8002668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800266a:	2b00      	cmp	r3, #0
 800266c:	d054      	beq.n	8002718 <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d011      	beq.n	8002698 <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002674:	4ba5      	ldr	r3, [pc, #660]	; (800290c <TIMER_enable_PWM+0x2d4>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800267a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800267c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002684:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002688:	62fb      	str	r3, [r7, #44]	; 0x2c
 800268a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800268c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002692:	4a9e      	ldr	r2, [pc, #632]	; (800290c <TIMER_enable_PWM+0x2d4>)
 8002694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002696:	6053      	str	r3, [r2, #4]
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b08      	cmp	r3, #8
 800269c:	d02d      	beq.n	80026fa <TIMER_enable_PWM+0xc2>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	f200 8081 	bhi.w	80027a8 <TIMER_enable_PWM+0x170>
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <TIMER_enable_PWM+0x7c>
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d014      	beq.n	80026dc <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 80026b2:	e079      	b.n	80027a8 <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <TIMER_enable_PWM+0x86>
 80026ba:	4895      	ldr	r0, [pc, #596]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 80026bc:	e000      	b.n	80026c0 <TIMER_enable_PWM+0x88>
 80026be:	4895      	ldr	r0, [pc, #596]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <TIMER_enable_PWM+0x92>
 80026c6:	2180      	movs	r1, #128	; 0x80
 80026c8:	e001      	b.n	80026ce <TIMER_enable_PWM+0x96>
 80026ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026ce:	2303      	movs	r3, #3
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	2300      	movs	r3, #0
 80026d4:	2202      	movs	r2, #2
 80026d6:	f7ff f93b 	bl	8001950 <BSP_GPIO_PinCfg>
 80026da:	e068      	b.n	80027ae <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <TIMER_enable_PWM+0xae>
 80026e2:	2101      	movs	r1, #1
 80026e4:	e001      	b.n	80026ea <TIMER_enable_PWM+0xb2>
 80026e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026ea:	2303      	movs	r3, #3
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	2300      	movs	r3, #0
 80026f0:	2202      	movs	r2, #2
 80026f2:	4888      	ldr	r0, [pc, #544]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 80026f4:	f7ff f92c 	bl	8001950 <BSP_GPIO_PinCfg>
 80026f8:	e059      	b.n	80027ae <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <TIMER_enable_PWM+0xcc>
 8002700:	2102      	movs	r1, #2
 8002702:	e001      	b.n	8002708 <TIMER_enable_PWM+0xd0>
 8002704:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002708:	2303      	movs	r3, #3
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	2300      	movs	r3, #0
 800270e:	2202      	movs	r2, #2
 8002710:	4880      	ldr	r0, [pc, #512]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 8002712:	f7ff f91d 	bl	8001950 <BSP_GPIO_PinCfg>
 8002716:	e04a      	b.n	80027ae <TIMER_enable_PWM+0x176>
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2b0c      	cmp	r3, #12
 800271c:	d846      	bhi.n	80027ac <TIMER_enable_PWM+0x174>
 800271e:	a201      	add	r2, pc, #4	; (adr r2, 8002724 <TIMER_enable_PWM+0xec>)
 8002720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002724:	08002759 	.word	0x08002759
 8002728:	080027ad 	.word	0x080027ad
 800272c:	080027ad 	.word	0x080027ad
 8002730:	080027ad 	.word	0x080027ad
 8002734:	0800276d 	.word	0x0800276d
 8002738:	080027ad 	.word	0x080027ad
 800273c:	080027ad 	.word	0x080027ad
 8002740:	080027ad 	.word	0x080027ad
 8002744:	08002781 	.word	0x08002781
 8002748:	080027ad 	.word	0x080027ad
 800274c:	080027ad 	.word	0x080027ad
 8002750:	080027ad 	.word	0x080027ad
 8002754:	08002795 	.word	0x08002795
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002758:	2303      	movs	r3, #3
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	2300      	movs	r3, #0
 800275e:	2202      	movs	r2, #2
 8002760:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002764:	486a      	ldr	r0, [pc, #424]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 8002766:	f7ff f8f3 	bl	8001950 <BSP_GPIO_PinCfg>
 800276a:	e020      	b.n	80027ae <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800276c:	2303      	movs	r3, #3
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	2300      	movs	r3, #0
 8002772:	2202      	movs	r2, #2
 8002774:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002778:	4865      	ldr	r0, [pc, #404]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 800277a:	f7ff f8e9 	bl	8001950 <BSP_GPIO_PinCfg>
 800277e:	e016      	b.n	80027ae <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002780:	2303      	movs	r3, #3
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	2300      	movs	r3, #0
 8002786:	2202      	movs	r2, #2
 8002788:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800278c:	4860      	ldr	r0, [pc, #384]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 800278e:	f7ff f8df 	bl	8001950 <BSP_GPIO_PinCfg>
 8002792:	e00c      	b.n	80027ae <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002794:	2303      	movs	r3, #3
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2300      	movs	r3, #0
 800279a:	2202      	movs	r2, #2
 800279c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027a0:	485b      	ldr	r0, [pc, #364]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 80027a2:	f7ff f8d5 	bl	8001950 <BSP_GPIO_PinCfg>
 80027a6:	e002      	b.n	80027ae <TIMER_enable_PWM+0x176>
					default:	break;
 80027a8:	bf00      	nop
 80027aa:	e17a      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
					default:	break;
 80027ac:	bf00      	nop
				}
			}
			break;
 80027ae:	e178      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2b0c      	cmp	r3, #12
 80027b4:	f200 80a1 	bhi.w	80028fa <TIMER_enable_PWM+0x2c2>
 80027b8:	a201      	add	r2, pc, #4	; (adr r2, 80027c0 <TIMER_enable_PWM+0x188>)
 80027ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027be:	bf00      	nop
 80027c0:	080027f5 	.word	0x080027f5
 80027c4:	080028fb 	.word	0x080028fb
 80027c8:	080028fb 	.word	0x080028fb
 80027cc:	080028fb 	.word	0x080028fb
 80027d0:	08002807 	.word	0x08002807
 80027d4:	080028fb 	.word	0x080028fb
 80027d8:	080028fb 	.word	0x080028fb
 80027dc:	080028fb 	.word	0x080028fb
 80027e0:	08002857 	.word	0x08002857
 80027e4:	080028fb 	.word	0x080028fb
 80027e8:	080028fb 	.word	0x080028fb
 80027ec:	080028fb 	.word	0x080028fb
 80027f0:	080028a9 	.word	0x080028a9
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80027f4:	2303      	movs	r3, #3
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2300      	movs	r3, #0
 80027fa:	2202      	movs	r2, #2
 80027fc:	2101      	movs	r1, #1
 80027fe:	4844      	ldr	r0, [pc, #272]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 8002800:	f7ff f8a6 	bl	8001950 <BSP_GPIO_PinCfg>
					break;
 8002804:	e080      	b.n	8002908 <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <TIMER_enable_PWM+0x1d8>
 800280c:	4841      	ldr	r0, [pc, #260]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 800280e:	e000      	b.n	8002812 <TIMER_enable_PWM+0x1da>
 8002810:	483f      	ldr	r0, [pc, #252]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <TIMER_enable_PWM+0x1e4>
 8002818:	2108      	movs	r1, #8
 800281a:	e000      	b.n	800281e <TIMER_enable_PWM+0x1e6>
 800281c:	2102      	movs	r1, #2
 800281e:	2303      	movs	r3, #3
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	2300      	movs	r3, #0
 8002824:	2202      	movs	r2, #2
 8002826:	f7ff f893 	bl	8001950 <BSP_GPIO_PinCfg>
					if (remap)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d066      	beq.n	80028fe <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002830:	4b36      	ldr	r3, [pc, #216]	; (800290c <TIMER_enable_PWM+0x2d4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	633b      	str	r3, [r7, #48]	; 0x30
 8002836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800283c:	633b      	str	r3, [r7, #48]	; 0x30
 800283e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002840:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002844:	633b      	str	r3, [r7, #48]	; 0x30
 8002846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800284c:	633b      	str	r3, [r7, #48]	; 0x30
 800284e:	4a2f      	ldr	r2, [pc, #188]	; (800290c <TIMER_enable_PWM+0x2d4>)
 8002850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002852:	6053      	str	r3, [r2, #4]
					break;
 8002854:	e053      	b.n	80028fe <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <TIMER_enable_PWM+0x228>
 800285c:	482d      	ldr	r0, [pc, #180]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 800285e:	e000      	b.n	8002862 <TIMER_enable_PWM+0x22a>
 8002860:	482b      	ldr	r0, [pc, #172]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d002      	beq.n	800286e <TIMER_enable_PWM+0x236>
 8002868:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800286c:	e000      	b.n	8002870 <TIMER_enable_PWM+0x238>
 800286e:	2104      	movs	r1, #4
 8002870:	2303      	movs	r3, #3
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2300      	movs	r3, #0
 8002876:	2202      	movs	r2, #2
 8002878:	f7ff f86a 	bl	8001950 <BSP_GPIO_PinCfg>
					if(remap)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d03f      	beq.n	8002902 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002882:	4b22      	ldr	r3, [pc, #136]	; (800290c <TIMER_enable_PWM+0x2d4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	637b      	str	r3, [r7, #52]	; 0x34
 8002888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800288e:	637b      	str	r3, [r7, #52]	; 0x34
 8002890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002892:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002896:	637b      	str	r3, [r7, #52]	; 0x34
 8002898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800289e:	637b      	str	r3, [r7, #52]	; 0x34
 80028a0:	4a1a      	ldr	r2, [pc, #104]	; (800290c <TIMER_enable_PWM+0x2d4>)
 80028a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028a4:	6053      	str	r3, [r2, #4]
					break;
 80028a6:	e02c      	b.n	8002902 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <TIMER_enable_PWM+0x27a>
 80028ae:	4819      	ldr	r0, [pc, #100]	; (8002914 <TIMER_enable_PWM+0x2dc>)
 80028b0:	e000      	b.n	80028b4 <TIMER_enable_PWM+0x27c>
 80028b2:	4817      	ldr	r0, [pc, #92]	; (8002910 <TIMER_enable_PWM+0x2d8>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <TIMER_enable_PWM+0x288>
 80028ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028be:	e000      	b.n	80028c2 <TIMER_enable_PWM+0x28a>
 80028c0:	2108      	movs	r1, #8
 80028c2:	2303      	movs	r3, #3
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	2300      	movs	r3, #0
 80028c8:	2202      	movs	r2, #2
 80028ca:	f7ff f841 	bl	8001950 <BSP_GPIO_PinCfg>
					if (remap)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d018      	beq.n	8002906 <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80028d4:	4b0d      	ldr	r3, [pc, #52]	; (800290c <TIMER_enable_PWM+0x2d4>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80028da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80028e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80028e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80028ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80028f2:	4a06      	ldr	r2, [pc, #24]	; (800290c <TIMER_enable_PWM+0x2d4>)
 80028f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f6:	6053      	str	r3, [r2, #4]
					break;
 80028f8:	e005      	b.n	8002906 <TIMER_enable_PWM+0x2ce>
				default:	break;
 80028fa:	bf00      	nop
 80028fc:	e0d1      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
					break;
 80028fe:	bf00      	nop
 8002900:	e0cf      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
					break;
 8002902:	bf00      	nop
 8002904:	e0cd      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
					break;
 8002906:	bf00      	nop
			}
			break;
 8002908:	e0cb      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
 800290a:	bf00      	nop
 800290c:	40010000 	.word	0x40010000
 8002910:	40010800 	.word	0x40010800
 8002914:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d011      	beq.n	8002942 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 800291e:	4b7f      	ldr	r3, [pc, #508]	; (8002b1c <TIMER_enable_PWM+0x4e4>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002926:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800292a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800292c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800292e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002932:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002936:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800293a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800293c:	4a77      	ldr	r2, [pc, #476]	; (8002b1c <TIMER_enable_PWM+0x4e4>)
 800293e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002940:	6053      	str	r3, [r2, #4]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	2b0c      	cmp	r3, #12
 8002946:	d861      	bhi.n	8002a0c <TIMER_enable_PWM+0x3d4>
 8002948:	a201      	add	r2, pc, #4	; (adr r2, 8002950 <TIMER_enable_PWM+0x318>)
 800294a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294e:	bf00      	nop
 8002950:	08002985 	.word	0x08002985
 8002954:	08002a0d 	.word	0x08002a0d
 8002958:	08002a0d 	.word	0x08002a0d
 800295c:	08002a0d 	.word	0x08002a0d
 8002960:	080029a1 	.word	0x080029a1
 8002964:	08002a0d 	.word	0x08002a0d
 8002968:	08002a0d 	.word	0x08002a0d
 800296c:	08002a0d 	.word	0x08002a0d
 8002970:	080029bd 	.word	0x080029bd
 8002974:	08002a0d 	.word	0x08002a0d
 8002978:	08002a0d 	.word	0x08002a0d
 800297c:	08002a0d 	.word	0x08002a0d
 8002980:	080029e5 	.word	0x080029e5
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <TIMER_enable_PWM+0x356>
 800298a:	4865      	ldr	r0, [pc, #404]	; (8002b20 <TIMER_enable_PWM+0x4e8>)
 800298c:	e000      	b.n	8002990 <TIMER_enable_PWM+0x358>
 800298e:	4865      	ldr	r0, [pc, #404]	; (8002b24 <TIMER_enable_PWM+0x4ec>)
 8002990:	2303      	movs	r3, #3
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	2300      	movs	r3, #0
 8002996:	2202      	movs	r2, #2
 8002998:	2140      	movs	r1, #64	; 0x40
 800299a:	f7fe ffd9 	bl	8001950 <BSP_GPIO_PinCfg>
 800299e:	e036      	b.n	8002a0e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <TIMER_enable_PWM+0x372>
 80029a6:	485e      	ldr	r0, [pc, #376]	; (8002b20 <TIMER_enable_PWM+0x4e8>)
 80029a8:	e000      	b.n	80029ac <TIMER_enable_PWM+0x374>
 80029aa:	485e      	ldr	r0, [pc, #376]	; (8002b24 <TIMER_enable_PWM+0x4ec>)
 80029ac:	2303      	movs	r3, #3
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	2300      	movs	r3, #0
 80029b2:	2202      	movs	r2, #2
 80029b4:	2180      	movs	r1, #128	; 0x80
 80029b6:	f7fe ffcb 	bl	8001950 <BSP_GPIO_PinCfg>
 80029ba:	e028      	b.n	8002a0e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <TIMER_enable_PWM+0x38e>
 80029c2:	4857      	ldr	r0, [pc, #348]	; (8002b20 <TIMER_enable_PWM+0x4e8>)
 80029c4:	e000      	b.n	80029c8 <TIMER_enable_PWM+0x390>
 80029c6:	4858      	ldr	r0, [pc, #352]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <TIMER_enable_PWM+0x39c>
 80029ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029d2:	e000      	b.n	80029d6 <TIMER_enable_PWM+0x39e>
 80029d4:	2101      	movs	r1, #1
 80029d6:	2303      	movs	r3, #3
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	2300      	movs	r3, #0
 80029dc:	2202      	movs	r2, #2
 80029de:	f7fe ffb7 	bl	8001950 <BSP_GPIO_PinCfg>
 80029e2:	e014      	b.n	8002a0e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <TIMER_enable_PWM+0x3b6>
 80029ea:	484d      	ldr	r0, [pc, #308]	; (8002b20 <TIMER_enable_PWM+0x4e8>)
 80029ec:	e000      	b.n	80029f0 <TIMER_enable_PWM+0x3b8>
 80029ee:	484e      	ldr	r0, [pc, #312]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d002      	beq.n	80029fc <TIMER_enable_PWM+0x3c4>
 80029f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029fa:	e000      	b.n	80029fe <TIMER_enable_PWM+0x3c6>
 80029fc:	2102      	movs	r1, #2
 80029fe:	2303      	movs	r3, #3
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	2300      	movs	r3, #0
 8002a04:	2202      	movs	r2, #2
 8002a06:	f7fe ffa3 	bl	8001950 <BSP_GPIO_PinCfg>
 8002a0a:	e000      	b.n	8002a0e <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002a0c:	bf00      	nop
			}
			break;
 8002a0e:	e048      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	2b0c      	cmp	r3, #12
 8002a14:	d842      	bhi.n	8002a9c <TIMER_enable_PWM+0x464>
 8002a16:	a201      	add	r2, pc, #4	; (adr r2, 8002a1c <TIMER_enable_PWM+0x3e4>)
 8002a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1c:	08002a51 	.word	0x08002a51
 8002a20:	08002a9d 	.word	0x08002a9d
 8002a24:	08002a9d 	.word	0x08002a9d
 8002a28:	08002a9d 	.word	0x08002a9d
 8002a2c:	08002a63 	.word	0x08002a63
 8002a30:	08002a9d 	.word	0x08002a9d
 8002a34:	08002a9d 	.word	0x08002a9d
 8002a38:	08002a9d 	.word	0x08002a9d
 8002a3c:	08002a75 	.word	0x08002a75
 8002a40:	08002a9d 	.word	0x08002a9d
 8002a44:	08002a9d 	.word	0x08002a9d
 8002a48:	08002a9d 	.word	0x08002a9d
 8002a4c:	08002a89 	.word	0x08002a89
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a50:	2303      	movs	r3, #3
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2300      	movs	r3, #0
 8002a56:	2202      	movs	r2, #2
 8002a58:	2140      	movs	r1, #64	; 0x40
 8002a5a:	4833      	ldr	r0, [pc, #204]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 8002a5c:	f7fe ff78 	bl	8001950 <BSP_GPIO_PinCfg>
 8002a60:	e01d      	b.n	8002a9e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a62:	2303      	movs	r3, #3
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2300      	movs	r3, #0
 8002a68:	2202      	movs	r2, #2
 8002a6a:	2180      	movs	r1, #128	; 0x80
 8002a6c:	482e      	ldr	r0, [pc, #184]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 8002a6e:	f7fe ff6f 	bl	8001950 <BSP_GPIO_PinCfg>
 8002a72:	e014      	b.n	8002a9e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a74:	2303      	movs	r3, #3
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a80:	4829      	ldr	r0, [pc, #164]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 8002a82:	f7fe ff65 	bl	8001950 <BSP_GPIO_PinCfg>
 8002a86:	e00a      	b.n	8002a9e <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a94:	4824      	ldr	r0, [pc, #144]	; (8002b28 <TIMER_enable_PWM+0x4f0>)
 8002a96:	f7fe ff5b 	bl	8001950 <BSP_GPIO_PinCfg>
 8002a9a:	e000      	b.n	8002a9e <TIMER_enable_PWM+0x466>
				default:	break;
 8002a9c:	bf00      	nop
			}
			break;
 8002a9e:	e000      	b.n	8002aa2 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002aa0:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002aa2:	2360      	movs	r3, #96	; 0x60
 8002aa4:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	019b      	lsls	r3, r3, #6
 8002ac2:	4a1a      	ldr	r2, [pc, #104]	; (8002b2c <TIMER_enable_PWM+0x4f4>)
 8002ac4:	4413      	add	r3, r2
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f002 ff97 	bl	80059fa <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	019b      	lsls	r3, r3, #6
 8002ad0:	4a16      	ldr	r2, [pc, #88]	; (8002b2c <TIMER_enable_PWM+0x4f4>)
 8002ad2:	4413      	add	r3, r2
 8002ad4:	f107 0110 	add.w	r1, r7, #16
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f002 fff4 	bl	8005ac8 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002ae0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d008      	beq.n	8002af8 <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	019b      	lsls	r3, r3, #6
 8002aea:	4a10      	ldr	r2, [pc, #64]	; (8002b2c <TIMER_enable_PWM+0x4f4>)
 8002aec:	4413      	add	r3, r2
 8002aee:	68b9      	ldr	r1, [r7, #8]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f003 fa57 	bl	8005fa4 <HAL_TIMEx_PWMN_Start>
 8002af6:	e007      	b.n	8002b08 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	019b      	lsls	r3, r3, #6
 8002afc:	4a0b      	ldr	r2, [pc, #44]	; (8002b2c <TIMER_enable_PWM+0x4f4>)
 8002afe:	4413      	add	r3, r2
 8002b00:	68b9      	ldr	r1, [r7, #8]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f002 ffae 	bl	8005a64 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002b08:	89ba      	ldrh	r2, [r7, #12]
 8002b0a:	7bfb      	ldrb	r3, [r7, #15]
 8002b0c:	68b9      	ldr	r1, [r7, #8]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 f80e 	bl	8002b30 <TIMER_set_duty>
}
 8002b14:	bf00      	nop
 8002b16:	3740      	adds	r7, #64	; 0x40
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40010000 	.word	0x40010000
 8002b20:	40011000 	.word	0x40011000
 8002b24:	40010800 	.word	0x40010800
 8002b28:	40010c00 	.word	0x40010c00
 8002b2c:	20000b0c 	.word	0x20000b0c

08002b30 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	6039      	str	r1, [r7, #0]
 8002b3a:	71fb      	strb	r3, [r7, #7]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8002b40:	88bb      	ldrh	r3, [r7, #4]
 8002b42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b46:	bf28      	it	cs
 8002b48:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8002b4c:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002b4e:	88bb      	ldrh	r3, [r7, #4]
 8002b50:	79fa      	ldrb	r2, [r7, #7]
 8002b52:	491d      	ldr	r1, [pc, #116]	; (8002bc8 <TIMER_set_duty+0x98>)
 8002b54:	0192      	lsls	r2, r2, #6
 8002b56:	440a      	add	r2, r1
 8002b58:	320c      	adds	r2, #12
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	3201      	adds	r2, #1
 8002b5e:	fb02 f303 	mul.w	r3, r2, r3
 8002b62:	4a1a      	ldr	r2, [pc, #104]	; (8002bcc <TIMER_set_duty+0x9c>)
 8002b64:	fba2 2303 	umull	r2, r3, r2, r3
 8002b68:	099b      	lsrs	r3, r3, #6
 8002b6a:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d107      	bne.n	8002b82 <TIMER_set_duty+0x52>
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	4a14      	ldr	r2, [pc, #80]	; (8002bc8 <TIMER_set_duty+0x98>)
 8002b76:	019b      	lsls	r3, r3, #6
 8002b78:	4413      	add	r3, r2
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	88ba      	ldrh	r2, [r7, #4]
 8002b7e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b80:	e01c      	b.n	8002bbc <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d107      	bne.n	8002b98 <TIMER_set_duty+0x68>
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	4a0f      	ldr	r2, [pc, #60]	; (8002bc8 <TIMER_set_duty+0x98>)
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	4413      	add	r3, r2
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	88bb      	ldrh	r3, [r7, #4]
 8002b94:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002b96:	e011      	b.n	8002bbc <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b08      	cmp	r3, #8
 8002b9c:	d107      	bne.n	8002bae <TIMER_set_duty+0x7e>
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	4a09      	ldr	r2, [pc, #36]	; (8002bc8 <TIMER_set_duty+0x98>)
 8002ba2:	019b      	lsls	r3, r3, #6
 8002ba4:	4413      	add	r3, r2
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	88bb      	ldrh	r3, [r7, #4]
 8002baa:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002bac:	e006      	b.n	8002bbc <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	4a05      	ldr	r2, [pc, #20]	; (8002bc8 <TIMER_set_duty+0x98>)
 8002bb2:	019b      	lsls	r3, r3, #6
 8002bb4:	4413      	add	r3, r2
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	88bb      	ldrh	r3, [r7, #4]
 8002bba:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20000b0c 	.word	0x20000b0c
 8002bcc:	10624dd3 	.word	0x10624dd3

08002bd0 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0

}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr

08002bdc <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0

}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr

08002be8 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr

08002bf4 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0

}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c04:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <TIM1_UP_IRQHandler+0x24>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d106      	bne.n	8002c20 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c12:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <TIM1_UP_IRQHandler+0x24>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f06f 0201 	mvn.w	r2, #1
 8002c1a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c1c:	f7ff ffd8 	bl	8002bd0 <TIMER1_user_handler_it>
	}
}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000b0c 	.word	0x20000b0c

08002c28 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c2c:	4b07      	ldr	r3, [pc, #28]	; (8002c4c <TIM2_IRQHandler+0x24>)
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d106      	bne.n	8002c48 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <TIM2_IRQHandler+0x24>)
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f06f 0201 	mvn.w	r2, #1
 8002c42:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c44:	f7ff ffca 	bl	8002bdc <TIMER2_user_handler_it>
	}
}
 8002c48:	bf00      	nop
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20000b0c 	.word	0x20000b0c

08002c50 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c54:	4b08      	ldr	r3, [pc, #32]	; (8002c78 <TIM3_IRQHandler+0x28>)
 8002c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d107      	bne.n	8002c74 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c64:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <TIM3_IRQHandler+0x28>)
 8002c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c6a:	f06f 0201 	mvn.w	r2, #1
 8002c6e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c70:	f7ff ffba 	bl	8002be8 <TIMER3_user_handler_it>
	}
}
 8002c74:	bf00      	nop
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20000b0c 	.word	0x20000b0c

08002c7c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <TIM4_IRQHandler+0x28>)
 8002c82:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d107      	bne.n	8002ca0 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <TIM4_IRQHandler+0x28>)
 8002c92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c96:	f06f 0201 	mvn.w	r2, #1
 8002c9a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c9c:	f7ff ffaa 	bl	8002bf4 <TIMER4_user_handler_it>
	}
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20000b0c 	.word	0x20000b0c

08002ca8 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002cb2:	79fb      	ldrb	r3, [r7, #7]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d825      	bhi.n	8002d04 <clear_it_status+0x5c>
 8002cb8:	a201      	add	r2, pc, #4	; (adr r2, 8002cc0 <clear_it_status+0x18>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002cd1 	.word	0x08002cd1
 8002cc4:	08002cdd 	.word	0x08002cdd
 8002cc8:	08002ce9 	.word	0x08002ce9
 8002ccc:	08002cf7 	.word	0x08002cf7
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002cd0:	4b0f      	ldr	r3, [pc, #60]	; (8002d10 <clear_it_status+0x68>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f06f 0201 	mvn.w	r2, #1
 8002cd8:	611a      	str	r2, [r3, #16]
			break;
 8002cda:	e014      	b.n	8002d06 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <clear_it_status+0x68>)
 8002cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce0:	f06f 0201 	mvn.w	r2, #1
 8002ce4:	611a      	str	r2, [r3, #16]
			break;
 8002ce6:	e00e      	b.n	8002d06 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <clear_it_status+0x68>)
 8002cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002cee:	f06f 0201 	mvn.w	r2, #1
 8002cf2:	611a      	str	r2, [r3, #16]
			break;
 8002cf4:	e007      	b.n	8002d06 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002cf6:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <clear_it_status+0x68>)
 8002cf8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002cfc:	f06f 0201 	mvn.w	r2, #1
 8002d00:	611a      	str	r2, [r3, #16]
			break;
 8002d02:	e000      	b.n	8002d06 <clear_it_status+0x5e>
		default:
			break;
 8002d04:	bf00      	nop

	}
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	20000b0c 	.word	0x20000b0c

08002d14 <__NVIC_EnableIRQ>:
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	db0b      	blt.n	8002d3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d26:	79fb      	ldrb	r3, [r7, #7]
 8002d28:	f003 021f 	and.w	r2, r3, #31
 8002d2c:	4906      	ldr	r1, [pc, #24]	; (8002d48 <__NVIC_EnableIRQ+0x34>)
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	095b      	lsrs	r3, r3, #5
 8002d34:	2001      	movs	r0, #1
 8002d36:	fa00 f202 	lsl.w	r2, r0, r2
 8002d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr
 8002d48:	e000e100 	.word	0xe000e100

08002d4c <__NVIC_DisableIRQ>:
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	db12      	blt.n	8002d84 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	f003 021f 	and.w	r2, r3, #31
 8002d64:	490a      	ldr	r1, [pc, #40]	; (8002d90 <__NVIC_DisableIRQ+0x44>)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d72:	3320      	adds	r3, #32
 8002d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d78:	f3bf 8f4f 	dsb	sy
}
 8002d7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d7e:	f3bf 8f6f 	isb	sy
}
 8002d82:	bf00      	nop
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <__NVIC_SystemReset>:
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002d98:	f3bf 8f4f 	dsb	sy
}
 8002d9c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <__NVIC_SystemReset+0x24>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002da6:	4904      	ldr	r1, [pc, #16]	; (8002db8 <__NVIC_SystemReset+0x24>)
 8002da8:	4b04      	ldr	r3, [pc, #16]	; (8002dbc <__NVIC_SystemReset+0x28>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002dae:	f3bf 8f4f 	dsb	sy
}
 8002db2:	bf00      	nop
    __NOP();
 8002db4:	bf00      	nop
 8002db6:	e7fd      	b.n	8002db4 <__NVIC_SystemReset+0x20>
 8002db8:	e000ed00 	.word	0xe000ed00
 8002dbc:	05fa0004 	.word	0x05fa0004

08002dc0 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dd2:	d806      	bhi.n	8002de2 <UART_init+0x22>
 8002dd4:	4a56      	ldr	r2, [pc, #344]	; (8002f30 <UART_init+0x170>)
 8002dd6:	218a      	movs	r1, #138	; 0x8a
 8002dd8:	4856      	ldr	r0, [pc, #344]	; (8002f34 <UART_init+0x174>)
 8002dda:	f004 f807 	bl	8006dec <printf>
 8002dde:	f7ff ffd9 	bl	8002d94 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d906      	bls.n	8002df6 <UART_init+0x36>
 8002de8:	4a53      	ldr	r2, [pc, #332]	; (8002f38 <UART_init+0x178>)
 8002dea:	218b      	movs	r1, #139	; 0x8b
 8002dec:	4851      	ldr	r0, [pc, #324]	; (8002f34 <UART_init+0x174>)
 8002dee:	f003 fffd 	bl	8006dec <printf>
 8002df2:	f7ff ffcf 	bl	8002d94 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	4a50      	ldr	r2, [pc, #320]	; (8002f3c <UART_init+0x17c>)
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	4a4f      	ldr	r2, [pc, #316]	; (8002f40 <UART_init+0x180>)
 8002e04:	2100      	movs	r1, #0
 8002e06:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002e08:	79fb      	ldrb	r3, [r7, #7]
 8002e0a:	4a4e      	ldr	r2, [pc, #312]	; (8002f44 <UART_init+0x184>)
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002e12:	79fa      	ldrb	r2, [r7, #7]
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	494c      	ldr	r1, [pc, #304]	; (8002f48 <UART_init+0x188>)
 8002e18:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002e1c:	494b      	ldr	r1, [pc, #300]	; (8002f4c <UART_init+0x18c>)
 8002e1e:	019b      	lsls	r3, r3, #6
 8002e20:	440b      	add	r3, r1
 8002e22:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	4a49      	ldr	r2, [pc, #292]	; (8002f4c <UART_init+0x18c>)
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	4a45      	ldr	r2, [pc, #276]	; (8002f4c <UART_init+0x18c>)
 8002e36:	019b      	lsls	r3, r3, #6
 8002e38:	4413      	add	r3, r2
 8002e3a:	3308      	adds	r3, #8
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	4a42      	ldr	r2, [pc, #264]	; (8002f4c <UART_init+0x18c>)
 8002e44:	019b      	lsls	r3, r3, #6
 8002e46:	4413      	add	r3, r2
 8002e48:	330c      	adds	r3, #12
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	4a3e      	ldr	r2, [pc, #248]	; (8002f4c <UART_init+0x18c>)
 8002e52:	019b      	lsls	r3, r3, #6
 8002e54:	4413      	add	r3, r2
 8002e56:	3310      	adds	r3, #16
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	4a3b      	ldr	r2, [pc, #236]	; (8002f4c <UART_init+0x18c>)
 8002e60:	019b      	lsls	r3, r3, #6
 8002e62:	4413      	add	r3, r2
 8002e64:	3318      	adds	r3, #24
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002e6a:	79fb      	ldrb	r3, [r7, #7]
 8002e6c:	4a37      	ldr	r2, [pc, #220]	; (8002f4c <UART_init+0x18c>)
 8002e6e:	019b      	lsls	r3, r3, #6
 8002e70:	4413      	add	r3, r2
 8002e72:	3314      	adds	r3, #20
 8002e74:	220c      	movs	r2, #12
 8002e76:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	4a34      	ldr	r2, [pc, #208]	; (8002f4c <UART_init+0x18c>)
 8002e7c:	019b      	lsls	r3, r3, #6
 8002e7e:	4413      	add	r3, r2
 8002e80:	331c      	adds	r3, #28
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	4a30      	ldr	r2, [pc, #192]	; (8002f4c <UART_init+0x18c>)
 8002e8c:	4413      	add	r3, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f003 f8d6 	bl	8006040 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	4a2d      	ldr	r2, [pc, #180]	; (8002f4c <UART_init+0x18c>)
 8002e98:	019b      	lsls	r3, r3, #6
 8002e9a:	4413      	add	r3, r2
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	492a      	ldr	r1, [pc, #168]	; (8002f4c <UART_init+0x18c>)
 8002ea4:	019b      	lsls	r3, r3, #6
 8002ea6:	440b      	add	r3, r1
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002eae:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	4a27      	ldr	r2, [pc, #156]	; (8002f50 <UART_init+0x190>)
 8002eb4:	56d3      	ldrsb	r3, [r2, r3]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	2101      	movs	r1, #1
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f001 fc67 	bl	800478e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	4a23      	ldr	r2, [pc, #140]	; (8002f50 <UART_init+0x190>)
 8002ec4:	56d3      	ldrsb	r3, [r2, r3]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f001 fc7d 	bl	80047c6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	019b      	lsls	r3, r3, #6
 8002ed0:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <UART_init+0x18c>)
 8002ed2:	1898      	adds	r0, r3, r2
 8002ed4:	79fb      	ldrb	r3, [r7, #7]
 8002ed6:	79fa      	ldrb	r2, [r7, #7]
 8002ed8:	4919      	ldr	r1, [pc, #100]	; (8002f40 <UART_init+0x180>)
 8002eda:	5c8a      	ldrb	r2, [r1, r2]
 8002edc:	01db      	lsls	r3, r3, #7
 8002ede:	4413      	add	r3, r2
 8002ee0:	4a1c      	ldr	r2, [pc, #112]	; (8002f54 <UART_init+0x194>)
 8002ee2:	4413      	add	r3, r2
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f003 f93b 	bl	8006162 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002eec:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <UART_init+0x198>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6898      	ldr	r0, [r3, #8]
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	f003 ff8a 	bl	8006e10 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002efc:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <UART_init+0x198>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68d8      	ldr	r0, [r3, #12]
 8002f02:	2300      	movs	r3, #0
 8002f04:	2202      	movs	r2, #2
 8002f06:	2100      	movs	r1, #0
 8002f08:	f003 ff82 	bl	8006e10 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002f0c:	4b12      	ldr	r3, [pc, #72]	; (8002f58 <UART_init+0x198>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6858      	ldr	r0, [r3, #4]
 8002f12:	2300      	movs	r3, #0
 8002f14:	2202      	movs	r2, #2
 8002f16:	2100      	movs	r1, #0
 8002f18:	f003 ff7a 	bl	8006e10 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	4a0f      	ldr	r2, [pc, #60]	; (8002f5c <UART_init+0x19c>)
 8002f20:	2101      	movs	r1, #1
 8002f22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	0800cda0 	.word	0x0800cda0
 8002f34:	0800cdb0 	.word	0x0800cdb0
 8002f38:	0800cdec 	.word	0x0800cdec
 8002f3c:	20000e50 	.word	0x20000e50
 8002f40:	20000e4c 	.word	0x20000e4c
 8002f44:	20000e5c 	.word	0x20000e5c
 8002f48:	20000010 	.word	0x20000010
 8002f4c:	20000c0c 	.word	0x20000c0c
 8002f50:	0800d044 	.word	0x0800d044
 8002f54:	20000ccc 	.word	0x20000ccc
 8002f58:	20000038 	.word	0x20000038
 8002f5c:	20000e68 	.word	0x20000e68

08002f60 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d906      	bls.n	8002f7e <UART_data_ready+0x1e>
 8002f70:	4a07      	ldr	r2, [pc, #28]	; (8002f90 <UART_data_ready+0x30>)
 8002f72:	21cd      	movs	r1, #205	; 0xcd
 8002f74:	4807      	ldr	r0, [pc, #28]	; (8002f94 <UART_data_ready+0x34>)
 8002f76:	f003 ff39 	bl	8006dec <printf>
 8002f7a:	f7ff ff0b 	bl	8002d94 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	4a05      	ldr	r2, [pc, #20]	; (8002f98 <UART_data_ready+0x38>)
 8002f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	0800cdec 	.word	0x0800cdec
 8002f94:	0800cdb0 	.word	0x0800cdb0
 8002f98:	20000e5c 	.word	0x20000e5c

08002f9c <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d906      	bls.n	8002fba <UART_get_next_byte+0x1e>
 8002fac:	4a22      	ldr	r2, [pc, #136]	; (8003038 <UART_get_next_byte+0x9c>)
 8002fae:	21d9      	movs	r1, #217	; 0xd9
 8002fb0:	4822      	ldr	r0, [pc, #136]	; (800303c <UART_get_next_byte+0xa0>)
 8002fb2:	f003 ff1b 	bl	8006dec <printf>
 8002fb6:	f7ff feed 	bl	8002d94 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	4a20      	ldr	r2, [pc, #128]	; (8003040 <UART_get_next_byte+0xa4>)
 8002fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <UART_get_next_byte+0x2e>
		return 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e031      	b.n	800302e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002fca:	79fa      	ldrb	r2, [r7, #7]
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	491d      	ldr	r1, [pc, #116]	; (8003044 <UART_get_next_byte+0xa8>)
 8002fd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fd4:	491c      	ldr	r1, [pc, #112]	; (8003048 <UART_get_next_byte+0xac>)
 8002fd6:	01d2      	lsls	r2, r2, #7
 8002fd8:	440a      	add	r2, r1
 8002fda:	4413      	add	r3, r2
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	4a18      	ldr	r2, [pc, #96]	; (8003044 <UART_get_next_byte+0xa8>)
 8002fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe8:	1c5a      	adds	r2, r3, #1
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ff0:	4914      	ldr	r1, [pc, #80]	; (8003044 <UART_get_next_byte+0xa8>)
 8002ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	4a14      	ldr	r2, [pc, #80]	; (800304c <UART_get_next_byte+0xb0>)
 8002ffa:	56d3      	ldrsb	r3, [r2, r3]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fea5 	bl	8002d4c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	4a12      	ldr	r2, [pc, #72]	; (8003050 <UART_get_next_byte+0xb4>)
 8003006:	5cd3      	ldrb	r3, [r2, r3]
 8003008:	4619      	mov	r1, r3
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4a0d      	ldr	r2, [pc, #52]	; (8003044 <UART_get_next_byte+0xa8>)
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	4299      	cmp	r1, r3
 8003014:	d104      	bne.n	8003020 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	4a09      	ldr	r2, [pc, #36]	; (8003040 <UART_get_next_byte+0xa4>)
 800301a:	2100      	movs	r1, #0
 800301c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	4a0a      	ldr	r2, [pc, #40]	; (800304c <UART_get_next_byte+0xb0>)
 8003024:	56d3      	ldrsb	r3, [r2, r3]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff fe74 	bl	8002d14 <__NVIC_EnableIRQ>
	return ret;
 800302c:	7bfb      	ldrb	r3, [r7, #15]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	0800cdec 	.word	0x0800cdec
 800303c:	0800cdb0 	.word	0x0800cdb0
 8003040:	20000e5c 	.word	0x20000e5c
 8003044:	20000e50 	.word	0x20000e50
 8003048:	20000ccc 	.word	0x20000ccc
 800304c:	0800d044 	.word	0x0800d044
 8003050:	20000e4c 	.word	0x20000e4c

08003054 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	460a      	mov	r2, r1
 800305e:	71fb      	strb	r3, [r7, #7]
 8003060:	4613      	mov	r3, r2
 8003062:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003064:	79fb      	ldrb	r3, [r7, #7]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d907      	bls.n	800307a <UART_putc+0x26>
 800306a:	4a16      	ldr	r2, [pc, #88]	; (80030c4 <UART_putc+0x70>)
 800306c:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8003070:	4815      	ldr	r0, [pc, #84]	; (80030c8 <UART_putc+0x74>)
 8003072:	f003 febb 	bl	8006dec <printf>
 8003076:	f7ff fe8d 	bl	8002d94 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	4a13      	ldr	r2, [pc, #76]	; (80030cc <UART_putc+0x78>)
 800307e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d019      	beq.n	80030ba <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	4a11      	ldr	r2, [pc, #68]	; (80030d0 <UART_putc+0x7c>)
 800308a:	56d3      	ldrsb	r3, [r2, r3]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fe5d 	bl	8002d4c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	019b      	lsls	r3, r3, #6
 8003096:	4a0f      	ldr	r2, [pc, #60]	; (80030d4 <UART_putc+0x80>)
 8003098:	4413      	add	r3, r2
 800309a:	1db9      	adds	r1, r7, #6
 800309c:	2201      	movs	r2, #1
 800309e:	4618      	mov	r0, r3
 80030a0:	f003 f81b 	bl	80060da <HAL_UART_Transmit_IT>
 80030a4:	4603      	mov	r3, r0
 80030a6:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	4a09      	ldr	r2, [pc, #36]	; (80030d0 <UART_putc+0x7c>)
 80030ac:	56d3      	ldrsb	r3, [r2, r3]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fe30 	bl	8002d14 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d0e5      	beq.n	8003086 <UART_putc+0x32>
	}
}
 80030ba:	bf00      	nop
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	0800cdec 	.word	0x0800cdec
 80030c8:	0800cdb0 	.word	0x0800cdb0
 80030cc:	20000e68 	.word	0x20000e68
 80030d0:	0800d044 	.word	0x0800d044
 80030d4:	20000c0c 	.word	0x20000c0c

080030d8 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80030d8:	b480      	push	{r7}
 80030da:	b087      	sub	sp, #28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
 80030e4:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	4a13      	ldr	r2, [pc, #76]	; (8003138 <UART_impolite_force_puts_on_uart+0x60>)
 80030ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d01d      	beq.n	800312e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	4a11      	ldr	r2, [pc, #68]	; (800313c <UART_impolite_force_puts_on_uart+0x64>)
 80030f6:	019b      	lsls	r3, r3, #6
 80030f8:	4413      	add	r3, r2
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	e010      	b.n	8003126 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003104:	bf00      	nop
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0f9      	beq.n	8003106 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	4413      	add	r3, r2
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3301      	adds	r3, #1
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	429a      	cmp	r2, r3
 800312c:	d3ea      	bcc.n	8003104 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800312e:	bf00      	nop
 8003130:	371c      	adds	r7, #28
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	20000e68 	.word	0x20000e68
 800313c:	20000c0c 	.word	0x20000c0c

08003140 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003144:	4802      	ldr	r0, [pc, #8]	; (8003150 <USART1_IRQHandler+0x10>)
 8003146:	f003 f861 	bl	800620c <HAL_UART_IRQHandler>
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000c0c 	.word	0x20000c0c

08003154 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003158:	4802      	ldr	r0, [pc, #8]	; (8003164 <USART2_IRQHandler+0x10>)
 800315a:	f003 f857 	bl	800620c <HAL_UART_IRQHandler>
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20000c4c 	.word	0x20000c4c

08003168 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800316c:	4802      	ldr	r0, [pc, #8]	; (8003178 <USART3_IRQHandler+0x10>)
 800316e:	f003 f84d 	bl	800620c <HAL_UART_IRQHandler>
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20000c8c 	.word	0x20000c8c

0800317c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a24      	ldr	r2, [pc, #144]	; (800321c <HAL_UART_RxCpltCallback+0xa0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d102      	bne.n	8003194 <HAL_UART_RxCpltCallback+0x18>
 800318e:	2300      	movs	r3, #0
 8003190:	73fb      	strb	r3, [r7, #15]
 8003192:	e00e      	b.n	80031b2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a21      	ldr	r2, [pc, #132]	; (8003220 <HAL_UART_RxCpltCallback+0xa4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d102      	bne.n	80031a4 <HAL_UART_RxCpltCallback+0x28>
 800319e:	2301      	movs	r3, #1
 80031a0:	73fb      	strb	r3, [r7, #15]
 80031a2:	e006      	b.n	80031b2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1e      	ldr	r2, [pc, #120]	; (8003224 <HAL_UART_RxCpltCallback+0xa8>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d131      	bne.n	8003212 <HAL_UART_RxCpltCallback+0x96>
 80031ae:	2302      	movs	r3, #2
 80031b0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	4a1c      	ldr	r2, [pc, #112]	; (8003228 <HAL_UART_RxCpltCallback+0xac>)
 80031b6:	2101      	movs	r1, #1
 80031b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
 80031be:	4a1b      	ldr	r2, [pc, #108]	; (800322c <HAL_UART_RxCpltCallback+0xb0>)
 80031c0:	5cd3      	ldrb	r3, [r2, r3]
 80031c2:	3301      	adds	r3, #1
 80031c4:	425a      	negs	r2, r3
 80031c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80031ce:	bf58      	it	pl
 80031d0:	4253      	negpl	r3, r2
 80031d2:	7bfa      	ldrb	r2, [r7, #15]
 80031d4:	b2d9      	uxtb	r1, r3
 80031d6:	4b15      	ldr	r3, [pc, #84]	; (800322c <HAL_UART_RxCpltCallback+0xb0>)
 80031d8:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	019b      	lsls	r3, r3, #6
 80031de:	4a14      	ldr	r2, [pc, #80]	; (8003230 <HAL_UART_RxCpltCallback+0xb4>)
 80031e0:	1898      	adds	r0, r3, r2
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	4911      	ldr	r1, [pc, #68]	; (800322c <HAL_UART_RxCpltCallback+0xb0>)
 80031e8:	5c8a      	ldrb	r2, [r1, r2]
 80031ea:	01db      	lsls	r3, r3, #7
 80031ec:	4413      	add	r3, r2
 80031ee:	4a11      	ldr	r2, [pc, #68]	; (8003234 <HAL_UART_RxCpltCallback+0xb8>)
 80031f0:	4413      	add	r3, r2
 80031f2:	2201      	movs	r2, #1
 80031f4:	4619      	mov	r1, r3
 80031f6:	f002 ffb4 	bl	8006162 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <HAL_UART_RxCpltCallback+0xbc>)
 80031fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d006      	beq.n	8003214 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 8003206:	7bfb      	ldrb	r3, [r7, #15]
 8003208:	4a0b      	ldr	r2, [pc, #44]	; (8003238 <HAL_UART_RxCpltCallback+0xbc>)
 800320a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320e:	4798      	blx	r3
 8003210:	e000      	b.n	8003214 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8003212:	bf00      	nop
}
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40013800 	.word	0x40013800
 8003220:	40004400 	.word	0x40004400
 8003224:	40004800 	.word	0x40004800
 8003228:	20000e5c 	.word	0x20000e5c
 800322c:	20000e4c 	.word	0x20000e4c
 8003230:	20000c0c 	.word	0x20000c0c
 8003234:	20000ccc 	.word	0x20000ccc
 8003238:	20000e74 	.word	0x20000e74

0800323c <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b08c      	sub	sp, #48	; 0x30
 8003240:	af02      	add	r7, sp, #8
 8003242:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	22c0      	movs	r2, #192	; 0xc0
 800324a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2200      	movs	r2, #0
 8003252:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2200      	movs	r2, #0
 800325a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2200      	movs	r2, #0
 8003262:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2200      	movs	r2, #0
 800326a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2200      	movs	r2, #0
 8003272:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a53      	ldr	r2, [pc, #332]	; (80033d0 <HAL_UART_MspInit+0x194>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d142      	bne.n	800330c <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003286:	4b53      	ldr	r3, [pc, #332]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	4a52      	ldr	r2, [pc, #328]	; (80033d4 <HAL_UART_MspInit+0x198>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6193      	str	r3, [r2, #24]
 8003292:	4b50      	ldr	r3, [pc, #320]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	623b      	str	r3, [r7, #32]
 800329c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800329e:	4b4d      	ldr	r3, [pc, #308]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	4a4c      	ldr	r2, [pc, #304]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80032a4:	f043 0308 	orr.w	r3, r3, #8
 80032a8:	6193      	str	r3, [r2, #24]
 80032aa:	4b4a      	ldr	r3, [pc, #296]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	61fb      	str	r3, [r7, #28]
 80032b4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80032b6:	2303      	movs	r3, #3
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	2301      	movs	r3, #1
 80032bc:	2202      	movs	r2, #2
 80032be:	2140      	movs	r1, #64	; 0x40
 80032c0:	4845      	ldr	r0, [pc, #276]	; (80033d8 <HAL_UART_MspInit+0x19c>)
 80032c2:	f7fe fb45 	bl	8001950 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80032c6:	2303      	movs	r3, #3
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	2301      	movs	r3, #1
 80032cc:	2200      	movs	r2, #0
 80032ce:	2180      	movs	r1, #128	; 0x80
 80032d0:	4841      	ldr	r0, [pc, #260]	; (80033d8 <HAL_UART_MspInit+0x19c>)
 80032d2:	f7fe fb3d 	bl	8001950 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80032d6:	4b41      	ldr	r3, [pc, #260]	; (80033dc <HAL_UART_MspInit+0x1a0>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	627b      	str	r3, [r7, #36]	; 0x24
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
 80032ec:	4a3b      	ldr	r2, [pc, #236]	; (80033dc <HAL_UART_MspInit+0x1a0>)
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80032f2:	4b38      	ldr	r3, [pc, #224]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	4a37      	ldr	r2, [pc, #220]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80032f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032fc:	6193      	str	r3, [r2, #24]
 80032fe:	4b35      	ldr	r3, [pc, #212]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003306:	61bb      	str	r3, [r7, #24]
 8003308:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800330a:	e05c      	b.n	80033c6 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a33      	ldr	r2, [pc, #204]	; (80033e0 <HAL_UART_MspInit+0x1a4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d128      	bne.n	8003368 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003316:	4b2f      	ldr	r3, [pc, #188]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	4a2e      	ldr	r2, [pc, #184]	; (80033d4 <HAL_UART_MspInit+0x198>)
 800331c:	f043 0304 	orr.w	r3, r3, #4
 8003320:	6193      	str	r3, [r2, #24]
 8003322:	4b2c      	ldr	r3, [pc, #176]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	617b      	str	r3, [r7, #20]
 800332c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800332e:	2303      	movs	r3, #3
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	2301      	movs	r3, #1
 8003334:	2202      	movs	r2, #2
 8003336:	2104      	movs	r1, #4
 8003338:	482a      	ldr	r0, [pc, #168]	; (80033e4 <HAL_UART_MspInit+0x1a8>)
 800333a:	f7fe fb09 	bl	8001950 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800333e:	2303      	movs	r3, #3
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	2301      	movs	r3, #1
 8003344:	2200      	movs	r2, #0
 8003346:	2108      	movs	r1, #8
 8003348:	4826      	ldr	r0, [pc, #152]	; (80033e4 <HAL_UART_MspInit+0x1a8>)
 800334a:	f7fe fb01 	bl	8001950 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800334e:	4b21      	ldr	r3, [pc, #132]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	4a20      	ldr	r2, [pc, #128]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003358:	61d3      	str	r3, [r2, #28]
 800335a:	4b1e      	ldr	r3, [pc, #120]	; (80033d4 <HAL_UART_MspInit+0x198>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003362:	613b      	str	r3, [r7, #16]
 8003364:	693b      	ldr	r3, [r7, #16]
}
 8003366:	e02e      	b.n	80033c6 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a1e      	ldr	r2, [pc, #120]	; (80033e8 <HAL_UART_MspInit+0x1ac>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d129      	bne.n	80033c6 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003372:	4b18      	ldr	r3, [pc, #96]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	4a17      	ldr	r2, [pc, #92]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003378:	f043 0308 	orr.w	r3, r3, #8
 800337c:	6193      	str	r3, [r2, #24]
 800337e:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <HAL_UART_MspInit+0x198>)
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800338a:	2303      	movs	r3, #3
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	2301      	movs	r3, #1
 8003390:	2202      	movs	r2, #2
 8003392:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003396:	4810      	ldr	r0, [pc, #64]	; (80033d8 <HAL_UART_MspInit+0x19c>)
 8003398:	f7fe fada 	bl	8001950 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800339c:	2303      	movs	r3, #3
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	2301      	movs	r3, #1
 80033a2:	2200      	movs	r2, #0
 80033a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033a8:	480b      	ldr	r0, [pc, #44]	; (80033d8 <HAL_UART_MspInit+0x19c>)
 80033aa:	f7fe fad1 	bl	8001950 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80033ae:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80033b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033b8:	61d3      	str	r3, [r2, #28]
 80033ba:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <HAL_UART_MspInit+0x198>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
}
 80033c6:	bf00      	nop
 80033c8:	3728      	adds	r7, #40	; 0x28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40013800 	.word	0x40013800
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40010c00 	.word	0x40010c00
 80033dc:	40010000 	.word	0x40010000
 80033e0:	40004400 	.word	0x40004400
 80033e4:	40010800 	.word	0x40010800
 80033e8:	40004800 	.word	0x40004800

080033ec <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d106      	bne.n	800340a <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2222      	movs	r2, #34	; 0x22
 8003406:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	bc80      	pop	{r7}
 8003412:	4770      	bx	lr

08003414 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <WWDG_IRQHandler+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4903      	ldr	r1, [pc, #12]	; (800342c <WWDG_IRQHandler+0x18>)
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fe74 	bl	800210c <dump_printf>
	while(1);
 8003424:	e7fe      	b.n	8003424 <WWDG_IRQHandler+0x10>
 8003426:	bf00      	nop
 8003428:	2000001c 	.word	0x2000001c
 800342c:	0800ce7c 	.word	0x0800ce7c

08003430 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003434:	4b03      	ldr	r3, [pc, #12]	; (8003444 <PVD_IRQHandler+0x14>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4903      	ldr	r1, [pc, #12]	; (8003448 <PVD_IRQHandler+0x18>)
 800343a:	4618      	mov	r0, r3
 800343c:	f7fe fe66 	bl	800210c <dump_printf>
	while(1);
 8003440:	e7fe      	b.n	8003440 <PVD_IRQHandler+0x10>
 8003442:	bf00      	nop
 8003444:	2000001c 	.word	0x2000001c
 8003448:	0800ce84 	.word	0x0800ce84

0800344c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003450:	4b03      	ldr	r3, [pc, #12]	; (8003460 <TAMPER_IRQHandler+0x14>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4903      	ldr	r1, [pc, #12]	; (8003464 <TAMPER_IRQHandler+0x18>)
 8003456:	4618      	mov	r0, r3
 8003458:	f7fe fe58 	bl	800210c <dump_printf>
	while(1);
 800345c:	e7fe      	b.n	800345c <TAMPER_IRQHandler+0x10>
 800345e:	bf00      	nop
 8003460:	2000001c 	.word	0x2000001c
 8003464:	0800ce88 	.word	0x0800ce88

08003468 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 800346c:	4b03      	ldr	r3, [pc, #12]	; (800347c <RTC_IRQHandler+0x14>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4903      	ldr	r1, [pc, #12]	; (8003480 <RTC_IRQHandler+0x18>)
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fe4a 	bl	800210c <dump_printf>
	while(1);
 8003478:	e7fe      	b.n	8003478 <RTC_IRQHandler+0x10>
 800347a:	bf00      	nop
 800347c:	2000001c 	.word	0x2000001c
 8003480:	0800ce90 	.word	0x0800ce90

08003484 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003488:	4b03      	ldr	r3, [pc, #12]	; (8003498 <FLASH_IRQHandler+0x14>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4903      	ldr	r1, [pc, #12]	; (800349c <FLASH_IRQHandler+0x18>)
 800348e:	4618      	mov	r0, r3
 8003490:	f7fe fe3c 	bl	800210c <dump_printf>
	while(1);
 8003494:	e7fe      	b.n	8003494 <FLASH_IRQHandler+0x10>
 8003496:	bf00      	nop
 8003498:	2000001c 	.word	0x2000001c
 800349c:	0800ce94 	.word	0x0800ce94

080034a0 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80034a4:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <RCC_IRQHandler+0x14>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4903      	ldr	r1, [pc, #12]	; (80034b8 <RCC_IRQHandler+0x18>)
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fe2e 	bl	800210c <dump_printf>
	while(1);
 80034b0:	e7fe      	b.n	80034b0 <RCC_IRQHandler+0x10>
 80034b2:	bf00      	nop
 80034b4:	2000001c 	.word	0x2000001c
 80034b8:	0800ce9c 	.word	0x0800ce9c

080034bc <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 80034c0:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <DMA1_Channel1_IRQHandler+0x14>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4903      	ldr	r1, [pc, #12]	; (80034d4 <DMA1_Channel1_IRQHandler+0x18>)
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fe20 	bl	800210c <dump_printf>
	while(1);
 80034cc:	e7fe      	b.n	80034cc <DMA1_Channel1_IRQHandler+0x10>
 80034ce:	bf00      	nop
 80034d0:	2000001c 	.word	0x2000001c
 80034d4:	0800cec8 	.word	0x0800cec8

080034d8 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80034dc:	4b03      	ldr	r3, [pc, #12]	; (80034ec <DMA1_Channel2_IRQHandler+0x14>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4903      	ldr	r1, [pc, #12]	; (80034f0 <DMA1_Channel2_IRQHandler+0x18>)
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fe fe12 	bl	800210c <dump_printf>
	while(1);
 80034e8:	e7fe      	b.n	80034e8 <DMA1_Channel2_IRQHandler+0x10>
 80034ea:	bf00      	nop
 80034ec:	2000001c 	.word	0x2000001c
 80034f0:	0800ced8 	.word	0x0800ced8

080034f4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80034f8:	4b03      	ldr	r3, [pc, #12]	; (8003508 <DMA1_Channel3_IRQHandler+0x14>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4903      	ldr	r1, [pc, #12]	; (800350c <DMA1_Channel3_IRQHandler+0x18>)
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe fe04 	bl	800210c <dump_printf>
	while(1);
 8003504:	e7fe      	b.n	8003504 <DMA1_Channel3_IRQHandler+0x10>
 8003506:	bf00      	nop
 8003508:	2000001c 	.word	0x2000001c
 800350c:	0800cee8 	.word	0x0800cee8

08003510 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003514:	4b03      	ldr	r3, [pc, #12]	; (8003524 <DMA1_Channel4_IRQHandler+0x14>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4903      	ldr	r1, [pc, #12]	; (8003528 <DMA1_Channel4_IRQHandler+0x18>)
 800351a:	4618      	mov	r0, r3
 800351c:	f7fe fdf6 	bl	800210c <dump_printf>
	while(1);
 8003520:	e7fe      	b.n	8003520 <DMA1_Channel4_IRQHandler+0x10>
 8003522:	bf00      	nop
 8003524:	2000001c 	.word	0x2000001c
 8003528:	0800cef8 	.word	0x0800cef8

0800352c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003530:	4b03      	ldr	r3, [pc, #12]	; (8003540 <DMA1_Channel5_IRQHandler+0x14>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4903      	ldr	r1, [pc, #12]	; (8003544 <DMA1_Channel5_IRQHandler+0x18>)
 8003536:	4618      	mov	r0, r3
 8003538:	f7fe fde8 	bl	800210c <dump_printf>
	while(1);
 800353c:	e7fe      	b.n	800353c <DMA1_Channel5_IRQHandler+0x10>
 800353e:	bf00      	nop
 8003540:	2000001c 	.word	0x2000001c
 8003544:	0800cf08 	.word	0x0800cf08

08003548 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 800354c:	4b03      	ldr	r3, [pc, #12]	; (800355c <DMA1_Channel6_IRQHandler+0x14>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4903      	ldr	r1, [pc, #12]	; (8003560 <DMA1_Channel6_IRQHandler+0x18>)
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe fdda 	bl	800210c <dump_printf>
	while(1);
 8003558:	e7fe      	b.n	8003558 <DMA1_Channel6_IRQHandler+0x10>
 800355a:	bf00      	nop
 800355c:	2000001c 	.word	0x2000001c
 8003560:	0800cf18 	.word	0x0800cf18

08003564 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003568:	4b03      	ldr	r3, [pc, #12]	; (8003578 <DMA1_Channel7_IRQHandler+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4903      	ldr	r1, [pc, #12]	; (800357c <DMA1_Channel7_IRQHandler+0x18>)
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fdcc 	bl	800210c <dump_printf>
	while(1);
 8003574:	e7fe      	b.n	8003574 <DMA1_Channel7_IRQHandler+0x10>
 8003576:	bf00      	nop
 8003578:	2000001c 	.word	0x2000001c
 800357c:	0800cf28 	.word	0x0800cf28

08003580 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <ADC1_2_IRQHandler+0x14>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4903      	ldr	r1, [pc, #12]	; (8003598 <ADC1_2_IRQHandler+0x18>)
 800358a:	4618      	mov	r0, r3
 800358c:	f7fe fdbe 	bl	800210c <dump_printf>
	while(1);
 8003590:	e7fe      	b.n	8003590 <ADC1_2_IRQHandler+0x10>
 8003592:	bf00      	nop
 8003594:	2000001c 	.word	0x2000001c
 8003598:	0800cf38 	.word	0x0800cf38

0800359c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4903      	ldr	r1, [pc, #12]	; (80035b4 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fdb0 	bl	800210c <dump_printf>
	while(1);
 80035ac:	e7fe      	b.n	80035ac <USB_HP_CAN1_TX_IRQHandler+0x10>
 80035ae:	bf00      	nop
 80035b0:	2000001c 	.word	0x2000001c
 80035b4:	0800cf40 	.word	0x0800cf40

080035b8 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80035bc:	4b03      	ldr	r3, [pc, #12]	; (80035cc <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4903      	ldr	r1, [pc, #12]	; (80035d0 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fe fda2 	bl	800210c <dump_printf>
	while(1);
 80035c8:	e7fe      	b.n	80035c8 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80035ca:	bf00      	nop
 80035cc:	2000001c 	.word	0x2000001c
 80035d0:	0800cf50 	.word	0x0800cf50

080035d4 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80035d8:	4b03      	ldr	r3, [pc, #12]	; (80035e8 <CAN1_RX1_IRQHandler+0x14>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4903      	ldr	r1, [pc, #12]	; (80035ec <CAN1_RX1_IRQHandler+0x18>)
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fe fd94 	bl	800210c <dump_printf>
	while(1);
 80035e4:	e7fe      	b.n	80035e4 <CAN1_RX1_IRQHandler+0x10>
 80035e6:	bf00      	nop
 80035e8:	2000001c 	.word	0x2000001c
 80035ec:	0800cf60 	.word	0x0800cf60

080035f0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80035f4:	4b03      	ldr	r3, [pc, #12]	; (8003604 <CAN1_SCE_IRQHandler+0x14>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4903      	ldr	r1, [pc, #12]	; (8003608 <CAN1_SCE_IRQHandler+0x18>)
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe fd86 	bl	800210c <dump_printf>
	while(1);
 8003600:	e7fe      	b.n	8003600 <CAN1_SCE_IRQHandler+0x10>
 8003602:	bf00      	nop
 8003604:	2000001c 	.word	0x2000001c
 8003608:	0800cf6c 	.word	0x0800cf6c

0800360c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003610:	4b03      	ldr	r3, [pc, #12]	; (8003620 <TIM1_BRK_IRQHandler+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4903      	ldr	r1, [pc, #12]	; (8003624 <TIM1_BRK_IRQHandler+0x18>)
 8003616:	4618      	mov	r0, r3
 8003618:	f7fe fd78 	bl	800210c <dump_printf>
	while(1);
 800361c:	e7fe      	b.n	800361c <TIM1_BRK_IRQHandler+0x10>
 800361e:	bf00      	nop
 8003620:	2000001c 	.word	0x2000001c
 8003624:	0800cf80 	.word	0x0800cf80

08003628 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <TIM1_TRG_COM_IRQHandler+0x14>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4903      	ldr	r1, [pc, #12]	; (8003640 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe fd6a 	bl	800210c <dump_printf>
	while(1);
 8003638:	e7fe      	b.n	8003638 <TIM1_TRG_COM_IRQHandler+0x10>
 800363a:	bf00      	nop
 800363c:	2000001c 	.word	0x2000001c
 8003640:	0800cf94 	.word	0x0800cf94

08003644 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003648:	4b03      	ldr	r3, [pc, #12]	; (8003658 <TIM1_CC_IRQHandler+0x14>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4903      	ldr	r1, [pc, #12]	; (800365c <TIM1_CC_IRQHandler+0x18>)
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe fd5c 	bl	800210c <dump_printf>
	while(1);
 8003654:	e7fe      	b.n	8003654 <TIM1_CC_IRQHandler+0x10>
 8003656:	bf00      	nop
 8003658:	2000001c 	.word	0x2000001c
 800365c:	0800cfa4 	.word	0x0800cfa4

08003660 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003664:	4b03      	ldr	r3, [pc, #12]	; (8003674 <I2C1_EV_IRQHandler+0x14>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4903      	ldr	r1, [pc, #12]	; (8003678 <I2C1_EV_IRQHandler+0x18>)
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe fd4e 	bl	800210c <dump_printf>
	while(1);
 8003670:	e7fe      	b.n	8003670 <I2C1_EV_IRQHandler+0x10>
 8003672:	bf00      	nop
 8003674:	2000001c 	.word	0x2000001c
 8003678:	0800cfc4 	.word	0x0800cfc4

0800367c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003680:	4b03      	ldr	r3, [pc, #12]	; (8003690 <I2C1_ER_IRQHandler+0x14>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4903      	ldr	r1, [pc, #12]	; (8003694 <I2C1_ER_IRQHandler+0x18>)
 8003686:	4618      	mov	r0, r3
 8003688:	f7fe fd40 	bl	800210c <dump_printf>
	while(1);
 800368c:	e7fe      	b.n	800368c <I2C1_ER_IRQHandler+0x10>
 800368e:	bf00      	nop
 8003690:	2000001c 	.word	0x2000001c
 8003694:	0800cfcc 	.word	0x0800cfcc

08003698 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 800369c:	4b03      	ldr	r3, [pc, #12]	; (80036ac <I2C2_EV_IRQHandler+0x14>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4903      	ldr	r1, [pc, #12]	; (80036b0 <I2C2_EV_IRQHandler+0x18>)
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fe fd32 	bl	800210c <dump_printf>
	while(1);
 80036a8:	e7fe      	b.n	80036a8 <I2C2_EV_IRQHandler+0x10>
 80036aa:	bf00      	nop
 80036ac:	2000001c 	.word	0x2000001c
 80036b0:	0800cfd4 	.word	0x0800cfd4

080036b4 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80036b8:	4b03      	ldr	r3, [pc, #12]	; (80036c8 <I2C2_ER_IRQHandler+0x14>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4903      	ldr	r1, [pc, #12]	; (80036cc <I2C2_ER_IRQHandler+0x18>)
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fe fd24 	bl	800210c <dump_printf>
	while(1);
 80036c4:	e7fe      	b.n	80036c4 <I2C2_ER_IRQHandler+0x10>
 80036c6:	bf00      	nop
 80036c8:	2000001c 	.word	0x2000001c
 80036cc:	0800cfdc 	.word	0x0800cfdc

080036d0 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80036d4:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <SPI1_IRQHandler+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4903      	ldr	r1, [pc, #12]	; (80036e8 <SPI1_IRQHandler+0x18>)
 80036da:	4618      	mov	r0, r3
 80036dc:	f7fe fd16 	bl	800210c <dump_printf>
	while(1);
 80036e0:	e7fe      	b.n	80036e0 <SPI1_IRQHandler+0x10>
 80036e2:	bf00      	nop
 80036e4:	2000001c 	.word	0x2000001c
 80036e8:	0800cfe4 	.word	0x0800cfe4

080036ec <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80036f0:	4b03      	ldr	r3, [pc, #12]	; (8003700 <SPI2_IRQHandler+0x14>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4903      	ldr	r1, [pc, #12]	; (8003704 <SPI2_IRQHandler+0x18>)
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe fd08 	bl	800210c <dump_printf>
	while(1);
 80036fc:	e7fe      	b.n	80036fc <SPI2_IRQHandler+0x10>
 80036fe:	bf00      	nop
 8003700:	2000001c 	.word	0x2000001c
 8003704:	0800cfec 	.word	0x0800cfec

08003708 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 800370c:	4b03      	ldr	r3, [pc, #12]	; (800371c <RTC_Alarm_IRQHandler+0x14>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4903      	ldr	r1, [pc, #12]	; (8003720 <RTC_Alarm_IRQHandler+0x18>)
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe fcfa 	bl	800210c <dump_printf>
	while(1);
 8003718:	e7fe      	b.n	8003718 <RTC_Alarm_IRQHandler+0x10>
 800371a:	bf00      	nop
 800371c:	2000001c 	.word	0x2000001c
 8003720:	0800d018 	.word	0x0800d018

08003724 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003728:	4b03      	ldr	r3, [pc, #12]	; (8003738 <USBWakeUp_IRQHandler+0x14>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4903      	ldr	r1, [pc, #12]	; (800373c <USBWakeUp_IRQHandler+0x18>)
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fcec 	bl	800210c <dump_printf>
}
 8003734:	bf00      	nop
 8003736:	bd80      	pop	{r7, pc}
 8003738:	2000001c 	.word	0x2000001c
 800373c:	0800d024 	.word	0x0800d024

08003740 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003744:	4b15      	ldr	r3, [pc, #84]	; (800379c <SystemInit+0x5c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a14      	ldr	r2, [pc, #80]	; (800379c <SystemInit+0x5c>)
 800374a:	f043 0301 	orr.w	r3, r3, #1
 800374e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003750:	4b12      	ldr	r3, [pc, #72]	; (800379c <SystemInit+0x5c>)
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	4911      	ldr	r1, [pc, #68]	; (800379c <SystemInit+0x5c>)
 8003756:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <SystemInit+0x60>)
 8003758:	4013      	ands	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800375c:	4b0f      	ldr	r3, [pc, #60]	; (800379c <SystemInit+0x5c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0e      	ldr	r2, [pc, #56]	; (800379c <SystemInit+0x5c>)
 8003762:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003766:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800376a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <SystemInit+0x5c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a0a      	ldr	r2, [pc, #40]	; (800379c <SystemInit+0x5c>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003776:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003778:	4b08      	ldr	r3, [pc, #32]	; (800379c <SystemInit+0x5c>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	4a07      	ldr	r2, [pc, #28]	; (800379c <SystemInit+0x5c>)
 800377e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003782:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003784:	4b05      	ldr	r3, [pc, #20]	; (800379c <SystemInit+0x5c>)
 8003786:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800378a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <SystemInit+0x64>)
 800378e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003792:	609a      	str	r2, [r3, #8]
#endif 
}
 8003794:	bf00      	nop
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr
 800379c:	40021000 	.word	0x40021000
 80037a0:	f8ff0000 	.word	0xf8ff0000
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	2300      	movs	r3, #0
 80037b4:	60bb      	str	r3, [r7, #8]
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80037ba:	4b2f      	ldr	r3, [pc, #188]	; (8003878 <SystemCoreClockUpdate+0xd0>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f003 030c 	and.w	r3, r3, #12
 80037c2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2b08      	cmp	r3, #8
 80037c8:	d011      	beq.n	80037ee <SystemCoreClockUpdate+0x46>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d83a      	bhi.n	8003846 <SystemCoreClockUpdate+0x9e>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <SystemCoreClockUpdate+0x36>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d004      	beq.n	80037e6 <SystemCoreClockUpdate+0x3e>
 80037dc:	e033      	b.n	8003846 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80037de:	4b27      	ldr	r3, [pc, #156]	; (800387c <SystemCoreClockUpdate+0xd4>)
 80037e0:	4a27      	ldr	r2, [pc, #156]	; (8003880 <SystemCoreClockUpdate+0xd8>)
 80037e2:	601a      	str	r2, [r3, #0]
      break;
 80037e4:	e033      	b.n	800384e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80037e6:	4b25      	ldr	r3, [pc, #148]	; (800387c <SystemCoreClockUpdate+0xd4>)
 80037e8:	4a25      	ldr	r2, [pc, #148]	; (8003880 <SystemCoreClockUpdate+0xd8>)
 80037ea:	601a      	str	r2, [r3, #0]
      break;
 80037ec:	e02f      	b.n	800384e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80037ee:	4b22      	ldr	r3, [pc, #136]	; (8003878 <SystemCoreClockUpdate+0xd0>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80037f6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80037f8:	4b1f      	ldr	r3, [pc, #124]	; (8003878 <SystemCoreClockUpdate+0xd0>)
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003800:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	0c9b      	lsrs	r3, r3, #18
 8003806:	3302      	adds	r3, #2
 8003808:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	4a1c      	ldr	r2, [pc, #112]	; (8003884 <SystemCoreClockUpdate+0xdc>)
 8003814:	fb02 f303 	mul.w	r3, r2, r3
 8003818:	4a18      	ldr	r2, [pc, #96]	; (800387c <SystemCoreClockUpdate+0xd4>)
 800381a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800381c:	e017      	b.n	800384e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800381e:	4b16      	ldr	r3, [pc, #88]	; (8003878 <SystemCoreClockUpdate+0xd0>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d006      	beq.n	8003838 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4a15      	ldr	r2, [pc, #84]	; (8003884 <SystemCoreClockUpdate+0xdc>)
 800382e:	fb02 f303 	mul.w	r3, r2, r3
 8003832:	4a12      	ldr	r2, [pc, #72]	; (800387c <SystemCoreClockUpdate+0xd4>)
 8003834:	6013      	str	r3, [r2, #0]
      break;
 8003836:	e00a      	b.n	800384e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4a11      	ldr	r2, [pc, #68]	; (8003880 <SystemCoreClockUpdate+0xd8>)
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	4a0e      	ldr	r2, [pc, #56]	; (800387c <SystemCoreClockUpdate+0xd4>)
 8003842:	6013      	str	r3, [r2, #0]
      break;
 8003844:	e003      	b.n	800384e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003846:	4b0d      	ldr	r3, [pc, #52]	; (800387c <SystemCoreClockUpdate+0xd4>)
 8003848:	4a0d      	ldr	r2, [pc, #52]	; (8003880 <SystemCoreClockUpdate+0xd8>)
 800384a:	601a      	str	r2, [r3, #0]
      break;
 800384c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800384e:	4b0a      	ldr	r3, [pc, #40]	; (8003878 <SystemCoreClockUpdate+0xd0>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	f003 030f 	and.w	r3, r3, #15
 8003858:	4a0b      	ldr	r2, [pc, #44]	; (8003888 <SystemCoreClockUpdate+0xe0>)
 800385a:	5cd3      	ldrb	r3, [r2, r3]
 800385c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800385e:	4b07      	ldr	r3, [pc, #28]	; (800387c <SystemCoreClockUpdate+0xd4>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	fa22 f303 	lsr.w	r3, r2, r3
 8003868:	4a04      	ldr	r2, [pc, #16]	; (800387c <SystemCoreClockUpdate+0xd4>)
 800386a:	6013      	str	r3, [r2, #0]
}
 800386c:	bf00      	nop
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000
 800387c:	20000020 	.word	0x20000020
 8003880:	007a1200 	.word	0x007a1200
 8003884:	003d0900 	.word	0x003d0900
 8003888:	0800d048 	.word	0x0800d048

0800388c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003892:	2300      	movs	r3, #0
 8003894:	71fb      	strb	r3, [r7, #7]
 8003896:	e007      	b.n	80038a8 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003898:	79fb      	ldrb	r3, [r7, #7]
 800389a:	4a0b      	ldr	r2, [pc, #44]	; (80038c8 <Systick_init+0x3c>)
 800389c:	2100      	movs	r1, #0
 800389e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	3301      	adds	r3, #1
 80038a6:	71fb      	strb	r3, [r7, #7]
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	2b0f      	cmp	r3, #15
 80038ac:	d9f4      	bls.n	8003898 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80038ae:	2200      	movs	r2, #0
 80038b0:	2100      	movs	r1, #0
 80038b2:	f04f 30ff 	mov.w	r0, #4294967295
 80038b6:	f000 ff6a 	bl	800478e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80038ba:	4b04      	ldr	r3, [pc, #16]	; (80038cc <Systick_init+0x40>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	20000e80 	.word	0x20000e80
 80038cc:	20000ec0 	.word	0x20000ec0

080038d0 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80038d6:	f000 fe43 	bl	8004560 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80038da:	f000 ff8e 	bl	80047fa <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80038de:	4b0f      	ldr	r3, [pc, #60]	; (800391c <SysTick_Handler+0x4c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <SysTick_Handler+0x1a>
		Systick_init();
 80038e6:	f7ff ffd1 	bl	800388c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80038ea:	2300      	movs	r3, #0
 80038ec:	71fb      	strb	r3, [r7, #7]
 80038ee:	e00d      	b.n	800390c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	4a0b      	ldr	r2, [pc, #44]	; (8003920 <SysTick_Handler+0x50>)
 80038f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d004      	beq.n	8003906 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	4a08      	ldr	r2, [pc, #32]	; (8003920 <SysTick_Handler+0x50>)
 8003900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003904:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003906:	79fb      	ldrb	r3, [r7, #7]
 8003908:	3301      	adds	r3, #1
 800390a:	71fb      	strb	r3, [r7, #7]
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	2b0f      	cmp	r3, #15
 8003910:	d9ee      	bls.n	80038f0 <SysTick_Handler+0x20>
	}
}
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	20000ec0 	.word	0x20000ec0
 8003920:	20000e80 	.word	0x20000e80

08003924 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 800392c:	4b10      	ldr	r3, [pc, #64]	; (8003970 <Systick_add_callback_function+0x4c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <Systick_add_callback_function+0x14>
		Systick_init();
 8003934:	f7ff ffaa 	bl	800388c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
 800393c:	e00f      	b.n	800395e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 800393e:	7bfb      	ldrb	r3, [r7, #15]
 8003940:	4a0c      	ldr	r2, [pc, #48]	; (8003974 <Systick_add_callback_function+0x50>)
 8003942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d106      	bne.n	8003958 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	4909      	ldr	r1, [pc, #36]	; (8003974 <Systick_add_callback_function+0x50>)
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003954:	2301      	movs	r3, #1
 8003956:	e006      	b.n	8003966 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	3301      	adds	r3, #1
 800395c:	73fb      	strb	r3, [r7, #15]
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	2b0f      	cmp	r3, #15
 8003962:	d9ec      	bls.n	800393e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003964:	2300      	movs	r3, #0

}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	20000ec0 	.word	0x20000ec0
 8003974:	20000e80 	.word	0x20000e80

08003978 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 800397e:	2301      	movs	r3, #1
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2300      	movs	r3, #0
 8003984:	2201      	movs	r2, #1
 8003986:	f44f 7180 	mov.w	r1, #256	; 0x100
 800398a:	4818      	ldr	r0, [pc, #96]	; (80039ec <ILI9341_Init+0x74>)
 800398c:	f7fd ffe0 	bl	8001950 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003990:	2301      	movs	r3, #1
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	2300      	movs	r3, #0
 8003996:	2201      	movs	r2, #1
 8003998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800399c:	4813      	ldr	r0, [pc, #76]	; (80039ec <ILI9341_Init+0x74>)
 800399e:	f7fd ffd7 	bl	8001950 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 80039a2:	2302      	movs	r3, #2
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	2301      	movs	r3, #1
 80039a8:	2201      	movs	r2, #1
 80039aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039ae:	480f      	ldr	r0, [pc, #60]	; (80039ec <ILI9341_Init+0x74>)
 80039b0:	f7fd ffce 	bl	8001950 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 80039b4:	2201      	movs	r2, #1
 80039b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039ba:	480c      	ldr	r0, [pc, #48]	; (80039ec <ILI9341_Init+0x74>)
 80039bc:	f001 f93b 	bl	8004c36 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 80039c0:	480b      	ldr	r0, [pc, #44]	; (80039f0 <ILI9341_Init+0x78>)
 80039c2:	f7fd fff5 	bl	80019b0 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 80039c6:	f000 f819 	bl	80039fc <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 80039ca:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <ILI9341_Init+0x7c>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	801a      	strh	r2, [r3, #0]
 80039d0:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <ILI9341_Init+0x7c>)
 80039d2:	881a      	ldrh	r2, [r3, #0]
 80039d4:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <ILI9341_Init+0x80>)
 80039d6:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);//ILI9341_Orientation_Portrait_1);//orientation portrait/paysage
 80039d8:	2002      	movs	r0, #2
 80039da:	f000 fa71 	bl	8003ec0 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80039de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80039e2:	f000 f9f7 	bl	8003dd4 <ILI9341_Fill>
}
 80039e6:	bf00      	nop
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40010800 	.word	0x40010800
 80039f0:	40013000 	.word	0x40013000
 80039f4:	20000ec6 	.word	0x20000ec6
 80039f8:	20000ec4 	.word	0x20000ec4

080039fc <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8003a00:	2200      	movs	r2, #0
 8003a02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a06:	4898      	ldr	r0, [pc, #608]	; (8003c68 <ILI9341_InitLCD+0x26c>)
 8003a08:	f001 f915 	bl	8004c36 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003a0c:	2014      	movs	r0, #20
 8003a0e:	f000 fdc3 	bl	8004598 <HAL_Delay>
	ILI9341_RST_SET();
 8003a12:	2201      	movs	r2, #1
 8003a14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a18:	4893      	ldr	r0, [pc, #588]	; (8003c68 <ILI9341_InitLCD+0x26c>)
 8003a1a:	f001 f90c 	bl	8004c36 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8003a1e:	2014      	movs	r0, #20
 8003a20:	f000 fdba 	bl	8004598 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8003a24:	2001      	movs	r0, #1
 8003a26:	f000 f921 	bl	8003c6c <ILI9341_SendCommand>
	HAL_Delay(50);
 8003a2a:	2032      	movs	r0, #50	; 0x32
 8003a2c:	f000 fdb4 	bl	8004598 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8003a30:	20cb      	movs	r0, #203	; 0xcb
 8003a32:	f000 f91b 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003a36:	2039      	movs	r0, #57	; 0x39
 8003a38:	f000 f93c 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003a3c:	202c      	movs	r0, #44	; 0x2c
 8003a3e:	f000 f939 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003a42:	2000      	movs	r0, #0
 8003a44:	f000 f936 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003a48:	2034      	movs	r0, #52	; 0x34
 8003a4a:	f000 f933 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8003a4e:	2002      	movs	r0, #2
 8003a50:	f000 f930 	bl	8003cb4 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8003a54:	20cf      	movs	r0, #207	; 0xcf
 8003a56:	f000 f909 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	f000 f92a 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003a60:	20c1      	movs	r0, #193	; 0xc1
 8003a62:	f000 f927 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8003a66:	2030      	movs	r0, #48	; 0x30
 8003a68:	f000 f924 	bl	8003cb4 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8003a6c:	20e8      	movs	r0, #232	; 0xe8
 8003a6e:	f000 f8fd 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003a72:	2085      	movs	r0, #133	; 0x85
 8003a74:	f000 f91e 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f000 f91b 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003a7e:	2078      	movs	r0, #120	; 0x78
 8003a80:	f000 f918 	bl	8003cb4 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8003a84:	20ea      	movs	r0, #234	; 0xea
 8003a86:	f000 f8f1 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f000 f912 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003a90:	2000      	movs	r0, #0
 8003a92:	f000 f90f 	bl	8003cb4 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8003a96:	20ed      	movs	r0, #237	; 0xed
 8003a98:	f000 f8e8 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003a9c:	2064      	movs	r0, #100	; 0x64
 8003a9e:	f000 f909 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003aa2:	2003      	movs	r0, #3
 8003aa4:	f000 f906 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8003aa8:	2012      	movs	r0, #18
 8003aaa:	f000 f903 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003aae:	2081      	movs	r0, #129	; 0x81
 8003ab0:	f000 f900 	bl	8003cb4 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8003ab4:	20f7      	movs	r0, #247	; 0xf7
 8003ab6:	f000 f8d9 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8003aba:	2020      	movs	r0, #32
 8003abc:	f000 f8fa 	bl	8003cb4 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8003ac0:	20c0      	movs	r0, #192	; 0xc0
 8003ac2:	f000 f8d3 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8003ac6:	2023      	movs	r0, #35	; 0x23
 8003ac8:	f000 f8f4 	bl	8003cb4 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8003acc:	20c1      	movs	r0, #193	; 0xc1
 8003ace:	f000 f8cd 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003ad2:	2010      	movs	r0, #16
 8003ad4:	f000 f8ee 	bl	8003cb4 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8003ad8:	20c5      	movs	r0, #197	; 0xc5
 8003ada:	f000 f8c7 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003ade:	203e      	movs	r0, #62	; 0x3e
 8003ae0:	f000 f8e8 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003ae4:	2028      	movs	r0, #40	; 0x28
 8003ae6:	f000 f8e5 	bl	8003cb4 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8003aea:	20c7      	movs	r0, #199	; 0xc7
 8003aec:	f000 f8be 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003af0:	2086      	movs	r0, #134	; 0x86
 8003af2:	f000 f8df 	bl	8003cb4 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8003af6:	2036      	movs	r0, #54	; 0x36
 8003af8:	f000 f8b8 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003afc:	2048      	movs	r0, #72	; 0x48
 8003afe:	f000 f8d9 	bl	8003cb4 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003b02:	203a      	movs	r0, #58	; 0x3a
 8003b04:	f000 f8b2 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003b08:	2055      	movs	r0, #85	; 0x55
 8003b0a:	f000 f8d3 	bl	8003cb4 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8003b0e:	20b1      	movs	r0, #177	; 0xb1
 8003b10:	f000 f8ac 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003b14:	2000      	movs	r0, #0
 8003b16:	f000 f8cd 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8003b1a:	2018      	movs	r0, #24
 8003b1c:	f000 f8ca 	bl	8003cb4 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8003b20:	20b6      	movs	r0, #182	; 0xb6
 8003b22:	f000 f8a3 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8003b26:	2008      	movs	r0, #8
 8003b28:	f000 f8c4 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8003b2c:	2082      	movs	r0, #130	; 0x82
 8003b2e:	f000 f8c1 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003b32:	2027      	movs	r0, #39	; 0x27
 8003b34:	f000 f8be 	bl	8003cb4 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8003b38:	20f2      	movs	r0, #242	; 0xf2
 8003b3a:	f000 f897 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003b3e:	2000      	movs	r0, #0
 8003b40:	f000 f8b8 	bl	8003cb4 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003b44:	202a      	movs	r0, #42	; 0x2a
 8003b46:	f000 f891 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f000 f8b2 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003b50:	2000      	movs	r0, #0
 8003b52:	f000 f8af 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003b56:	2000      	movs	r0, #0
 8003b58:	f000 f8ac 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8003b5c:	20ef      	movs	r0, #239	; 0xef
 8003b5e:	f000 f8a9 	bl	8003cb4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003b62:	202b      	movs	r0, #43	; 0x2b
 8003b64:	f000 f882 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f000 f8a3 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003b6e:	2000      	movs	r0, #0
 8003b70:	f000 f8a0 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003b74:	2001      	movs	r0, #1
 8003b76:	f000 f89d 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8003b7a:	203f      	movs	r0, #63	; 0x3f
 8003b7c:	f000 f89a 	bl	8003cb4 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003b80:	2026      	movs	r0, #38	; 0x26
 8003b82:	f000 f873 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8003b86:	2001      	movs	r0, #1
 8003b88:	f000 f894 	bl	8003cb4 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8003b8c:	20e0      	movs	r0, #224	; 0xe0
 8003b8e:	f000 f86d 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8003b92:	200f      	movs	r0, #15
 8003b94:	f000 f88e 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003b98:	2031      	movs	r0, #49	; 0x31
 8003b9a:	f000 f88b 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8003b9e:	202b      	movs	r0, #43	; 0x2b
 8003ba0:	f000 f888 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003ba4:	200c      	movs	r0, #12
 8003ba6:	f000 f885 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003baa:	200e      	movs	r0, #14
 8003bac:	f000 f882 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003bb0:	2008      	movs	r0, #8
 8003bb2:	f000 f87f 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8003bb6:	204e      	movs	r0, #78	; 0x4e
 8003bb8:	f000 f87c 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8003bbc:	20f1      	movs	r0, #241	; 0xf1
 8003bbe:	f000 f879 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8003bc2:	2037      	movs	r0, #55	; 0x37
 8003bc4:	f000 f876 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003bc8:	2007      	movs	r0, #7
 8003bca:	f000 f873 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8003bce:	2010      	movs	r0, #16
 8003bd0:	f000 f870 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003bd4:	2003      	movs	r0, #3
 8003bd6:	f000 f86d 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003bda:	200e      	movs	r0, #14
 8003bdc:	f000 f86a 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8003be0:	2009      	movs	r0, #9
 8003be2:	f000 f867 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003be6:	2000      	movs	r0, #0
 8003be8:	f000 f864 	bl	8003cb4 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8003bec:	20e1      	movs	r0, #225	; 0xe1
 8003bee:	f000 f83d 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	f000 f85e 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003bf8:	200e      	movs	r0, #14
 8003bfa:	f000 f85b 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8003bfe:	2014      	movs	r0, #20
 8003c00:	f000 f858 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003c04:	2003      	movs	r0, #3
 8003c06:	f000 f855 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8003c0a:	2011      	movs	r0, #17
 8003c0c:	f000 f852 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003c10:	2007      	movs	r0, #7
 8003c12:	f000 f84f 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003c16:	2031      	movs	r0, #49	; 0x31
 8003c18:	f000 f84c 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003c1c:	20c1      	movs	r0, #193	; 0xc1
 8003c1e:	f000 f849 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8003c22:	2048      	movs	r0, #72	; 0x48
 8003c24:	f000 f846 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003c28:	2008      	movs	r0, #8
 8003c2a:	f000 f843 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003c2e:	200f      	movs	r0, #15
 8003c30:	f000 f840 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003c34:	200c      	movs	r0, #12
 8003c36:	f000 f83d 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003c3a:	2031      	movs	r0, #49	; 0x31
 8003c3c:	f000 f83a 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8003c40:	2036      	movs	r0, #54	; 0x36
 8003c42:	f000 f837 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003c46:	200f      	movs	r0, #15
 8003c48:	f000 f834 	bl	8003cb4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8003c4c:	2011      	movs	r0, #17
 8003c4e:	f000 f80d 	bl	8003c6c <ILI9341_SendCommand>

	HAL_Delay(10);
 8003c52:	200a      	movs	r0, #10
 8003c54:	f000 fca0 	bl	8004598 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8003c58:	2029      	movs	r0, #41	; 0x29
 8003c5a:	f000 f807 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8003c5e:	202c      	movs	r0, #44	; 0x2c
 8003c60:	f000 f804 	bl	8003c6c <ILI9341_SendCommand>
}
 8003c64:	bf00      	nop
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40010800 	.word	0x40010800

08003c6c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8003c76:	2200      	movs	r2, #0
 8003c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c7c:	480b      	ldr	r0, [pc, #44]	; (8003cac <ILI9341_SendCommand+0x40>)
 8003c7e:	f000 ffda 	bl	8004c36 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003c82:	2200      	movs	r2, #0
 8003c84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c88:	4808      	ldr	r0, [pc, #32]	; (8003cac <ILI9341_SendCommand+0x40>)
 8003c8a:	f000 ffd4 	bl	8004c36 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	4619      	mov	r1, r3
 8003c92:	4807      	ldr	r0, [pc, #28]	; (8003cb0 <ILI9341_SendCommand+0x44>)
 8003c94:	f7fd ffa2 	bl	8001bdc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c9e:	4803      	ldr	r0, [pc, #12]	; (8003cac <ILI9341_SendCommand+0x40>)
 8003ca0:	f000 ffc9 	bl	8004c36 <HAL_GPIO_WritePin>
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40010800 	.word	0x40010800
 8003cb0:	40013000 	.word	0x40013000

08003cb4 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cc4:	480b      	ldr	r0, [pc, #44]	; (8003cf4 <ILI9341_SendData+0x40>)
 8003cc6:	f000 ffb6 	bl	8004c36 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cd0:	4808      	ldr	r0, [pc, #32]	; (8003cf4 <ILI9341_SendData+0x40>)
 8003cd2:	f000 ffb0 	bl	8004c36 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003cd6:	79fb      	ldrb	r3, [r7, #7]
 8003cd8:	4619      	mov	r1, r3
 8003cda:	4807      	ldr	r0, [pc, #28]	; (8003cf8 <ILI9341_SendData+0x44>)
 8003cdc:	f7fd ff7e 	bl	8001bdc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ce6:	4803      	ldr	r0, [pc, #12]	; (8003cf4 <ILI9341_SendData+0x40>)
 8003ce8:	f000 ffa5 	bl	8004c36 <HAL_GPIO_WritePin>
}
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40010800 	.word	0x40010800
 8003cf8:	40013000 	.word	0x40013000

08003cfc <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	80fb      	strh	r3, [r7, #6]
 8003d06:	460b      	mov	r3, r1
 8003d08:	80bb      	strh	r3, [r7, #4]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8003d0e:	88bb      	ldrh	r3, [r7, #4]
 8003d10:	88fa      	ldrh	r2, [r7, #6]
 8003d12:	88b9      	ldrh	r1, [r7, #4]
 8003d14:	88f8      	ldrh	r0, [r7, #6]
 8003d16:	f000 f813 	bl	8003d40 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8003d1a:	202c      	movs	r0, #44	; 0x2c
 8003d1c:	f7ff ffa6 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8003d20:	887b      	ldrh	r3, [r7, #2]
 8003d22:	0a1b      	lsrs	r3, r3, #8
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff ffc3 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8003d2e:	887b      	ldrh	r3, [r7, #2]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff ffbe 	bl	8003cb4 <ILI9341_SendData>
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003d40:	b590      	push	{r4, r7, lr}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4604      	mov	r4, r0
 8003d48:	4608      	mov	r0, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4623      	mov	r3, r4
 8003d50:	80fb      	strh	r3, [r7, #6]
 8003d52:	4603      	mov	r3, r0
 8003d54:	80bb      	strh	r3, [r7, #4]
 8003d56:	460b      	mov	r3, r1
 8003d58:	807b      	strh	r3, [r7, #2]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003d5e:	202a      	movs	r0, #42	; 0x2a
 8003d60:	f7ff ff84 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003d64:	88fb      	ldrh	r3, [r7, #6]
 8003d66:	0a1b      	lsrs	r3, r3, #8
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff ffa1 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8003d72:	88fb      	ldrh	r3, [r7, #6]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7ff ff9c 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003d7c:	887b      	ldrh	r3, [r7, #2]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff ff95 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003d8a:	887b      	ldrh	r3, [r7, #2]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff ff90 	bl	8003cb4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003d94:	202b      	movs	r0, #43	; 0x2b
 8003d96:	f7ff ff69 	bl	8003c6c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003d9a:	88bb      	ldrh	r3, [r7, #4]
 8003d9c:	0a1b      	lsrs	r3, r3, #8
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff ff86 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003da8:	88bb      	ldrh	r3, [r7, #4]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff ff81 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8003db2:	883b      	ldrh	r3, [r7, #0]
 8003db4:	0a1b      	lsrs	r3, r3, #8
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff ff7a 	bl	8003cb4 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8003dc0:	883b      	ldrh	r3, [r7, #0]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff ff75 	bl	8003cb4 <ILI9341_SendData>
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd90      	pop	{r4, r7, pc}
	...

08003dd4 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af02      	add	r7, sp, #8
 8003dda:	4603      	mov	r3, r0
 8003ddc:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <ILI9341_Fill+0x2c>)
 8003de0:	881b      	ldrh	r3, [r3, #0]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <ILI9341_Fill+0x2c>)
 8003de8:	8859      	ldrh	r1, [r3, #2]
 8003dea:	88fb      	ldrh	r3, [r7, #6]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	460b      	mov	r3, r1
 8003df0:	2100      	movs	r1, #0
 8003df2:	2000      	movs	r0, #0
 8003df4:	f000 f806 	bl	8003e04 <ILI9341_INT_Fill>
}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20000ec8 	.word	0x20000ec8

08003e04 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003e04:	b590      	push	{r4, r7, lr}
 8003e06:	b087      	sub	sp, #28
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	4608      	mov	r0, r1
 8003e0e:	4611      	mov	r1, r2
 8003e10:	461a      	mov	r2, r3
 8003e12:	4623      	mov	r3, r4
 8003e14:	80fb      	strh	r3, [r7, #6]
 8003e16:	4603      	mov	r3, r0
 8003e18:	80bb      	strh	r3, [r7, #4]
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	807b      	strh	r3, [r7, #2]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003e22:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003e2c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003e32:	883b      	ldrh	r3, [r7, #0]
 8003e34:	887a      	ldrh	r2, [r7, #2]
 8003e36:	88b9      	ldrh	r1, [r7, #4]
 8003e38:	88f8      	ldrh	r0, [r7, #6]
 8003e3a:	f7ff ff81 	bl	8003d40 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003e3e:	202c      	movs	r0, #44	; 0x2c
 8003e40:	f7ff ff14 	bl	8003c6c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003e44:	887a      	ldrh	r2, [r7, #2]
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	8839      	ldrh	r1, [r7, #0]
 8003e4e:	88ba      	ldrh	r2, [r7, #4]
 8003e50:	1a8a      	subs	r2, r1, r2
 8003e52:	3201      	adds	r2, #1
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
 8003e58:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e60:	4815      	ldr	r0, [pc, #84]	; (8003eb8 <ILI9341_INT_Fill+0xb4>)
 8003e62:	f000 fee8 	bl	8004c36 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003e66:	2201      	movs	r2, #1
 8003e68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e6c:	4812      	ldr	r0, [pc, #72]	; (8003eb8 <ILI9341_INT_Fill+0xb4>)
 8003e6e:	f000 fee2 	bl	8004c36 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003e72:	2101      	movs	r1, #1
 8003e74:	4811      	ldr	r0, [pc, #68]	; (8003ebc <ILI9341_INT_Fill+0xb8>)
 8003e76:	f7fd ff1f 	bl	8001cb8 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
 8003e7e:	e009      	b.n	8003e94 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003e80:	f107 030c 	add.w	r3, r7, #12
 8003e84:	2201      	movs	r2, #1
 8003e86:	4619      	mov	r1, r3
 8003e88:	480c      	ldr	r0, [pc, #48]	; (8003ebc <ILI9341_INT_Fill+0xb8>)
 8003e8a:	f7fd fedd 	bl	8001c48 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	3301      	adds	r3, #1
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d3f1      	bcc.n	8003e80 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ea2:	4805      	ldr	r0, [pc, #20]	; (8003eb8 <ILI9341_INT_Fill+0xb4>)
 8003ea4:	f000 fec7 	bl	8004c36 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	4804      	ldr	r0, [pc, #16]	; (8003ebc <ILI9341_INT_Fill+0xb8>)
 8003eac:	f7fd ff04 	bl	8001cb8 <TM_SPI_SetDataSize>
}
 8003eb0:	bf00      	nop
 8003eb2:	371c      	adds	r7, #28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd90      	pop	{r4, r7, pc}
 8003eb8:	40010800 	.word	0x40010800
 8003ebc:	40013000 	.word	0x40013000

08003ec0 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8003eca:	2036      	movs	r0, #54	; 0x36
 8003ecc:	f7ff fece 	bl	8003c6c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d103      	bne.n	8003ede <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8003ed6:	2058      	movs	r0, #88	; 0x58
 8003ed8:	f7ff feec 	bl	8003cb4 <ILI9341_SendData>
 8003edc:	e013      	b.n	8003f06 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d103      	bne.n	8003eec <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8003ee4:	2088      	movs	r0, #136	; 0x88
 8003ee6:	f7ff fee5 	bl	8003cb4 <ILI9341_SendData>
 8003eea:	e00c      	b.n	8003f06 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d103      	bne.n	8003efa <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8003ef2:	2028      	movs	r0, #40	; 0x28
 8003ef4:	f7ff fede 	bl	8003cb4 <ILI9341_SendData>
 8003ef8:	e005      	b.n	8003f06 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	2b03      	cmp	r3, #3
 8003efe:	d102      	bne.n	8003f06 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8003f00:	20e8      	movs	r0, #232	; 0xe8
 8003f02:	f7ff fed7 	bl	8003cb4 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003f06:	4a0e      	ldr	r2, [pc, #56]	; (8003f40 <ILI9341_Rotate+0x80>)
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <ILI9341_Rotate+0x58>
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d107      	bne.n	8003f28 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003f18:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <ILI9341_Rotate+0x80>)
 8003f1a:	22f0      	movs	r2, #240	; 0xf0
 8003f1c:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003f1e:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <ILI9341_Rotate+0x80>)
 8003f20:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003f24:	805a      	strh	r2, [r3, #2]
 8003f26:	e007      	b.n	8003f38 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003f28:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <ILI9341_Rotate+0x80>)
 8003f2a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003f2e:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003f30:	4b03      	ldr	r3, [pc, #12]	; (8003f40 <ILI9341_Rotate+0x80>)
 8003f32:	22f0      	movs	r2, #240	; 0xf0
 8003f34:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003f36:	bf00      	nop
 8003f38:	bf00      	nop
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	20000ec8 	.word	0x20000ec8

08003f44 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	60ba      	str	r2, [r7, #8]
 8003f4c:	607b      	str	r3, [r7, #4]
 8003f4e:	4603      	mov	r3, r0
 8003f50:	81fb      	strh	r3, [r7, #14]
 8003f52:	460b      	mov	r3, r1
 8003f54:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003f56:	89fb      	ldrh	r3, [r7, #14]
 8003f58:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003f5a:	4a31      	ldr	r2, [pc, #196]	; (8004020 <ILI9341_Puts+0xdc>)
 8003f5c:	89fb      	ldrh	r3, [r7, #14]
 8003f5e:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003f60:	4a30      	ldr	r2, [pc, #192]	; (8004024 <ILI9341_Puts+0xe0>)
 8003f62:	89bb      	ldrh	r3, [r7, #12]
 8003f64:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8003f66:	e051      	b.n	800400c <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b0a      	cmp	r3, #10
 8003f6e:	d11d      	bne.n	8003fac <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	785b      	ldrb	r3, [r3, #1]
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	4b2b      	ldr	r3, [pc, #172]	; (8004024 <ILI9341_Puts+0xe0>)
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3301      	adds	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	4b28      	ldr	r3, [pc, #160]	; (8004024 <ILI9341_Puts+0xe0>)
 8003f84:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b0d      	cmp	r3, #13
 8003f8e:	d106      	bne.n	8003f9e <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8003f90:	4b23      	ldr	r3, [pc, #140]	; (8004020 <ILI9341_Puts+0xdc>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	801a      	strh	r2, [r3, #0]
				str++;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	60bb      	str	r3, [r7, #8]
 8003f9c:	e002      	b.n	8003fa4 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8003f9e:	4a20      	ldr	r2, [pc, #128]	; (8004020 <ILI9341_Puts+0xdc>)
 8003fa0:	8afb      	ldrh	r3, [r7, #22]
 8003fa2:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	60bb      	str	r3, [r7, #8]
			continue;
 8003faa:	e02f      	b.n	800400c <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b0d      	cmp	r3, #13
 8003fb2:	d103      	bne.n	8003fbc <ILI9341_Puts+0x78>
			str++;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	60bb      	str	r3, [r7, #8]
			continue;
 8003fba:	e027      	b.n	800400c <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8003fbc:	4b18      	ldr	r3, [pc, #96]	; (8004020 <ILI9341_Puts+0xdc>)
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4b19      	ldr	r3, [pc, #100]	; (8004028 <ILI9341_Puts+0xe4>)
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	1acb      	subs	r3, r1, r3
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	dd0d      	ble.n	8003fee <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	785b      	ldrb	r3, [r3, #1]
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	4b12      	ldr	r3, [pc, #72]	; (8004024 <ILI9341_Puts+0xe0>)
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	4413      	add	r3, r2
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <ILI9341_Puts+0xe0>)
 8003fe6:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003fe8:	4a0d      	ldr	r2, [pc, #52]	; (8004020 <ILI9341_Puts+0xdc>)
 8003fea:	8afb      	ldrh	r3, [r7, #22]
 8003fec:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8003fee:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <ILI9341_Puts+0xdc>)
 8003ff0:	8818      	ldrh	r0, [r3, #0]
 8003ff2:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <ILI9341_Puts+0xe0>)
 8003ff4:	8819      	ldrh	r1, [r3, #0]
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	60ba      	str	r2, [r7, #8]
 8003ffc:	781a      	ldrb	r2, [r3, #0]
 8003ffe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004000:	9301      	str	r3, [sp, #4]
 8004002:	8c3b      	ldrh	r3, [r7, #32]
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f000 f810 	bl	800402c <ILI9341_Putc>
	while (*str) {
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d1a9      	bne.n	8003f68 <ILI9341_Puts+0x24>
	}
}
 8004014:	bf00      	nop
 8004016:	bf00      	nop
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20000ec4 	.word	0x20000ec4
 8004024:	20000ec6 	.word	0x20000ec6
 8004028:	20000ec8 	.word	0x20000ec8

0800402c <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800402c:	b590      	push	{r4, r7, lr}
 800402e:	b08d      	sub	sp, #52	; 0x34
 8004030:	af02      	add	r7, sp, #8
 8004032:	607b      	str	r3, [r7, #4]
 8004034:	4603      	mov	r3, r0
 8004036:	81fb      	strh	r3, [r7, #14]
 8004038:	460b      	mov	r3, r1
 800403a:	81bb      	strh	r3, [r7, #12]
 800403c:	4613      	mov	r3, r2
 800403e:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8004040:	4a4f      	ldr	r2, [pc, #316]	; (8004180 <ILI9341_Putc+0x154>)
 8004042:	89fb      	ldrh	r3, [r7, #14]
 8004044:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8004046:	4a4f      	ldr	r2, [pc, #316]	; (8004184 <ILI9341_Putc+0x158>)
 8004048:	89bb      	ldrh	r3, [r7, #12]
 800404a:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800404c:	4b4c      	ldr	r3, [pc, #304]	; (8004180 <ILI9341_Putc+0x154>)
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	461a      	mov	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	4413      	add	r3, r2
 8004058:	4a4b      	ldr	r2, [pc, #300]	; (8004188 <ILI9341_Putc+0x15c>)
 800405a:	8812      	ldrh	r2, [r2, #0]
 800405c:	4293      	cmp	r3, r2
 800405e:	dd0b      	ble.n	8004078 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	785b      	ldrb	r3, [r3, #1]
 8004064:	b29a      	uxth	r2, r3
 8004066:	4b47      	ldr	r3, [pc, #284]	; (8004184 <ILI9341_Putc+0x158>)
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	4413      	add	r3, r2
 800406c:	b29a      	uxth	r2, r3
 800406e:	4b45      	ldr	r3, [pc, #276]	; (8004184 <ILI9341_Putc+0x158>)
 8004070:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8004072:	4b43      	ldr	r3, [pc, #268]	; (8004180 <ILI9341_Putc+0x154>)
 8004074:	2200      	movs	r2, #0
 8004076:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8004078:	4b41      	ldr	r3, [pc, #260]	; (8004180 <ILI9341_Putc+0x154>)
 800407a:	8818      	ldrh	r0, [r3, #0]
 800407c:	4b41      	ldr	r3, [pc, #260]	; (8004184 <ILI9341_Putc+0x158>)
 800407e:	8819      	ldrh	r1, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	b29a      	uxth	r2, r3
 8004086:	4b3e      	ldr	r3, [pc, #248]	; (8004180 <ILI9341_Putc+0x154>)
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	4413      	add	r3, r2
 800408c:	b29c      	uxth	r4, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	785b      	ldrb	r3, [r3, #1]
 8004092:	b29a      	uxth	r2, r3
 8004094:	4b3b      	ldr	r3, [pc, #236]	; (8004184 <ILI9341_Putc+0x158>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	4413      	add	r3, r2
 800409a:	b29a      	uxth	r2, r3
 800409c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	4613      	mov	r3, r2
 80040a2:	4622      	mov	r2, r4
 80040a4:	f7ff feae 	bl	8003e04 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80040a8:	2300      	movs	r3, #0
 80040aa:	627b      	str	r3, [r7, #36]	; 0x24
 80040ac:	e054      	b.n	8004158 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	7a1b      	ldrb	r3, [r3, #8]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d111      	bne.n	80040da <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80040bc:	7afb      	ldrb	r3, [r7, #11]
 80040be:	3b20      	subs	r3, #32
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	7852      	ldrb	r2, [r2, #1]
 80040c4:	fb02 f303 	mul.w	r3, r2, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	4413      	add	r3, r2
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	4413      	add	r3, r2
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	021b      	lsls	r3, r3, #8
 80040d6:	623b      	str	r3, [r7, #32]
 80040d8:	e017      	b.n	800410a <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	7a1b      	ldrb	r3, [r3, #8]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d111      	bne.n	8004106 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 80040e8:	7afb      	ldrb	r3, [r7, #11]
 80040ea:	3b20      	subs	r3, #32
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	7852      	ldrb	r2, [r2, #1]
 80040f0:	fb02 f303 	mul.w	r3, r2, r3
 80040f4:	461a      	mov	r2, r3
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	4413      	add	r3, r2
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	4413      	add	r3, r2
 8004100:	881b      	ldrh	r3, [r3, #0]
 8004102:	623b      	str	r3, [r7, #32]
 8004104:	e001      	b.n	800410a <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8004106:	2300      	movs	r3, #0
 8004108:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
 800410e:	e01a      	b.n	8004146 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00f      	beq.n	8004140 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	b29a      	uxth	r2, r3
 8004124:	4b16      	ldr	r3, [pc, #88]	; (8004180 <ILI9341_Putc+0x154>)
 8004126:	881b      	ldrh	r3, [r3, #0]
 8004128:	4413      	add	r3, r2
 800412a:	b298      	uxth	r0, r3
 800412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412e:	b29a      	uxth	r2, r3
 8004130:	4b14      	ldr	r3, [pc, #80]	; (8004184 <ILI9341_Putc+0x158>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4413      	add	r3, r2
 8004136:	b29b      	uxth	r3, r3
 8004138:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800413a:	4619      	mov	r1, r3
 800413c:	f7ff fdde 	bl	8003cfc <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	3301      	adds	r3, #1
 8004144:	61fb      	str	r3, [r7, #28]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	4293      	cmp	r3, r2
 8004150:	d3de      	bcc.n	8004110 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	3301      	adds	r3, #1
 8004156:	627b      	str	r3, [r7, #36]	; 0x24
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	785b      	ldrb	r3, [r3, #1]
 800415c:	461a      	mov	r2, r3
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	4293      	cmp	r3, r2
 8004162:	d3a4      	bcc.n	80040ae <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	b29a      	uxth	r2, r3
 800416a:	4b05      	ldr	r3, [pc, #20]	; (8004180 <ILI9341_Putc+0x154>)
 800416c:	881b      	ldrh	r3, [r3, #0]
 800416e:	4413      	add	r3, r2
 8004170:	b29a      	uxth	r2, r3
 8004172:	4b03      	ldr	r3, [pc, #12]	; (8004180 <ILI9341_Putc+0x154>)
 8004174:	801a      	strh	r2, [r3, #0]
}
 8004176:	bf00      	nop
 8004178:	372c      	adds	r7, #44	; 0x2c
 800417a:	46bd      	mov	sp, r7
 800417c:	bd90      	pop	{r4, r7, pc}
 800417e:	bf00      	nop
 8004180:	20000ec4 	.word	0x20000ec4
 8004184:	20000ec6 	.word	0x20000ec6
 8004188:	20000ec8 	.word	0x20000ec8

0800418c <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 800418c:	b590      	push	{r4, r7, lr}
 800418e:	b08d      	sub	sp, #52	; 0x34
 8004190:	af02      	add	r7, sp, #8
 8004192:	4604      	mov	r4, r0
 8004194:	4608      	mov	r0, r1
 8004196:	4611      	mov	r1, r2
 8004198:	461a      	mov	r2, r3
 800419a:	4623      	mov	r3, r4
 800419c:	80fb      	strh	r3, [r7, #6]
 800419e:	4603      	mov	r3, r0
 80041a0:	80bb      	strh	r3, [r7, #4]
 80041a2:	460b      	mov	r3, r1
 80041a4:	807b      	strh	r3, [r7, #2]
 80041a6:	4613      	mov	r3, r2
 80041a8:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61bb      	str	r3, [r7, #24]
 80041ae:	2300      	movs	r3, #0
 80041b0:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80041b2:	2300      	movs	r3, #0
 80041b4:	627b      	str	r3, [r7, #36]	; 0x24
 80041b6:	2300      	movs	r3, #0
 80041b8:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	613b      	str	r3, [r7, #16]
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 80041c6:	887a      	ldrh	r2, [r7, #2]
 80041c8:	88fb      	ldrh	r3, [r7, #6]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 80041ce:	883a      	ldrh	r2, [r7, #0]
 80041d0:	88bb      	ldrh	r3, [r7, #4]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d117      	bne.n	800420c <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 80041dc:	883a      	ldrh	r2, [r7, #0]
 80041de:	88bb      	ldrh	r3, [r7, #4]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d909      	bls.n	80041f8 <ILI9341_DrawLine+0x6c>
 80041e4:	883c      	ldrh	r4, [r7, #0]
 80041e6:	88fa      	ldrh	r2, [r7, #6]
 80041e8:	88b9      	ldrh	r1, [r7, #4]
 80041ea:	88f8      	ldrh	r0, [r7, #6]
 80041ec:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	4623      	mov	r3, r4
 80041f2:	f7ff fe07 	bl	8003e04 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 80041f6:	e0a6      	b.n	8004346 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 80041f8:	88bc      	ldrh	r4, [r7, #4]
 80041fa:	88fa      	ldrh	r2, [r7, #6]
 80041fc:	8839      	ldrh	r1, [r7, #0]
 80041fe:	88f8      	ldrh	r0, [r7, #6]
 8004200:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	4623      	mov	r3, r4
 8004206:	f7ff fdfd 	bl	8003e04 <ILI9341_INT_Fill>
        return;
 800420a:	e09c      	b.n	8004346 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2b00      	cmp	r3, #0
 8004210:	dd02      	ble.n	8004218 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8004212:	2301      	movs	r3, #1
 8004214:	627b      	str	r3, [r7, #36]	; 0x24
 8004216:	e002      	b.n	800421e <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8004218:	f04f 33ff 	mov.w	r3, #4294967295
 800421c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d117      	bne.n	8004254 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004224:	887a      	ldrh	r2, [r7, #2]
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	429a      	cmp	r2, r3
 800422a:	d909      	bls.n	8004240 <ILI9341_DrawLine+0xb4>
 800422c:	88bc      	ldrh	r4, [r7, #4]
 800422e:	887a      	ldrh	r2, [r7, #2]
 8004230:	88b9      	ldrh	r1, [r7, #4]
 8004232:	88f8      	ldrh	r0, [r7, #6]
 8004234:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	4623      	mov	r3, r4
 800423a:	f7ff fde3 	bl	8003e04 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 800423e:	e082      	b.n	8004346 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8004240:	88bc      	ldrh	r4, [r7, #4]
 8004242:	88fa      	ldrh	r2, [r7, #6]
 8004244:	88b9      	ldrh	r1, [r7, #4]
 8004246:	8878      	ldrh	r0, [r7, #2]
 8004248:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	4623      	mov	r3, r4
 800424e:	f7ff fdd9 	bl	8003e04 <ILI9341_INT_Fill>
        return;
 8004252:	e078      	b.n	8004346 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2b00      	cmp	r3, #0
 8004258:	dd02      	ble.n	8004260 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 800425a:	2301      	movs	r3, #1
 800425c:	623b      	str	r3, [r7, #32]
 800425e:	e002      	b.n	8004266 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8004260:	f04f 33ff 	mov.w	r3, #4294967295
 8004264:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800426a:	fb02 f303 	mul.w	r3, r2, r3
 800426e:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	6a3a      	ldr	r2, [r7, #32]
 8004274:	fb02 f303 	mul.w	r3, r2, r3
 8004278:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	429a      	cmp	r2, r3
 800428c:	db2d      	blt.n	80042ea <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8004296:	e01d      	b.n	80042d4 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8004298:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800429a:	88b9      	ldrh	r1, [r7, #4]
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff fd2c 	bl	8003cfc <ILI9341_DrawPixel>
            x0 += dx_sym;
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	4413      	add	r3, r2
 80042ac:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	da04      	bge.n	80042be <ILI9341_DrawLine+0x132>
                di += dy_x2;
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4413      	add	r3, r2
 80042ba:	61fb      	str	r3, [r7, #28]
 80042bc:	e00a      	b.n	80042d4 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	69fa      	ldr	r2, [r7, #28]
 80042c6:	4413      	add	r3, r2
 80042c8:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 80042ca:	6a3b      	ldr	r3, [r7, #32]
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	88bb      	ldrh	r3, [r7, #4]
 80042d0:	4413      	add	r3, r2
 80042d2:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 80042d4:	88fa      	ldrh	r2, [r7, #6]
 80042d6:	887b      	ldrh	r3, [r7, #2]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d1dd      	bne.n	8004298 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 80042dc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80042de:	88b9      	ldrh	r1, [r7, #4]
 80042e0:	88fb      	ldrh	r3, [r7, #6]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff fd0a 	bl	8003cfc <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 80042e8:	e02c      	b.n	8004344 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 80042f2:	e01d      	b.n	8004330 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 80042f4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80042f6:	88b9      	ldrh	r1, [r7, #4]
 80042f8:	88fb      	ldrh	r3, [r7, #6]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7ff fcfe 	bl	8003cfc <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	b29a      	uxth	r2, r3
 8004304:	88bb      	ldrh	r3, [r7, #4]
 8004306:	4413      	add	r3, r2
 8004308:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	2b00      	cmp	r3, #0
 800430e:	da04      	bge.n	800431a <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	4413      	add	r3, r2
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	e00a      	b.n	8004330 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	4413      	add	r3, r2
 8004324:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	b29a      	uxth	r2, r3
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	4413      	add	r3, r2
 800432e:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8004330:	88ba      	ldrh	r2, [r7, #4]
 8004332:	883b      	ldrh	r3, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d1dd      	bne.n	80042f4 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8004338:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800433a:	88b9      	ldrh	r1, [r7, #4]
 800433c:	88fb      	ldrh	r3, [r7, #6]
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff fcdc 	bl	8003cfc <ILI9341_DrawPixel>
    return;
 8004344:	bf00      	nop
}
 8004346:	372c      	adds	r7, #44	; 0x2c
 8004348:	46bd      	mov	sp, r7
 800434a:	bd90      	pop	{r4, r7, pc}

0800434c <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800434c:	b590      	push	{r4, r7, lr}
 800434e:	b085      	sub	sp, #20
 8004350:	af02      	add	r7, sp, #8
 8004352:	4604      	mov	r4, r0
 8004354:	4608      	mov	r0, r1
 8004356:	4611      	mov	r1, r2
 8004358:	461a      	mov	r2, r3
 800435a:	4623      	mov	r3, r4
 800435c:	80fb      	strh	r3, [r7, #6]
 800435e:	4603      	mov	r3, r0
 8004360:	80bb      	strh	r3, [r7, #4]
 8004362:	460b      	mov	r3, r1
 8004364:	807b      	strh	r3, [r7, #2]
 8004366:	4613      	mov	r3, r2
 8004368:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 800436a:	88bc      	ldrh	r4, [r7, #4]
 800436c:	887a      	ldrh	r2, [r7, #2]
 800436e:	88b9      	ldrh	r1, [r7, #4]
 8004370:	88f8      	ldrh	r0, [r7, #6]
 8004372:	8b3b      	ldrh	r3, [r7, #24]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	4623      	mov	r3, r4
 8004378:	f7ff ff08 	bl	800418c <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 800437c:	883c      	ldrh	r4, [r7, #0]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	88b9      	ldrh	r1, [r7, #4]
 8004382:	88f8      	ldrh	r0, [r7, #6]
 8004384:	8b3b      	ldrh	r3, [r7, #24]
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	4623      	mov	r3, r4
 800438a:	f7ff feff 	bl	800418c <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 800438e:	883c      	ldrh	r4, [r7, #0]
 8004390:	887a      	ldrh	r2, [r7, #2]
 8004392:	88b9      	ldrh	r1, [r7, #4]
 8004394:	8878      	ldrh	r0, [r7, #2]
 8004396:	8b3b      	ldrh	r3, [r7, #24]
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	4623      	mov	r3, r4
 800439c:	f7ff fef6 	bl	800418c <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 80043a0:	883c      	ldrh	r4, [r7, #0]
 80043a2:	887a      	ldrh	r2, [r7, #2]
 80043a4:	8839      	ldrh	r1, [r7, #0]
 80043a6:	88f8      	ldrh	r0, [r7, #6]
 80043a8:	8b3b      	ldrh	r3, [r7, #24]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	4623      	mov	r3, r4
 80043ae:	f7ff feed 	bl	800418c <ILI9341_DrawLine>
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd90      	pop	{r4, r7, pc}
	...

080043bc <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80043bc:	b590      	push	{r4, r7, lr}
 80043be:	b087      	sub	sp, #28
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	4604      	mov	r4, r0
 80043c4:	4608      	mov	r0, r1
 80043c6:	4611      	mov	r1, r2
 80043c8:	461a      	mov	r2, r3
 80043ca:	4623      	mov	r3, r4
 80043cc:	80fb      	strh	r3, [r7, #6]
 80043ce:	4603      	mov	r3, r0
 80043d0:	80bb      	strh	r3, [r7, #4]
 80043d2:	460b      	mov	r3, r1
 80043d4:	807b      	strh	r3, [r7, #2]
 80043d6:	4613      	mov	r3, r2
 80043d8:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 80043da:	88fa      	ldrh	r2, [r7, #6]
 80043dc:	887b      	ldrh	r3, [r7, #2]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d905      	bls.n	80043ee <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 80043e2:	88fb      	ldrh	r3, [r7, #6]
 80043e4:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 80043e6:	887b      	ldrh	r3, [r7, #2]
 80043e8:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 80043ea:	89fb      	ldrh	r3, [r7, #14]
 80043ec:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 80043ee:	88ba      	ldrh	r2, [r7, #4]
 80043f0:	883b      	ldrh	r3, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d905      	bls.n	8004402 <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 80043f6:	88bb      	ldrh	r3, [r7, #4]
 80043f8:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 80043fa:	883b      	ldrh	r3, [r7, #0]
 80043fc:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 80043fe:	89fb      	ldrh	r3, [r7, #14]
 8004400:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 8004402:	883c      	ldrh	r4, [r7, #0]
 8004404:	887a      	ldrh	r2, [r7, #2]
 8004406:	88b9      	ldrh	r1, [r7, #4]
 8004408:	88f8      	ldrh	r0, [r7, #6]
 800440a:	8c3b      	ldrh	r3, [r7, #32]
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	4623      	mov	r3, r4
 8004410:	f7ff fcf8 	bl	8003e04 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8004414:	2201      	movs	r2, #1
 8004416:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800441a:	4803      	ldr	r0, [pc, #12]	; (8004428 <ILI9341_DrawFilledRectangle+0x6c>)
 800441c:	f000 fc0b 	bl	8004c36 <HAL_GPIO_WritePin>
}
 8004420:	bf00      	nop
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	bd90      	pop	{r4, r7, pc}
 8004428:	40010800 	.word	0x40010800

0800442c <ILI9341_printf>:
 * @param  background: Color for string background
 * @param  format : Formated string like printf
 * @retval None
 */
void ILI9341_printf(int16_t x, int16_t y, FontDef_t *font, int16_t foreground, int16_t background, const char *format, ...)
{
 800442c:	b5b0      	push	{r4, r5, r7, lr}
 800442e:	b0c8      	sub	sp, #288	; 0x120
 8004430:	af02      	add	r7, sp, #8
 8004432:	4604      	mov	r4, r0
 8004434:	4608      	mov	r0, r1
 8004436:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800443a:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 800443e:	600a      	str	r2, [r1, #0]
 8004440:	4619      	mov	r1, r3
 8004442:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004446:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800444a:	4622      	mov	r2, r4
 800444c:	801a      	strh	r2, [r3, #0]
 800444e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004452:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004456:	4602      	mov	r2, r0
 8004458:	801a      	strh	r2, [r3, #0]
 800445a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800445e:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8004462:	460a      	mov	r2, r1
 8004464:	801a      	strh	r2, [r3, #0]
	char buffer[256];

	va_list args_list;
	va_start(args_list, format);
 8004466:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800446a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800446e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004472:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, 256, format, args_list);
 8004474:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004478:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800447c:	f107 0018 	add.w	r0, r7, #24
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8004486:	f44f 7180 	mov.w	r1, #256	; 0x100
 800448a:	f005 f9e5 	bl	8009858 <vsnprintf>
	va_end(args_list);

	ILI9341_Puts(x, y, buffer, font, foreground, background);
 800448e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004492:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8004496:	8818      	ldrh	r0, [r3, #0]
 8004498:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800449c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80044a0:	881c      	ldrh	r4, [r3, #0]
 80044a2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80044a6:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 80044aa:	881a      	ldrh	r2, [r3, #0]
 80044ac:	f8b7 1128 	ldrh.w	r1, [r7, #296]	; 0x128
 80044b0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80044b4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80044b8:	f107 0518 	add.w	r5, r7, #24
 80044bc:	9101      	str	r1, [sp, #4]
 80044be:	9200      	str	r2, [sp, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	462a      	mov	r2, r5
 80044c4:	4621      	mov	r1, r4
 80044c6:	f7ff fd3d 	bl	8003f44 <ILI9341_Puts>
}
 80044ca:	bf00      	nop
 80044cc:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bdb0      	pop	{r4, r5, r7, pc}

080044d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044d8:	4b08      	ldr	r3, [pc, #32]	; (80044fc <HAL_Init+0x28>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a07      	ldr	r2, [pc, #28]	; (80044fc <HAL_Init+0x28>)
 80044de:	f043 0310 	orr.w	r3, r3, #16
 80044e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044e4:	2003      	movs	r0, #3
 80044e6:	f000 f947 	bl	8004778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044ea:	200f      	movs	r0, #15
 80044ec:	f000 f808 	bl	8004500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044f0:	f7fd fc4a 	bl	8001d88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40022000 	.word	0x40022000

08004500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004508:	4b12      	ldr	r3, [pc, #72]	; (8004554 <HAL_InitTick+0x54>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	4b12      	ldr	r3, [pc, #72]	; (8004558 <HAL_InitTick+0x58>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	4619      	mov	r1, r3
 8004512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004516:	fbb3 f3f1 	udiv	r3, r3, r1
 800451a:	fbb2 f3f3 	udiv	r3, r2, r3
 800451e:	4618      	mov	r0, r3
 8004520:	f000 f95f 	bl	80047e2 <HAL_SYSTICK_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e00e      	b.n	800454c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b0f      	cmp	r3, #15
 8004532:	d80a      	bhi.n	800454a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004534:	2200      	movs	r2, #0
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	f000 f927 	bl	800478e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004540:	4a06      	ldr	r2, [pc, #24]	; (800455c <HAL_InitTick+0x5c>)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	e000      	b.n	800454c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
}
 800454c:	4618      	mov	r0, r3
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	20000020 	.word	0x20000020
 8004558:	20000034 	.word	0x20000034
 800455c:	20000030 	.word	0x20000030

08004560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <HAL_IncTick+0x1c>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	461a      	mov	r2, r3
 800456a:	4b05      	ldr	r3, [pc, #20]	; (8004580 <HAL_IncTick+0x20>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4413      	add	r3, r2
 8004570:	4a03      	ldr	r2, [pc, #12]	; (8004580 <HAL_IncTick+0x20>)
 8004572:	6013      	str	r3, [r2, #0]
}
 8004574:	bf00      	nop
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr
 800457c:	20000034 	.word	0x20000034
 8004580:	20000ed0 	.word	0x20000ed0

08004584 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  return uwTick;
 8004588:	4b02      	ldr	r3, [pc, #8]	; (8004594 <HAL_GetTick+0x10>)
 800458a:	681b      	ldr	r3, [r3, #0]
}
 800458c:	4618      	mov	r0, r3
 800458e:	46bd      	mov	sp, r7
 8004590:	bc80      	pop	{r7}
 8004592:	4770      	bx	lr
 8004594:	20000ed0 	.word	0x20000ed0

08004598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045a0:	f7ff fff0 	bl	8004584 <HAL_GetTick>
 80045a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b0:	d005      	beq.n	80045be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045b2:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <HAL_Delay+0x44>)
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80045be:	bf00      	nop
 80045c0:	f7ff ffe0 	bl	8004584 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d8f7      	bhi.n	80045c0 <HAL_Delay+0x28>
  {
  }
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000034 	.word	0x20000034

080045e0 <__NVIC_SetPriorityGrouping>:
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f003 0307 	and.w	r3, r3, #7
 80045ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045f0:	4b0c      	ldr	r3, [pc, #48]	; (8004624 <__NVIC_SetPriorityGrouping+0x44>)
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045fc:	4013      	ands	r3, r2
 80045fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800460c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004612:	4a04      	ldr	r2, [pc, #16]	; (8004624 <__NVIC_SetPriorityGrouping+0x44>)
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	60d3      	str	r3, [r2, #12]
}
 8004618:	bf00      	nop
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	bc80      	pop	{r7}
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	e000ed00 	.word	0xe000ed00

08004628 <__NVIC_GetPriorityGrouping>:
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800462c:	4b04      	ldr	r3, [pc, #16]	; (8004640 <__NVIC_GetPriorityGrouping+0x18>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	0a1b      	lsrs	r3, r3, #8
 8004632:	f003 0307 	and.w	r3, r3, #7
}
 8004636:	4618      	mov	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	bc80      	pop	{r7}
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	e000ed00 	.word	0xe000ed00

08004644 <__NVIC_EnableIRQ>:
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	4603      	mov	r3, r0
 800464c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800464e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004652:	2b00      	cmp	r3, #0
 8004654:	db0b      	blt.n	800466e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004656:	79fb      	ldrb	r3, [r7, #7]
 8004658:	f003 021f 	and.w	r2, r3, #31
 800465c:	4906      	ldr	r1, [pc, #24]	; (8004678 <__NVIC_EnableIRQ+0x34>)
 800465e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	2001      	movs	r0, #1
 8004666:	fa00 f202 	lsl.w	r2, r0, r2
 800466a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr
 8004678:	e000e100 	.word	0xe000e100

0800467c <__NVIC_SetPriority>:
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	4603      	mov	r3, r0
 8004684:	6039      	str	r1, [r7, #0]
 8004686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800468c:	2b00      	cmp	r3, #0
 800468e:	db0a      	blt.n	80046a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	b2da      	uxtb	r2, r3
 8004694:	490c      	ldr	r1, [pc, #48]	; (80046c8 <__NVIC_SetPriority+0x4c>)
 8004696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469a:	0112      	lsls	r2, r2, #4
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	440b      	add	r3, r1
 80046a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80046a4:	e00a      	b.n	80046bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	4908      	ldr	r1, [pc, #32]	; (80046cc <__NVIC_SetPriority+0x50>)
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	f003 030f 	and.w	r3, r3, #15
 80046b2:	3b04      	subs	r3, #4
 80046b4:	0112      	lsls	r2, r2, #4
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	440b      	add	r3, r1
 80046ba:	761a      	strb	r2, [r3, #24]
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bc80      	pop	{r7}
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	e000e100 	.word	0xe000e100
 80046cc:	e000ed00 	.word	0xe000ed00

080046d0 <NVIC_EncodePriority>:
{
 80046d0:	b480      	push	{r7}
 80046d2:	b089      	sub	sp, #36	; 0x24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	f1c3 0307 	rsb	r3, r3, #7
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	bf28      	it	cs
 80046ee:	2304      	movcs	r3, #4
 80046f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	3304      	adds	r3, #4
 80046f6:	2b06      	cmp	r3, #6
 80046f8:	d902      	bls.n	8004700 <NVIC_EncodePriority+0x30>
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	3b03      	subs	r3, #3
 80046fe:	e000      	b.n	8004702 <NVIC_EncodePriority+0x32>
 8004700:	2300      	movs	r3, #0
 8004702:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004704:	f04f 32ff 	mov.w	r2, #4294967295
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	43da      	mvns	r2, r3
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	401a      	ands	r2, r3
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004718:	f04f 31ff 	mov.w	r1, #4294967295
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	fa01 f303 	lsl.w	r3, r1, r3
 8004722:	43d9      	mvns	r1, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004728:	4313      	orrs	r3, r2
}
 800472a:	4618      	mov	r0, r3
 800472c:	3724      	adds	r7, #36	; 0x24
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3b01      	subs	r3, #1
 8004740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004744:	d301      	bcc.n	800474a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004746:	2301      	movs	r3, #1
 8004748:	e00f      	b.n	800476a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800474a:	4a0a      	ldr	r2, [pc, #40]	; (8004774 <SysTick_Config+0x40>)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004752:	210f      	movs	r1, #15
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	f7ff ff90 	bl	800467c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800475c:	4b05      	ldr	r3, [pc, #20]	; (8004774 <SysTick_Config+0x40>)
 800475e:	2200      	movs	r2, #0
 8004760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004762:	4b04      	ldr	r3, [pc, #16]	; (8004774 <SysTick_Config+0x40>)
 8004764:	2207      	movs	r2, #7
 8004766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	e000e010 	.word	0xe000e010

08004778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f7ff ff2d 	bl	80045e0 <__NVIC_SetPriorityGrouping>
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800478e:	b580      	push	{r7, lr}
 8004790:	b086      	sub	sp, #24
 8004792:	af00      	add	r7, sp, #0
 8004794:	4603      	mov	r3, r0
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
 800479a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047a0:	f7ff ff42 	bl	8004628 <__NVIC_GetPriorityGrouping>
 80047a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	6978      	ldr	r0, [r7, #20]
 80047ac:	f7ff ff90 	bl	80046d0 <NVIC_EncodePriority>
 80047b0:	4602      	mov	r2, r0
 80047b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047b6:	4611      	mov	r1, r2
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7ff ff5f 	bl	800467c <__NVIC_SetPriority>
}
 80047be:	bf00      	nop
 80047c0:	3718      	adds	r7, #24
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b082      	sub	sp, #8
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	4603      	mov	r3, r0
 80047ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff ff35 	bl	8004644 <__NVIC_EnableIRQ>
}
 80047da:	bf00      	nop
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b082      	sub	sp, #8
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff ffa2 	bl	8004734 <SysTick_Config>
 80047f0:	4603      	mov	r3, r0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}

080047fa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80047fe:	f000 f802 	bl	8004806 <HAL_SYSTICK_Callback>
}
 8004802:	bf00      	nop
 8004804:	bd80      	pop	{r7, pc}

08004806 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004806:	b480      	push	{r7}
 8004808:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800480a:	bf00      	nop
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr
	...

08004814 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004826:	2b02      	cmp	r3, #2
 8004828:	d005      	beq.n	8004836 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2204      	movs	r2, #4
 800482e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
 8004834:	e051      	b.n	80048da <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 020e 	bic.w	r2, r2, #14
 8004844:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0201 	bic.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a22      	ldr	r2, [pc, #136]	; (80048e4 <HAL_DMA_Abort_IT+0xd0>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d029      	beq.n	80048b4 <HAL_DMA_Abort_IT+0xa0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a20      	ldr	r2, [pc, #128]	; (80048e8 <HAL_DMA_Abort_IT+0xd4>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d022      	beq.n	80048b0 <HAL_DMA_Abort_IT+0x9c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a1f      	ldr	r2, [pc, #124]	; (80048ec <HAL_DMA_Abort_IT+0xd8>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d01a      	beq.n	80048aa <HAL_DMA_Abort_IT+0x96>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1d      	ldr	r2, [pc, #116]	; (80048f0 <HAL_DMA_Abort_IT+0xdc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d012      	beq.n	80048a4 <HAL_DMA_Abort_IT+0x90>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1c      	ldr	r2, [pc, #112]	; (80048f4 <HAL_DMA_Abort_IT+0xe0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00a      	beq.n	800489e <HAL_DMA_Abort_IT+0x8a>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1a      	ldr	r2, [pc, #104]	; (80048f8 <HAL_DMA_Abort_IT+0xe4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d102      	bne.n	8004898 <HAL_DMA_Abort_IT+0x84>
 8004892:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004896:	e00e      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 8004898:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800489c:	e00b      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 800489e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048a2:	e008      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 80048a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048a8:	e005      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 80048aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048ae:	e002      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 80048b0:	2310      	movs	r3, #16
 80048b2:	e000      	b.n	80048b6 <HAL_DMA_Abort_IT+0xa2>
 80048b4:	2301      	movs	r3, #1
 80048b6:	4a11      	ldr	r2, [pc, #68]	; (80048fc <HAL_DMA_Abort_IT+0xe8>)
 80048b8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	4798      	blx	r3
    } 
  }
  return status;
 80048da:	7bfb      	ldrb	r3, [r7, #15]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	40020008 	.word	0x40020008
 80048e8:	4002001c 	.word	0x4002001c
 80048ec:	40020030 	.word	0x40020030
 80048f0:	40020044 	.word	0x40020044
 80048f4:	40020058 	.word	0x40020058
 80048f8:	4002006c 	.word	0x4002006c
 80048fc:	40020000 	.word	0x40020000

08004900 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004900:	b480      	push	{r7}
 8004902:	b08b      	sub	sp, #44	; 0x2c
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800490a:	2300      	movs	r3, #0
 800490c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800490e:	2300      	movs	r3, #0
 8004910:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004912:	e169      	b.n	8004be8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004914:	2201      	movs	r2, #1
 8004916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	69fa      	ldr	r2, [r7, #28]
 8004924:	4013      	ands	r3, r2
 8004926:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	429a      	cmp	r2, r3
 800492e:	f040 8158 	bne.w	8004be2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	4a9a      	ldr	r2, [pc, #616]	; (8004ba0 <HAL_GPIO_Init+0x2a0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d05e      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
 800493c:	4a98      	ldr	r2, [pc, #608]	; (8004ba0 <HAL_GPIO_Init+0x2a0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d875      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 8004942:	4a98      	ldr	r2, [pc, #608]	; (8004ba4 <HAL_GPIO_Init+0x2a4>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d058      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
 8004948:	4a96      	ldr	r2, [pc, #600]	; (8004ba4 <HAL_GPIO_Init+0x2a4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d86f      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 800494e:	4a96      	ldr	r2, [pc, #600]	; (8004ba8 <HAL_GPIO_Init+0x2a8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d052      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
 8004954:	4a94      	ldr	r2, [pc, #592]	; (8004ba8 <HAL_GPIO_Init+0x2a8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d869      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 800495a:	4a94      	ldr	r2, [pc, #592]	; (8004bac <HAL_GPIO_Init+0x2ac>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d04c      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
 8004960:	4a92      	ldr	r2, [pc, #584]	; (8004bac <HAL_GPIO_Init+0x2ac>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d863      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 8004966:	4a92      	ldr	r2, [pc, #584]	; (8004bb0 <HAL_GPIO_Init+0x2b0>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d046      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
 800496c:	4a90      	ldr	r2, [pc, #576]	; (8004bb0 <HAL_GPIO_Init+0x2b0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d85d      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 8004972:	2b12      	cmp	r3, #18
 8004974:	d82a      	bhi.n	80049cc <HAL_GPIO_Init+0xcc>
 8004976:	2b12      	cmp	r3, #18
 8004978:	d859      	bhi.n	8004a2e <HAL_GPIO_Init+0x12e>
 800497a:	a201      	add	r2, pc, #4	; (adr r2, 8004980 <HAL_GPIO_Init+0x80>)
 800497c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004980:	080049fb 	.word	0x080049fb
 8004984:	080049d5 	.word	0x080049d5
 8004988:	080049e7 	.word	0x080049e7
 800498c:	08004a29 	.word	0x08004a29
 8004990:	08004a2f 	.word	0x08004a2f
 8004994:	08004a2f 	.word	0x08004a2f
 8004998:	08004a2f 	.word	0x08004a2f
 800499c:	08004a2f 	.word	0x08004a2f
 80049a0:	08004a2f 	.word	0x08004a2f
 80049a4:	08004a2f 	.word	0x08004a2f
 80049a8:	08004a2f 	.word	0x08004a2f
 80049ac:	08004a2f 	.word	0x08004a2f
 80049b0:	08004a2f 	.word	0x08004a2f
 80049b4:	08004a2f 	.word	0x08004a2f
 80049b8:	08004a2f 	.word	0x08004a2f
 80049bc:	08004a2f 	.word	0x08004a2f
 80049c0:	08004a2f 	.word	0x08004a2f
 80049c4:	080049dd 	.word	0x080049dd
 80049c8:	080049f1 	.word	0x080049f1
 80049cc:	4a79      	ldr	r2, [pc, #484]	; (8004bb4 <HAL_GPIO_Init+0x2b4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d013      	beq.n	80049fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80049d2:	e02c      	b.n	8004a2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	623b      	str	r3, [r7, #32]
          break;
 80049da:	e029      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	3304      	adds	r3, #4
 80049e2:	623b      	str	r3, [r7, #32]
          break;
 80049e4:	e024      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	3308      	adds	r3, #8
 80049ec:	623b      	str	r3, [r7, #32]
          break;
 80049ee:	e01f      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	330c      	adds	r3, #12
 80049f6:	623b      	str	r3, [r7, #32]
          break;
 80049f8:	e01a      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d102      	bne.n	8004a08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004a02:	2304      	movs	r3, #4
 8004a04:	623b      	str	r3, [r7, #32]
          break;
 8004a06:	e013      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d105      	bne.n	8004a1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a10:	2308      	movs	r3, #8
 8004a12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69fa      	ldr	r2, [r7, #28]
 8004a18:	611a      	str	r2, [r3, #16]
          break;
 8004a1a:	e009      	b.n	8004a30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a1c:	2308      	movs	r3, #8
 8004a1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	615a      	str	r2, [r3, #20]
          break;
 8004a26:	e003      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	623b      	str	r3, [r7, #32]
          break;
 8004a2c:	e000      	b.n	8004a30 <HAL_GPIO_Init+0x130>
          break;
 8004a2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	2bff      	cmp	r3, #255	; 0xff
 8004a34:	d801      	bhi.n	8004a3a <HAL_GPIO_Init+0x13a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	e001      	b.n	8004a3e <HAL_GPIO_Init+0x13e>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2bff      	cmp	r3, #255	; 0xff
 8004a44:	d802      	bhi.n	8004a4c <HAL_GPIO_Init+0x14c>
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	e002      	b.n	8004a52 <HAL_GPIO_Init+0x152>
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	3b08      	subs	r3, #8
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	210f      	movs	r1, #15
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a60:	43db      	mvns	r3, r3
 8004a62:	401a      	ands	r2, r3
 8004a64:	6a39      	ldr	r1, [r7, #32]
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6c:	431a      	orrs	r2, r3
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 80b1 	beq.w	8004be2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a80:	4b4d      	ldr	r3, [pc, #308]	; (8004bb8 <HAL_GPIO_Init+0x2b8>)
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	4a4c      	ldr	r2, [pc, #304]	; (8004bb8 <HAL_GPIO_Init+0x2b8>)
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	6193      	str	r3, [r2, #24]
 8004a8c:	4b4a      	ldr	r3, [pc, #296]	; (8004bb8 <HAL_GPIO_Init+0x2b8>)
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a98:	4a48      	ldr	r2, [pc, #288]	; (8004bbc <HAL_GPIO_Init+0x2bc>)
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	3302      	adds	r3, #2
 8004aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	220f      	movs	r2, #15
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a40      	ldr	r2, [pc, #256]	; (8004bc0 <HAL_GPIO_Init+0x2c0>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d013      	beq.n	8004aec <HAL_GPIO_Init+0x1ec>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a3f      	ldr	r2, [pc, #252]	; (8004bc4 <HAL_GPIO_Init+0x2c4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d00d      	beq.n	8004ae8 <HAL_GPIO_Init+0x1e8>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a3e      	ldr	r2, [pc, #248]	; (8004bc8 <HAL_GPIO_Init+0x2c8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d007      	beq.n	8004ae4 <HAL_GPIO_Init+0x1e4>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a3d      	ldr	r2, [pc, #244]	; (8004bcc <HAL_GPIO_Init+0x2cc>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d101      	bne.n	8004ae0 <HAL_GPIO_Init+0x1e0>
 8004adc:	2303      	movs	r3, #3
 8004ade:	e006      	b.n	8004aee <HAL_GPIO_Init+0x1ee>
 8004ae0:	2304      	movs	r3, #4
 8004ae2:	e004      	b.n	8004aee <HAL_GPIO_Init+0x1ee>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	e002      	b.n	8004aee <HAL_GPIO_Init+0x1ee>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <HAL_GPIO_Init+0x1ee>
 8004aec:	2300      	movs	r3, #0
 8004aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af0:	f002 0203 	and.w	r2, r2, #3
 8004af4:	0092      	lsls	r2, r2, #2
 8004af6:	4093      	lsls	r3, r2
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004afe:	492f      	ldr	r1, [pc, #188]	; (8004bbc <HAL_GPIO_Init+0x2bc>)
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	089b      	lsrs	r3, r3, #2
 8004b04:	3302      	adds	r3, #2
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d006      	beq.n	8004b26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b18:	4b2d      	ldr	r3, [pc, #180]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	492c      	ldr	r1, [pc, #176]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	600b      	str	r3, [r1, #0]
 8004b24:	e006      	b.n	8004b34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b26:	4b2a      	ldr	r3, [pc, #168]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	4928      	ldr	r1, [pc, #160]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b30:	4013      	ands	r3, r2
 8004b32:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d006      	beq.n	8004b4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b40:	4b23      	ldr	r3, [pc, #140]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	4922      	ldr	r1, [pc, #136]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	604b      	str	r3, [r1, #4]
 8004b4c:	e006      	b.n	8004b5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	43db      	mvns	r3, r3
 8004b56:	491e      	ldr	r1, [pc, #120]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d006      	beq.n	8004b76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004b68:	4b19      	ldr	r3, [pc, #100]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	4918      	ldr	r1, [pc, #96]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	608b      	str	r3, [r1, #8]
 8004b74:	e006      	b.n	8004b84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004b76:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	43db      	mvns	r3, r3
 8004b7e:	4914      	ldr	r1, [pc, #80]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b80:	4013      	ands	r3, r2
 8004b82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d021      	beq.n	8004bd4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004b90:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	490e      	ldr	r1, [pc, #56]	; (8004bd0 <HAL_GPIO_Init+0x2d0>)
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60cb      	str	r3, [r1, #12]
 8004b9c:	e021      	b.n	8004be2 <HAL_GPIO_Init+0x2e2>
 8004b9e:	bf00      	nop
 8004ba0:	10320000 	.word	0x10320000
 8004ba4:	10310000 	.word	0x10310000
 8004ba8:	10220000 	.word	0x10220000
 8004bac:	10210000 	.word	0x10210000
 8004bb0:	10120000 	.word	0x10120000
 8004bb4:	10110000 	.word	0x10110000
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	40010000 	.word	0x40010000
 8004bc0:	40010800 	.word	0x40010800
 8004bc4:	40010c00 	.word	0x40010c00
 8004bc8:	40011000 	.word	0x40011000
 8004bcc:	40011400 	.word	0x40011400
 8004bd0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <HAL_GPIO_Init+0x304>)
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	43db      	mvns	r3, r3
 8004bdc:	4909      	ldr	r1, [pc, #36]	; (8004c04 <HAL_GPIO_Init+0x304>)
 8004bde:	4013      	ands	r3, r2
 8004be0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	3301      	adds	r3, #1
 8004be6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bee:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f47f ae8e 	bne.w	8004914 <HAL_GPIO_Init+0x14>
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	bf00      	nop
 8004bfc:	372c      	adds	r7, #44	; 0x2c
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bc80      	pop	{r7}
 8004c02:	4770      	bx	lr
 8004c04:	40010400 	.word	0x40010400

08004c08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	887b      	ldrh	r3, [r7, #2]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c20:	2301      	movs	r3, #1
 8004c22:	73fb      	strb	r3, [r7, #15]
 8004c24:	e001      	b.n	8004c2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c26:	2300      	movs	r3, #0
 8004c28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr

08004c36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	460b      	mov	r3, r1
 8004c40:	807b      	strh	r3, [r7, #2]
 8004c42:	4613      	mov	r3, r2
 8004c44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c46:	787b      	ldrb	r3, [r7, #1]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c4c:	887a      	ldrh	r2, [r7, #2]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004c52:	e003      	b.n	8004c5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004c54:	887b      	ldrh	r3, [r7, #2]
 8004c56:	041a      	lsls	r2, r3, #16
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	611a      	str	r2, [r3, #16]
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bc80      	pop	{r7}
 8004c64:	4770      	bx	lr
	...

08004c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b086      	sub	sp, #24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e272      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 8087 	beq.w	8004d96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c88:	4b92      	ldr	r3, [pc, #584]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f003 030c 	and.w	r3, r3, #12
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d00c      	beq.n	8004cae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c94:	4b8f      	ldr	r3, [pc, #572]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f003 030c 	and.w	r3, r3, #12
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	d112      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x5e>
 8004ca0:	4b8c      	ldr	r3, [pc, #560]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cac:	d10b      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cae:	4b89      	ldr	r3, [pc, #548]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d06c      	beq.n	8004d94 <HAL_RCC_OscConfig+0x12c>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d168      	bne.n	8004d94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e24c      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cce:	d106      	bne.n	8004cde <HAL_RCC_OscConfig+0x76>
 8004cd0:	4b80      	ldr	r3, [pc, #512]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a7f      	ldr	r2, [pc, #508]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cda:	6013      	str	r3, [r2, #0]
 8004cdc:	e02e      	b.n	8004d3c <HAL_RCC_OscConfig+0xd4>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10c      	bne.n	8004d00 <HAL_RCC_OscConfig+0x98>
 8004ce6:	4b7b      	ldr	r3, [pc, #492]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a7a      	ldr	r2, [pc, #488]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cf0:	6013      	str	r3, [r2, #0]
 8004cf2:	4b78      	ldr	r3, [pc, #480]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a77      	ldr	r2, [pc, #476]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004cf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	e01d      	b.n	8004d3c <HAL_RCC_OscConfig+0xd4>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d08:	d10c      	bne.n	8004d24 <HAL_RCC_OscConfig+0xbc>
 8004d0a:	4b72      	ldr	r3, [pc, #456]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a71      	ldr	r2, [pc, #452]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d14:	6013      	str	r3, [r2, #0]
 8004d16:	4b6f      	ldr	r3, [pc, #444]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a6e      	ldr	r2, [pc, #440]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d20:	6013      	str	r3, [r2, #0]
 8004d22:	e00b      	b.n	8004d3c <HAL_RCC_OscConfig+0xd4>
 8004d24:	4b6b      	ldr	r3, [pc, #428]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a6a      	ldr	r2, [pc, #424]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d2e:	6013      	str	r3, [r2, #0]
 8004d30:	4b68      	ldr	r3, [pc, #416]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a67      	ldr	r2, [pc, #412]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d013      	beq.n	8004d6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d44:	f7ff fc1e 	bl	8004584 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4c:	f7ff fc1a 	bl	8004584 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b64      	cmp	r3, #100	; 0x64
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e200      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5e:	4b5d      	ldr	r3, [pc, #372]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d0f0      	beq.n	8004d4c <HAL_RCC_OscConfig+0xe4>
 8004d6a:	e014      	b.n	8004d96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6c:	f7ff fc0a 	bl	8004584 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d74:	f7ff fc06 	bl	8004584 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b64      	cmp	r3, #100	; 0x64
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e1ec      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d86:	4b53      	ldr	r3, [pc, #332]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCC_OscConfig+0x10c>
 8004d92:	e000      	b.n	8004d96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d063      	beq.n	8004e6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004da2:	4b4c      	ldr	r3, [pc, #304]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004dae:	4b49      	ldr	r3, [pc, #292]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f003 030c 	and.w	r3, r3, #12
 8004db6:	2b08      	cmp	r3, #8
 8004db8:	d11c      	bne.n	8004df4 <HAL_RCC_OscConfig+0x18c>
 8004dba:	4b46      	ldr	r3, [pc, #280]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d116      	bne.n	8004df4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dc6:	4b43      	ldr	r3, [pc, #268]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d005      	beq.n	8004dde <HAL_RCC_OscConfig+0x176>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d001      	beq.n	8004dde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e1c0      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dde:	4b3d      	ldr	r3, [pc, #244]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	00db      	lsls	r3, r3, #3
 8004dec:	4939      	ldr	r1, [pc, #228]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df2:	e03a      	b.n	8004e6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d020      	beq.n	8004e3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dfc:	4b36      	ldr	r3, [pc, #216]	; (8004ed8 <HAL_RCC_OscConfig+0x270>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e02:	f7ff fbbf 	bl	8004584 <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e0a:	f7ff fbbb 	bl	8004584 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e1a1      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1c:	4b2d      	ldr	r3, [pc, #180]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f0      	beq.n	8004e0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e28:	4b2a      	ldr	r3, [pc, #168]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4927      	ldr	r1, [pc, #156]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	600b      	str	r3, [r1, #0]
 8004e3c:	e015      	b.n	8004e6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e3e:	4b26      	ldr	r3, [pc, #152]	; (8004ed8 <HAL_RCC_OscConfig+0x270>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e44:	f7ff fb9e 	bl	8004584 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e4c:	f7ff fb9a 	bl	8004584 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e180      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5e:	4b1d      	ldr	r3, [pc, #116]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0308 	and.w	r3, r3, #8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d03a      	beq.n	8004eec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d019      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e7e:	4b17      	ldr	r3, [pc, #92]	; (8004edc <HAL_RCC_OscConfig+0x274>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e84:	f7ff fb7e 	bl	8004584 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e8c:	f7ff fb7a 	bl	8004584 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e160      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <HAL_RCC_OscConfig+0x26c>)
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004eaa:	2001      	movs	r0, #1
 8004eac:	f000 fad8 	bl	8005460 <RCC_Delay>
 8004eb0:	e01c      	b.n	8004eec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb2:	4b0a      	ldr	r3, [pc, #40]	; (8004edc <HAL_RCC_OscConfig+0x274>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eb8:	f7ff fb64 	bl	8004584 <HAL_GetTick>
 8004ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ebe:	e00f      	b.n	8004ee0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ec0:	f7ff fb60 	bl	8004584 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d908      	bls.n	8004ee0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e146      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
 8004ed2:	bf00      	nop
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	42420000 	.word	0x42420000
 8004edc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee0:	4b92      	ldr	r3, [pc, #584]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1e9      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 80a6 	beq.w	8005046 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004efa:	2300      	movs	r3, #0
 8004efc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004efe:	4b8b      	ldr	r3, [pc, #556]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10d      	bne.n	8004f26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f0a:	4b88      	ldr	r3, [pc, #544]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	4a87      	ldr	r2, [pc, #540]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f14:	61d3      	str	r3, [r2, #28]
 8004f16:	4b85      	ldr	r3, [pc, #532]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f22:	2301      	movs	r3, #1
 8004f24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f26:	4b82      	ldr	r3, [pc, #520]	; (8005130 <HAL_RCC_OscConfig+0x4c8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d118      	bne.n	8004f64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f32:	4b7f      	ldr	r3, [pc, #508]	; (8005130 <HAL_RCC_OscConfig+0x4c8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a7e      	ldr	r2, [pc, #504]	; (8005130 <HAL_RCC_OscConfig+0x4c8>)
 8004f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f3e:	f7ff fb21 	bl	8004584 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f46:	f7ff fb1d 	bl	8004584 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b64      	cmp	r3, #100	; 0x64
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e103      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f58:	4b75      	ldr	r3, [pc, #468]	; (8005130 <HAL_RCC_OscConfig+0x4c8>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d106      	bne.n	8004f7a <HAL_RCC_OscConfig+0x312>
 8004f6c:	4b6f      	ldr	r3, [pc, #444]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	4a6e      	ldr	r2, [pc, #440]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6213      	str	r3, [r2, #32]
 8004f78:	e02d      	b.n	8004fd6 <HAL_RCC_OscConfig+0x36e>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10c      	bne.n	8004f9c <HAL_RCC_OscConfig+0x334>
 8004f82:	4b6a      	ldr	r3, [pc, #424]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	4a69      	ldr	r2, [pc, #420]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f88:	f023 0301 	bic.w	r3, r3, #1
 8004f8c:	6213      	str	r3, [r2, #32]
 8004f8e:	4b67      	ldr	r3, [pc, #412]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	4a66      	ldr	r2, [pc, #408]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004f94:	f023 0304 	bic.w	r3, r3, #4
 8004f98:	6213      	str	r3, [r2, #32]
 8004f9a:	e01c      	b.n	8004fd6 <HAL_RCC_OscConfig+0x36e>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	2b05      	cmp	r3, #5
 8004fa2:	d10c      	bne.n	8004fbe <HAL_RCC_OscConfig+0x356>
 8004fa4:	4b61      	ldr	r3, [pc, #388]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	4a60      	ldr	r2, [pc, #384]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004faa:	f043 0304 	orr.w	r3, r3, #4
 8004fae:	6213      	str	r3, [r2, #32]
 8004fb0:	4b5e      	ldr	r3, [pc, #376]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	4a5d      	ldr	r2, [pc, #372]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fb6:	f043 0301 	orr.w	r3, r3, #1
 8004fba:	6213      	str	r3, [r2, #32]
 8004fbc:	e00b      	b.n	8004fd6 <HAL_RCC_OscConfig+0x36e>
 8004fbe:	4b5b      	ldr	r3, [pc, #364]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	4a5a      	ldr	r2, [pc, #360]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fc4:	f023 0301 	bic.w	r3, r3, #1
 8004fc8:	6213      	str	r3, [r2, #32]
 8004fca:	4b58      	ldr	r3, [pc, #352]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	4a57      	ldr	r2, [pc, #348]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004fd0:	f023 0304 	bic.w	r3, r3, #4
 8004fd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d015      	beq.n	800500a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fde:	f7ff fad1 	bl	8004584 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe4:	e00a      	b.n	8004ffc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe6:	f7ff facd 	bl	8004584 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e0b1      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ffc:	4b4b      	ldr	r3, [pc, #300]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0ee      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x37e>
 8005008:	e014      	b.n	8005034 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800500a:	f7ff fabb 	bl	8004584 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005010:	e00a      	b.n	8005028 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005012:	f7ff fab7 	bl	8004584 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005020:	4293      	cmp	r3, r2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e09b      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005028:	4b40      	ldr	r3, [pc, #256]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1ee      	bne.n	8005012 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005034:	7dfb      	ldrb	r3, [r7, #23]
 8005036:	2b01      	cmp	r3, #1
 8005038:	d105      	bne.n	8005046 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800503a:	4b3c      	ldr	r3, [pc, #240]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	4a3b      	ldr	r2, [pc, #236]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8005040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005044:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	2b00      	cmp	r3, #0
 800504c:	f000 8087 	beq.w	800515e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005050:	4b36      	ldr	r3, [pc, #216]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f003 030c 	and.w	r3, r3, #12
 8005058:	2b08      	cmp	r3, #8
 800505a:	d061      	beq.n	8005120 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	2b02      	cmp	r3, #2
 8005062:	d146      	bne.n	80050f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005064:	4b33      	ldr	r3, [pc, #204]	; (8005134 <HAL_RCC_OscConfig+0x4cc>)
 8005066:	2200      	movs	r2, #0
 8005068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506a:	f7ff fa8b 	bl	8004584 <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005070:	e008      	b.n	8005084 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005072:	f7ff fa87 	bl	8004584 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d901      	bls.n	8005084 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e06d      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005084:	4b29      	ldr	r3, [pc, #164]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1f0      	bne.n	8005072 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005098:	d108      	bne.n	80050ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800509a:	4b24      	ldr	r3, [pc, #144]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	4921      	ldr	r1, [pc, #132]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ac:	4b1f      	ldr	r3, [pc, #124]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a19      	ldr	r1, [r3, #32]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	430b      	orrs	r3, r1
 80050be:	491b      	ldr	r1, [pc, #108]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050c4:	4b1b      	ldr	r3, [pc, #108]	; (8005134 <HAL_RCC_OscConfig+0x4cc>)
 80050c6:	2201      	movs	r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ca:	f7ff fa5b 	bl	8004584 <HAL_GetTick>
 80050ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050d0:	e008      	b.n	80050e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d2:	f7ff fa57 	bl	8004584 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e03d      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050e4:	4b11      	ldr	r3, [pc, #68]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0f0      	beq.n	80050d2 <HAL_RCC_OscConfig+0x46a>
 80050f0:	e035      	b.n	800515e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050f2:	4b10      	ldr	r3, [pc, #64]	; (8005134 <HAL_RCC_OscConfig+0x4cc>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f8:	f7ff fa44 	bl	8004584 <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050fe:	e008      	b.n	8005112 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005100:	f7ff fa40 	bl	8004584 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b02      	cmp	r3, #2
 800510c:	d901      	bls.n	8005112 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e026      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005112:	4b06      	ldr	r3, [pc, #24]	; (800512c <HAL_RCC_OscConfig+0x4c4>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1f0      	bne.n	8005100 <HAL_RCC_OscConfig+0x498>
 800511e:	e01e      	b.n	800515e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	69db      	ldr	r3, [r3, #28]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d107      	bne.n	8005138 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e019      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
 800512c:	40021000 	.word	0x40021000
 8005130:	40007000 	.word	0x40007000
 8005134:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005138:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <HAL_RCC_OscConfig+0x500>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	429a      	cmp	r2, r3
 800514a:	d106      	bne.n	800515a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005156:	429a      	cmp	r2, r3
 8005158:	d001      	beq.n	800515e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e000      	b.n	8005160 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	40021000 	.word	0x40021000

0800516c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e0d0      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005180:	4b6a      	ldr	r3, [pc, #424]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d910      	bls.n	80051b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800518e:	4b67      	ldr	r3, [pc, #412]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f023 0207 	bic.w	r2, r3, #7
 8005196:	4965      	ldr	r1, [pc, #404]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	4313      	orrs	r3, r2
 800519c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800519e:	4b63      	ldr	r3, [pc, #396]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d001      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e0b8      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d020      	beq.n	80051fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d005      	beq.n	80051d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051c8:	4b59      	ldr	r3, [pc, #356]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	4a58      	ldr	r2, [pc, #352]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d005      	beq.n	80051ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051e0:	4b53      	ldr	r3, [pc, #332]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	4a52      	ldr	r2, [pc, #328]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80051ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051ec:	4b50      	ldr	r3, [pc, #320]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	494d      	ldr	r1, [pc, #308]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d040      	beq.n	800528c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d107      	bne.n	8005222 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005212:	4b47      	ldr	r3, [pc, #284]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d115      	bne.n	800524a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e07f      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b02      	cmp	r3, #2
 8005228:	d107      	bne.n	800523a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800522a:	4b41      	ldr	r3, [pc, #260]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d109      	bne.n	800524a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e073      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800523a:	4b3d      	ldr	r3, [pc, #244]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e06b      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800524a:	4b39      	ldr	r3, [pc, #228]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f023 0203 	bic.w	r2, r3, #3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	4936      	ldr	r1, [pc, #216]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 8005258:	4313      	orrs	r3, r2
 800525a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800525c:	f7ff f992 	bl	8004584 <HAL_GetTick>
 8005260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005262:	e00a      	b.n	800527a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005264:	f7ff f98e 	bl	8004584 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005272:	4293      	cmp	r3, r2
 8005274:	d901      	bls.n	800527a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e053      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800527a:	4b2d      	ldr	r3, [pc, #180]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	f003 020c 	and.w	r2, r3, #12
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	429a      	cmp	r2, r3
 800528a:	d1eb      	bne.n	8005264 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800528c:	4b27      	ldr	r3, [pc, #156]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d210      	bcs.n	80052bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800529a:	4b24      	ldr	r3, [pc, #144]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f023 0207 	bic.w	r2, r3, #7
 80052a2:	4922      	ldr	r1, [pc, #136]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052aa:	4b20      	ldr	r3, [pc, #128]	; (800532c <HAL_RCC_ClockConfig+0x1c0>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0307 	and.w	r3, r3, #7
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d001      	beq.n	80052bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e032      	b.n	8005322 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d008      	beq.n	80052da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052c8:	4b19      	ldr	r3, [pc, #100]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	4916      	ldr	r1, [pc, #88]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d009      	beq.n	80052fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052e6:	4b12      	ldr	r3, [pc, #72]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	490e      	ldr	r1, [pc, #56]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052fa:	f000 f821 	bl	8005340 <HAL_RCC_GetSysClockFreq>
 80052fe:	4602      	mov	r2, r0
 8005300:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <HAL_RCC_ClockConfig+0x1c4>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	091b      	lsrs	r3, r3, #4
 8005306:	f003 030f 	and.w	r3, r3, #15
 800530a:	490a      	ldr	r1, [pc, #40]	; (8005334 <HAL_RCC_ClockConfig+0x1c8>)
 800530c:	5ccb      	ldrb	r3, [r1, r3]
 800530e:	fa22 f303 	lsr.w	r3, r2, r3
 8005312:	4a09      	ldr	r2, [pc, #36]	; (8005338 <HAL_RCC_ClockConfig+0x1cc>)
 8005314:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005316:	4b09      	ldr	r3, [pc, #36]	; (800533c <HAL_RCC_ClockConfig+0x1d0>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff f8f0 	bl	8004500 <HAL_InitTick>

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	40022000 	.word	0x40022000
 8005330:	40021000 	.word	0x40021000
 8005334:	0800d048 	.word	0x0800d048
 8005338:	20000020 	.word	0x20000020
 800533c:	20000030 	.word	0x20000030

08005340 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005340:	b490      	push	{r4, r7}
 8005342:	b08a      	sub	sp, #40	; 0x28
 8005344:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005346:	4b29      	ldr	r3, [pc, #164]	; (80053ec <HAL_RCC_GetSysClockFreq+0xac>)
 8005348:	1d3c      	adds	r4, r7, #4
 800534a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800534c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005350:	f240 2301 	movw	r3, #513	; 0x201
 8005354:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	2300      	movs	r3, #0
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	2300      	movs	r3, #0
 8005360:	627b      	str	r3, [r7, #36]	; 0x24
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005366:	2300      	movs	r3, #0
 8005368:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800536a:	4b21      	ldr	r3, [pc, #132]	; (80053f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f003 030c 	and.w	r3, r3, #12
 8005376:	2b04      	cmp	r3, #4
 8005378:	d002      	beq.n	8005380 <HAL_RCC_GetSysClockFreq+0x40>
 800537a:	2b08      	cmp	r3, #8
 800537c:	d003      	beq.n	8005386 <HAL_RCC_GetSysClockFreq+0x46>
 800537e:	e02b      	b.n	80053d8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005380:	4b1c      	ldr	r3, [pc, #112]	; (80053f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005382:	623b      	str	r3, [r7, #32]
      break;
 8005384:	e02b      	b.n	80053de <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	0c9b      	lsrs	r3, r3, #18
 800538a:	f003 030f 	and.w	r3, r3, #15
 800538e:	3328      	adds	r3, #40	; 0x28
 8005390:	443b      	add	r3, r7
 8005392:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005396:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d012      	beq.n	80053c8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053a2:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	0c5b      	lsrs	r3, r3, #17
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	3328      	adds	r3, #40	; 0x28
 80053ae:	443b      	add	r3, r7
 80053b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80053b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	4a0e      	ldr	r2, [pc, #56]	; (80053f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053ba:	fb03 f202 	mul.w	r2, r3, r2
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
 80053c6:	e004      	b.n	80053d2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	4a0b      	ldr	r2, [pc, #44]	; (80053f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053cc:	fb02 f303 	mul.w	r3, r2, r3
 80053d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80053d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d4:	623b      	str	r3, [r7, #32]
      break;
 80053d6:	e002      	b.n	80053de <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053d8:	4b06      	ldr	r3, [pc, #24]	; (80053f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80053da:	623b      	str	r3, [r7, #32]
      break;
 80053dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053de:	6a3b      	ldr	r3, [r7, #32]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3728      	adds	r7, #40	; 0x28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc90      	pop	{r4, r7}
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	0800d030 	.word	0x0800d030
 80053f0:	40021000 	.word	0x40021000
 80053f4:	007a1200 	.word	0x007a1200
 80053f8:	003d0900 	.word	0x003d0900

080053fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005400:	4b02      	ldr	r3, [pc, #8]	; (800540c <HAL_RCC_GetHCLKFreq+0x10>)
 8005402:	681b      	ldr	r3, [r3, #0]
}
 8005404:	4618      	mov	r0, r3
 8005406:	46bd      	mov	sp, r7
 8005408:	bc80      	pop	{r7}
 800540a:	4770      	bx	lr
 800540c:	20000020 	.word	0x20000020

08005410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005414:	f7ff fff2 	bl	80053fc <HAL_RCC_GetHCLKFreq>
 8005418:	4602      	mov	r2, r0
 800541a:	4b05      	ldr	r3, [pc, #20]	; (8005430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	0a1b      	lsrs	r3, r3, #8
 8005420:	f003 0307 	and.w	r3, r3, #7
 8005424:	4903      	ldr	r1, [pc, #12]	; (8005434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005426:	5ccb      	ldrb	r3, [r1, r3]
 8005428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800542c:	4618      	mov	r0, r3
 800542e:	bd80      	pop	{r7, pc}
 8005430:	40021000 	.word	0x40021000
 8005434:	0800d058 	.word	0x0800d058

08005438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800543c:	f7ff ffde 	bl	80053fc <HAL_RCC_GetHCLKFreq>
 8005440:	4602      	mov	r2, r0
 8005442:	4b05      	ldr	r3, [pc, #20]	; (8005458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	0adb      	lsrs	r3, r3, #11
 8005448:	f003 0307 	and.w	r3, r3, #7
 800544c:	4903      	ldr	r1, [pc, #12]	; (800545c <HAL_RCC_GetPCLK2Freq+0x24>)
 800544e:	5ccb      	ldrb	r3, [r1, r3]
 8005450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40021000 	.word	0x40021000
 800545c:	0800d058 	.word	0x0800d058

08005460 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005468:	4b0a      	ldr	r3, [pc, #40]	; (8005494 <RCC_Delay+0x34>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a0a      	ldr	r2, [pc, #40]	; (8005498 <RCC_Delay+0x38>)
 800546e:	fba2 2303 	umull	r2, r3, r2, r3
 8005472:	0a5b      	lsrs	r3, r3, #9
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	fb02 f303 	mul.w	r3, r2, r3
 800547a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800547c:	bf00      	nop
  }
  while (Delay --);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1e5a      	subs	r2, r3, #1
 8005482:	60fa      	str	r2, [r7, #12]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1f9      	bne.n	800547c <RCC_Delay+0x1c>
}
 8005488:	bf00      	nop
 800548a:	bf00      	nop
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr
 8005494:	20000020 	.word	0x20000020
 8005498:	10624dd3 	.word	0x10624dd3

0800549c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr

080054ae <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b08a      	sub	sp, #40	; 0x28
 80054b2:	af02      	add	r7, sp, #8
 80054b4:	60f8      	str	r0, [r7, #12]
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	603b      	str	r3, [r7, #0]
 80054ba:	4613      	mov	r3, r2
 80054bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80054be:	2300      	movs	r3, #0
 80054c0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d101      	bne.n	80054d4 <HAL_SPI_Transmit+0x26>
 80054d0:	2302      	movs	r3, #2
 80054d2:	e148      	b.n	8005766 <HAL_SPI_Transmit+0x2b8>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054dc:	f7ff f852 	bl	8004584 <HAL_GetTick>
 80054e0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d002      	beq.n	80054f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054ee:	2302      	movs	r3, #2
 80054f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054f2:	e12f      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_SPI_Transmit+0x52>
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d102      	bne.n	8005506 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005504:	e126      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2203      	movs	r2, #3
 800550a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	88fa      	ldrh	r2, [r7, #6]
 800551e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	88fa      	ldrh	r2, [r7, #6]
 8005524:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554c:	d107      	bne.n	800555e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800555c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005562:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005566:	d110      	bne.n	800558a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6819      	ldr	r1, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005576:	400b      	ands	r3, r1
 8005578:	6013      	str	r3, [r2, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005588:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005594:	2b40      	cmp	r3, #64	; 0x40
 8005596:	d007      	beq.n	80055a8 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055b0:	d147      	bne.n	8005642 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d004      	beq.n	80055c4 <HAL_SPI_Transmit+0x116>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d138      	bne.n	8005636 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	881a      	ldrh	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	3302      	adds	r3, #2
 80055d2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d8:	b29b      	uxth	r3, r3
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055e2:	e028      	b.n	8005636 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d10f      	bne.n	8005612 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	881a      	ldrh	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	3302      	adds	r3, #2
 8005600:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005606:	b29b      	uxth	r3, r3
 8005608:	3b01      	subs	r3, #1
 800560a:	b29a      	uxth	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005610:	e011      	b.n	8005636 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d00b      	beq.n	8005630 <HAL_SPI_Transmit+0x182>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800561e:	d00a      	beq.n	8005636 <HAL_SPI_Transmit+0x188>
 8005620:	f7fe ffb0 	bl	8004584 <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d802      	bhi.n	8005636 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005634:	e08e      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800563a:	b29b      	uxth	r3, r3
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1d1      	bne.n	80055e4 <HAL_SPI_Transmit+0x136>
 8005640:	e048      	b.n	80056d4 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d004      	beq.n	8005654 <HAL_SPI_Transmit+0x1a6>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b01      	cmp	r3, #1
 8005652:	d13a      	bne.n	80056ca <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	330c      	adds	r3, #12
 800565a:	68ba      	ldr	r2, [r7, #8]
 800565c:	7812      	ldrb	r2, [r2, #0]
 800565e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	3301      	adds	r3, #1
 8005664:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005674:	e029      	b.n	80056ca <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b02      	cmp	r3, #2
 8005682:	d110      	bne.n	80056a6 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	7812      	ldrb	r2, [r2, #0]
 800568e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	3301      	adds	r3, #1
 8005694:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800569a:	b29b      	uxth	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80056a4:	e011      	b.n	80056ca <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d00b      	beq.n	80056c4 <HAL_SPI_Transmit+0x216>
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b2:	d00a      	beq.n	80056ca <HAL_SPI_Transmit+0x21c>
 80056b4:	f7fe ff66 	bl	8004584 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	683a      	ldr	r2, [r7, #0]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d802      	bhi.n	80056ca <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056c8:	e044      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1d0      	bne.n	8005676 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	2201      	movs	r2, #1
 80056dc:	2102      	movs	r1, #2
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f845 	bl	800576e <SPI_WaitFlagStateUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056ee:	e031      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	6839      	ldr	r1, [r7, #0]
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 f8a3 	bl	8005840 <SPI_CheckFlag_BSY>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800570a:	e023      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d10a      	bne.n	800572a <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	617b      	str	r3, [r7, #20]
 8005728:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005732:	d107      	bne.n	8005744 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005742:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	77fb      	strb	r3, [r7, #31]
 8005750:	e000      	b.n	8005754 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005752:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005764:	7ffb      	ldrb	r3, [r7, #31]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3720      	adds	r7, #32
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	607a      	str	r2, [r7, #4]
 800577a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800577c:	e04d      	b.n	800581a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005784:	d049      	beq.n	800581a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d007      	beq.n	800579c <SPI_WaitFlagStateUntilTimeout+0x2e>
 800578c:	f7fe fefa 	bl	8004584 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	429a      	cmp	r2, r3
 800579a:	d83e      	bhi.n	800581a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057aa:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057b4:	d111      	bne.n	80057da <SPI_WaitFlagStateUntilTimeout+0x6c>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057be:	d004      	beq.n	80057ca <SPI_WaitFlagStateUntilTimeout+0x5c>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c8:	d107      	bne.n	80057da <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057e2:	d110      	bne.n	8005806 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6819      	ldr	r1, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80057f2:	400b      	ands	r3, r1
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005804:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e00e      	b.n	8005838 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4013      	ands	r3, r2
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	429a      	cmp	r2, r3
 8005828:	d101      	bne.n	800582e <SPI_WaitFlagStateUntilTimeout+0xc0>
 800582a:	2201      	movs	r2, #1
 800582c:	e000      	b.n	8005830 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800582e:	2200      	movs	r2, #0
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	429a      	cmp	r2, r3
 8005834:	d1a3      	bne.n	800577e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af02      	add	r7, sp, #8
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2200      	movs	r2, #0
 8005854:	2180      	movs	r1, #128	; 0x80
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f7ff ff89 	bl	800576e <SPI_WaitFlagStateUntilTimeout>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d007      	beq.n	8005872 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005866:	f043 0220 	orr.w	r2, r3, #32
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e000      	b.n	8005874 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e057      	b.n	800593e <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d102      	bne.n	80058a0 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff fdfe 	bl	800549c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	431a      	orrs	r2, r3
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058dc:	431a      	orrs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	431a      	orrs	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	ea42 0103 	orr.w	r1, r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	699b      	ldr	r3, [r3, #24]
 80058fc:	0c1b      	lsrs	r3, r3, #16
 80058fe:	f003 0104 	and.w	r1, r3, #4
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	430a      	orrs	r2, r1
 800590c:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005916:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	69da      	ldr	r2, [r3, #28]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005926:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8005928:	4b07      	ldr	r3, [pc, #28]	; (8005948 <HAL_SPI_Init+0xcc>)
 800592a:	2200      	movs	r2, #0
 800592c:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	20000ed4 	.word	0x20000ed4

0800594c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e01d      	b.n	800599a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d106      	bne.n	8005978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f815 	bl	80059a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3304      	adds	r3, #4
 8005988:	4619      	mov	r1, r3
 800598a:	4610      	mov	r0, r2
 800598c:	f000 f8fc 	bl	8005b88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bc80      	pop	{r7}
 80059b2:	4770      	bx	lr

080059b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0201 	orr.w	r2, r2, #1
 80059ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0307 	and.w	r3, r3, #7
 80059d6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2b06      	cmp	r3, #6
 80059dc:	d007      	beq.n	80059ee <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f042 0201 	orr.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3714      	adds	r7, #20
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bc80      	pop	{r7}
 80059f8:	4770      	bx	lr

080059fa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e01d      	b.n	8005a48 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d106      	bne.n	8005a26 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f815 	bl	8005a50 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2202      	movs	r2, #2
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3304      	adds	r3, #4
 8005a36:	4619      	mov	r1, r3
 8005a38:	4610      	mov	r0, r2
 8005a3a:	f000 f8a5 	bl	8005b88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3708      	adds	r7, #8
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr
	...

08005a64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2201      	movs	r2, #1
 8005a74:	6839      	ldr	r1, [r7, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fa70 	bl	8005f5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a10      	ldr	r2, [pc, #64]	; (8005ac4 <HAL_TIM_PWM_Start+0x60>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d107      	bne.n	8005a96 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0307 	and.w	r3, r3, #7
 8005aa0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b06      	cmp	r3, #6
 8005aa6:	d007      	beq.n	8005ab8 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0201 	orr.w	r2, r2, #1
 8005ab6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40012c00 	.word	0x40012c00

08005ac8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d101      	bne.n	8005ae2 <HAL_TIM_OC_ConfigChannel+0x1a>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e04e      	b.n	8005b80 <HAL_TIM_OC_ConfigChannel+0xb8>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2202      	movs	r2, #2
 8005aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b0c      	cmp	r3, #12
 8005af6:	d839      	bhi.n	8005b6c <HAL_TIM_OC_ConfigChannel+0xa4>
 8005af8:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <HAL_TIM_OC_ConfigChannel+0x38>)
 8005afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afe:	bf00      	nop
 8005b00:	08005b35 	.word	0x08005b35
 8005b04:	08005b6d 	.word	0x08005b6d
 8005b08:	08005b6d 	.word	0x08005b6d
 8005b0c:	08005b6d 	.word	0x08005b6d
 8005b10:	08005b43 	.word	0x08005b43
 8005b14:	08005b6d 	.word	0x08005b6d
 8005b18:	08005b6d 	.word	0x08005b6d
 8005b1c:	08005b6d 	.word	0x08005b6d
 8005b20:	08005b51 	.word	0x08005b51
 8005b24:	08005b6d 	.word	0x08005b6d
 8005b28:	08005b6d 	.word	0x08005b6d
 8005b2c:	08005b6d 	.word	0x08005b6d
 8005b30:	08005b5f 	.word	0x08005b5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f000 f886 	bl	8005c4c <TIM_OC1_SetConfig>
      break;
 8005b40:	e015      	b.n	8005b6e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 f8e5 	bl	8005d18 <TIM_OC2_SetConfig>
      break;
 8005b4e:	e00e      	b.n	8005b6e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68b9      	ldr	r1, [r7, #8]
 8005b56:	4618      	mov	r0, r3
 8005b58:	f000 f948 	bl	8005dec <TIM_OC3_SetConfig>
      break;
 8005b5c:	e007      	b.n	8005b6e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 f9ab 	bl	8005ec0 <TIM_OC4_SetConfig>
      break;
 8005b6a:	e000      	b.n	8005b6e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005b6c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a29      	ldr	r2, [pc, #164]	; (8005c40 <TIM_Base_SetConfig+0xb8>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00b      	beq.n	8005bb8 <TIM_Base_SetConfig+0x30>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba6:	d007      	beq.n	8005bb8 <TIM_Base_SetConfig+0x30>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a26      	ldr	r2, [pc, #152]	; (8005c44 <TIM_Base_SetConfig+0xbc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_Base_SetConfig+0x30>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a25      	ldr	r2, [pc, #148]	; (8005c48 <TIM_Base_SetConfig+0xc0>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d108      	bne.n	8005bca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a1c      	ldr	r2, [pc, #112]	; (8005c40 <TIM_Base_SetConfig+0xb8>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d00b      	beq.n	8005bea <TIM_Base_SetConfig+0x62>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd8:	d007      	beq.n	8005bea <TIM_Base_SetConfig+0x62>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a19      	ldr	r2, [pc, #100]	; (8005c44 <TIM_Base_SetConfig+0xbc>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d003      	beq.n	8005bea <TIM_Base_SetConfig+0x62>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a18      	ldr	r2, [pc, #96]	; (8005c48 <TIM_Base_SetConfig+0xc0>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d108      	bne.n	8005bfc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	689a      	ldr	r2, [r3, #8]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a07      	ldr	r2, [pc, #28]	; (8005c40 <TIM_Base_SetConfig+0xb8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d103      	bne.n	8005c30 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	615a      	str	r2, [r3, #20]
}
 8005c36:	bf00      	nop
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr
 8005c40:	40012c00 	.word	0x40012c00
 8005c44:	40000400 	.word	0x40000400
 8005c48:	40000800 	.word	0x40000800

08005c4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0201 	bic.w	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0303 	bic.w	r3, r3, #3
 8005c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f023 0302 	bic.w	r3, r3, #2
 8005c94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a1c      	ldr	r2, [pc, #112]	; (8005d14 <TIM_OC1_SetConfig+0xc8>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d10c      	bne.n	8005cc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f023 0308 	bic.w	r3, r3, #8
 8005cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f023 0304 	bic.w	r3, r3, #4
 8005cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a13      	ldr	r2, [pc, #76]	; (8005d14 <TIM_OC1_SetConfig+0xc8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d111      	bne.n	8005cee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	621a      	str	r2, [r3, #32]
}
 8005d08:	bf00      	nop
 8005d0a:	371c      	adds	r7, #28
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40012c00 	.word	0x40012c00

08005d18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	f023 0210 	bic.w	r2, r3, #16
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a1b      	ldr	r3, [r3, #32]
 8005d32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f023 0320 	bic.w	r3, r3, #32
 8005d62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	011b      	lsls	r3, r3, #4
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a1d      	ldr	r2, [pc, #116]	; (8005de8 <TIM_OC2_SetConfig+0xd0>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d10d      	bne.n	8005d94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a14      	ldr	r2, [pc, #80]	; (8005de8 <TIM_OC2_SetConfig+0xd0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d113      	bne.n	8005dc4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005da2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005daa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	695b      	ldr	r3, [r3, #20]
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	621a      	str	r2, [r3, #32]
}
 8005dde:	bf00      	nop
 8005de0:	371c      	adds	r7, #28
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bc80      	pop	{r7}
 8005de6:	4770      	bx	lr
 8005de8:	40012c00 	.word	0x40012c00

08005dec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 0303 	bic.w	r3, r3, #3
 8005e22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	021b      	lsls	r3, r3, #8
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a1d      	ldr	r2, [pc, #116]	; (8005ebc <TIM_OC3_SetConfig+0xd0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d10d      	bne.n	8005e66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	021b      	lsls	r3, r3, #8
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a14      	ldr	r2, [pc, #80]	; (8005ebc <TIM_OC3_SetConfig+0xd0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d113      	bne.n	8005e96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	621a      	str	r2, [r3, #32]
}
 8005eb0:	bf00      	nop
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bc80      	pop	{r7}
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40012c00 	.word	0x40012c00

08005ec0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b087      	sub	sp, #28
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a1b      	ldr	r3, [r3, #32]
 8005ece:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	021b      	lsls	r3, r3, #8
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	031b      	lsls	r3, r3, #12
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4a0f      	ldr	r2, [pc, #60]	; (8005f58 <TIM_OC4_SetConfig+0x98>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d109      	bne.n	8005f34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	019b      	lsls	r3, r3, #6
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr
 8005f58:	40012c00 	.word	0x40012c00

08005f5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f003 031f 	and.w	r3, r3, #31
 8005f6e:	2201      	movs	r2, #1
 8005f70:	fa02 f303 	lsl.w	r3, r2, r3
 8005f74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6a1a      	ldr	r2, [r3, #32]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	43db      	mvns	r3, r3
 8005f7e:	401a      	ands	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6a1a      	ldr	r2, [r3, #32]
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	f003 031f 	and.w	r3, r3, #31
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	fa01 f303 	lsl.w	r3, r1, r3
 8005f94:	431a      	orrs	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	621a      	str	r2, [r3, #32]
}
 8005f9a:	bf00      	nop
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2204      	movs	r2, #4
 8005fb4:	6839      	ldr	r1, [r7, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 f81e 	bl	8005ff8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2b06      	cmp	r3, #6
 8005fdc:	d007      	beq.n	8005fee <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f042 0201 	orr.w	r2, r2, #1
 8005fec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	60f8      	str	r0, [r7, #12]
 8006000:	60b9      	str	r1, [r7, #8]
 8006002:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 031f 	and.w	r3, r3, #31
 800600a:	2204      	movs	r2, #4
 800600c:	fa02 f303 	lsl.w	r3, r2, r3
 8006010:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1a      	ldr	r2, [r3, #32]
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	43db      	mvns	r3, r3
 800601a:	401a      	ands	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a1a      	ldr	r2, [r3, #32]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f003 031f 	and.w	r3, r3, #31
 800602a:	6879      	ldr	r1, [r7, #4]
 800602c:	fa01 f303 	lsl.w	r3, r1, r3
 8006030:	431a      	orrs	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	621a      	str	r2, [r3, #32]
}
 8006036:	bf00      	nop
 8006038:	371c      	adds	r7, #28
 800603a:	46bd      	mov	sp, r7
 800603c:	bc80      	pop	{r7}
 800603e:	4770      	bx	lr

08006040 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d101      	bne.n	8006052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e03f      	b.n	80060d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7fd f8e8 	bl	800323c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2224      	movs	r2, #36	; 0x24
 8006070:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006082:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fae3 	bl	8006650 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	691a      	ldr	r2, [r3, #16]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006098:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	695a      	ldr	r2, [r3, #20]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060a8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68da      	ldr	r2, [r3, #12]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060b8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3708      	adds	r7, #8
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060da:	b480      	push	{r7}
 80060dc:	b085      	sub	sp, #20
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	4613      	mov	r3, r2
 80060e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d130      	bne.n	8006156 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d002      	beq.n	8006100 <HAL_UART_Transmit_IT+0x26>
 80060fa:	88fb      	ldrh	r3, [r7, #6]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e029      	b.n	8006158 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_UART_Transmit_IT+0x38>
 800610e:	2302      	movs	r3, #2
 8006110:	e022      	b.n	8006158 <HAL_UART_Transmit_IT+0x7e>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	88fa      	ldrh	r2, [r7, #6]
 8006124:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	88fa      	ldrh	r2, [r7, #6]
 800612a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2221      	movs	r2, #33	; 0x21
 8006136:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006150:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006152:	2300      	movs	r3, #0
 8006154:	e000      	b.n	8006158 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006156:	2302      	movs	r3, #2
  }
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	bc80      	pop	{r7}
 8006160:	4770      	bx	lr

08006162 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006162:	b480      	push	{r7}
 8006164:	b085      	sub	sp, #20
 8006166:	af00      	add	r7, sp, #0
 8006168:	60f8      	str	r0, [r7, #12]
 800616a:	60b9      	str	r1, [r7, #8]
 800616c:	4613      	mov	r3, r2
 800616e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006176:	b2db      	uxtb	r3, r3
 8006178:	2b20      	cmp	r3, #32
 800617a:	d140      	bne.n	80061fe <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d002      	beq.n	8006188 <HAL_UART_Receive_IT+0x26>
 8006182:	88fb      	ldrh	r3, [r7, #6]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e039      	b.n	8006200 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006192:	2b01      	cmp	r3, #1
 8006194:	d101      	bne.n	800619a <HAL_UART_Receive_IT+0x38>
 8006196:	2302      	movs	r3, #2
 8006198:	e032      	b.n	8006200 <HAL_UART_Receive_IT+0x9e>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	88fa      	ldrh	r2, [r7, #6]
 80061ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	88fa      	ldrh	r2, [r7, #6]
 80061b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2222      	movs	r2, #34	; 0x22
 80061be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061d8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	695a      	ldr	r2, [r3, #20]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f042 0201 	orr.w	r2, r2, #1
 80061e8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f042 0220 	orr.w	r2, r2, #32
 80061f8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80061fa:	2300      	movs	r3, #0
 80061fc:	e000      	b.n	8006200 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80061fe:	2302      	movs	r3, #2
  }
}
 8006200:	4618      	mov	r0, r3
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	bc80      	pop	{r7}
 8006208:	4770      	bx	lr
	...

0800620c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800622c:	2300      	movs	r3, #0
 800622e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006230:	2300      	movs	r3, #0
 8006232:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	f003 030f 	and.w	r3, r3, #15
 800623a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10d      	bne.n	800625e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_UART_IRQHandler+0x52>
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	f003 0320 	and.w	r3, r3, #32
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f979 	bl	800654e <UART_Receive_IT>
      return;
 800625c:	e0cb      	b.n	80063f6 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 80ab 	beq.w	80063bc <HAL_UART_IRQHandler+0x1b0>
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d105      	bne.n	800627c <HAL_UART_IRQHandler+0x70>
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 80a0 	beq.w	80063bc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00a      	beq.n	800629c <HAL_UART_IRQHandler+0x90>
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800628c:	2b00      	cmp	r3, #0
 800628e:	d005      	beq.n	800629c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006294:	f043 0201 	orr.w	r2, r3, #1
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_UART_IRQHandler+0xb0>
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b4:	f043 0202 	orr.w	r2, r3, #2
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_UART_IRQHandler+0xd0>
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f003 0301 	and.w	r3, r3, #1
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d005      	beq.n	80062dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062d4:	f043 0204 	orr.w	r2, r3, #4
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 0308 	and.w	r3, r3, #8
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00a      	beq.n	80062fc <HAL_UART_IRQHandler+0xf0>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d005      	beq.n	80062fc <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062f4:	f043 0208 	orr.w	r2, r3, #8
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006300:	2b00      	cmp	r3, #0
 8006302:	d077      	beq.n	80063f4 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	f003 0320 	and.w	r3, r3, #32
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <HAL_UART_IRQHandler+0x112>
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	f003 0320 	and.w	r3, r3, #32
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f918 	bl	800654e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	695b      	ldr	r3, [r3, #20]
 8006324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	bf14      	ite	ne
 800632c:	2301      	movne	r3, #1
 800632e:	2300      	moveq	r3, #0
 8006330:	b2db      	uxtb	r3, r3
 8006332:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006338:	f003 0308 	and.w	r3, r3, #8
 800633c:	2b00      	cmp	r3, #0
 800633e:	d102      	bne.n	8006346 <HAL_UART_IRQHandler+0x13a>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d031      	beq.n	80063aa <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f863 	bl	8006412 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006356:	2b00      	cmp	r3, #0
 8006358:	d023      	beq.n	80063a2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695a      	ldr	r2, [r3, #20]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006368:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800636e:	2b00      	cmp	r3, #0
 8006370:	d013      	beq.n	800639a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006376:	4a21      	ldr	r2, [pc, #132]	; (80063fc <HAL_UART_IRQHandler+0x1f0>)
 8006378:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800637e:	4618      	mov	r0, r3
 8006380:	f7fe fa48 	bl	8004814 <HAL_DMA_Abort_IT>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d016      	beq.n	80063b8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800638e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006394:	4610      	mov	r0, r2
 8006396:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006398:	e00e      	b.n	80063b8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7fd f826 	bl	80033ec <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a0:	e00a      	b.n	80063b8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7fd f822 	bl	80033ec <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a8:	e006      	b.n	80063b8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fd f81e 	bl	80033ec <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80063b6:	e01d      	b.n	80063f4 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b8:	bf00      	nop
    return;
 80063ba:	e01b      	b.n	80063f4 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d008      	beq.n	80063d8 <HAL_UART_IRQHandler+0x1cc>
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f84f 	bl	8006474 <UART_Transmit_IT>
    return;
 80063d6:	e00e      	b.n	80063f6 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d009      	beq.n	80063f6 <HAL_UART_IRQHandler+0x1ea>
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d004      	beq.n	80063f6 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 f896 	bl	800651e <UART_EndTransmit_IT>
    return;
 80063f2:	e000      	b.n	80063f6 <HAL_UART_IRQHandler+0x1ea>
    return;
 80063f4:	bf00      	nop
  }
}
 80063f6:	3720      	adds	r7, #32
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	0800644d 	.word	0x0800644d

08006400 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006408:	bf00      	nop
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	bc80      	pop	{r7}
 8006410:	4770      	bx	lr

08006412 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006412:	b480      	push	{r7}
 8006414:	b083      	sub	sp, #12
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68da      	ldr	r2, [r3, #12]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006428:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	695a      	ldr	r2, [r3, #20]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 0201 	bic.w	r2, r2, #1
 8006438:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2220      	movs	r2, #32
 800643e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006442:	bf00      	nop
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	bc80      	pop	{r7}
 800644a:	4770      	bx	lr

0800644c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f7fc ffc0 	bl	80033ec <HAL_UART_ErrorCallback>
}
 800646c:	bf00      	nop
 800646e:	3710      	adds	r7, #16
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b21      	cmp	r3, #33	; 0x21
 8006486:	d144      	bne.n	8006512 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006490:	d11a      	bne.n	80064c8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064a6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d105      	bne.n	80064bc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	1c9a      	adds	r2, r3, #2
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	621a      	str	r2, [r3, #32]
 80064ba:	e00e      	b.n	80064da <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	1c5a      	adds	r2, r3, #1
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	621a      	str	r2, [r3, #32]
 80064c6:	e008      	b.n	80064da <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	1c59      	adds	r1, r3, #1
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6211      	str	r1, [r2, #32]
 80064d2:	781a      	ldrb	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	4619      	mov	r1, r3
 80064e8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10f      	bne.n	800650e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68da      	ldr	r2, [r3, #12]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800650c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800650e:	2300      	movs	r3, #0
 8006510:	e000      	b.n	8006514 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006512:	2302      	movs	r3, #2
  }
}
 8006514:	4618      	mov	r0, r3
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr

0800651e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b082      	sub	sp, #8
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68da      	ldr	r2, [r3, #12]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006534:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2220      	movs	r2, #32
 800653a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff ff5e 	bl	8006400 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b084      	sub	sp, #16
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b22      	cmp	r3, #34	; 0x22
 8006560:	d171      	bne.n	8006646 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800656a:	d123      	bne.n	80065b4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006570:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10e      	bne.n	8006598 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	b29b      	uxth	r3, r3
 8006582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006586:	b29a      	uxth	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006590:	1c9a      	adds	r2, r3, #2
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	629a      	str	r2, [r3, #40]	; 0x28
 8006596:	e029      	b.n	80065ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	b29b      	uxth	r3, r3
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ac:	1c5a      	adds	r2, r3, #1
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	629a      	str	r2, [r3, #40]	; 0x28
 80065b2:	e01b      	b.n	80065ec <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6858      	ldr	r0, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c6:	1c59      	adds	r1, r3, #1
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	6291      	str	r1, [r2, #40]	; 0x28
 80065cc:	b2c2      	uxtb	r2, r0
 80065ce:	701a      	strb	r2, [r3, #0]
 80065d0:	e00c      	b.n	80065ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065de:	1c58      	adds	r0, r3, #1
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	6288      	str	r0, [r1, #40]	; 0x28
 80065e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80065e8:	b2d2      	uxtb	r2, r2
 80065ea:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	4619      	mov	r1, r3
 80065fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d120      	bne.n	8006642 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0220 	bic.w	r2, r2, #32
 800660e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800661e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695a      	ldr	r2, [r3, #20]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0201 	bic.w	r2, r2, #1
 800662e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f7fc fd9f 	bl	800317c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800663e:	2300      	movs	r3, #0
 8006640:	e002      	b.n	8006648 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006642:	2300      	movs	r3, #0
 8006644:	e000      	b.n	8006648 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006646:	2302      	movs	r3, #2
  }
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006650:	b5b0      	push	{r4, r5, r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006658:	2300      	movs	r3, #0
 800665a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	431a      	orrs	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006692:	f023 030c 	bic.w	r3, r3, #12
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	68f9      	ldr	r1, [r7, #12]
 800669c:	430b      	orrs	r3, r1
 800669e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a6f      	ldr	r2, [pc, #444]	; (8006878 <UART_SetConfig+0x228>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d16b      	bne.n	8006798 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80066c0:	f7fe feba 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 80066c4:	4602      	mov	r2, r0
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009a      	lsls	r2, r3, #2
 80066ce:	441a      	add	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066da:	4a68      	ldr	r2, [pc, #416]	; (800687c <UART_SetConfig+0x22c>)
 80066dc:	fba2 2303 	umull	r2, r3, r2, r3
 80066e0:	095b      	lsrs	r3, r3, #5
 80066e2:	011c      	lsls	r4, r3, #4
 80066e4:	f7fe fea8 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 80066e8:	4602      	mov	r2, r0
 80066ea:	4613      	mov	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	009a      	lsls	r2, r3, #2
 80066f2:	441a      	add	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	fbb2 f5f3 	udiv	r5, r2, r3
 80066fe:	f7fe fe9b 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 8006702:	4602      	mov	r2, r0
 8006704:	4613      	mov	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	4413      	add	r3, r2
 800670a:	009a      	lsls	r2, r3, #2
 800670c:	441a      	add	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	fbb2 f3f3 	udiv	r3, r2, r3
 8006718:	4a58      	ldr	r2, [pc, #352]	; (800687c <UART_SetConfig+0x22c>)
 800671a:	fba2 2303 	umull	r2, r3, r2, r3
 800671e:	095b      	lsrs	r3, r3, #5
 8006720:	2264      	movs	r2, #100	; 0x64
 8006722:	fb02 f303 	mul.w	r3, r2, r3
 8006726:	1aeb      	subs	r3, r5, r3
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	3332      	adds	r3, #50	; 0x32
 800672c:	4a53      	ldr	r2, [pc, #332]	; (800687c <UART_SetConfig+0x22c>)
 800672e:	fba2 2303 	umull	r2, r3, r2, r3
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006738:	441c      	add	r4, r3
 800673a:	f7fe fe7d 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 800673e:	4602      	mov	r2, r0
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009a      	lsls	r2, r3, #2
 8006748:	441a      	add	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	fbb2 f5f3 	udiv	r5, r2, r3
 8006754:	f7fe fe70 	bl	8005438 <HAL_RCC_GetPCLK2Freq>
 8006758:	4602      	mov	r2, r0
 800675a:	4613      	mov	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	4413      	add	r3, r2
 8006760:	009a      	lsls	r2, r3, #2
 8006762:	441a      	add	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	fbb2 f3f3 	udiv	r3, r2, r3
 800676e:	4a43      	ldr	r2, [pc, #268]	; (800687c <UART_SetConfig+0x22c>)
 8006770:	fba2 2303 	umull	r2, r3, r2, r3
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	2264      	movs	r2, #100	; 0x64
 8006778:	fb02 f303 	mul.w	r3, r2, r3
 800677c:	1aeb      	subs	r3, r5, r3
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	3332      	adds	r3, #50	; 0x32
 8006782:	4a3e      	ldr	r2, [pc, #248]	; (800687c <UART_SetConfig+0x22c>)
 8006784:	fba2 2303 	umull	r2, r3, r2, r3
 8006788:	095b      	lsrs	r3, r3, #5
 800678a:	f003 020f 	and.w	r2, r3, #15
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4422      	add	r2, r4
 8006794:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006796:	e06a      	b.n	800686e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006798:	f7fe fe3a 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 800679c:	4602      	mov	r2, r0
 800679e:	4613      	mov	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	009a      	lsls	r2, r3, #2
 80067a6:	441a      	add	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b2:	4a32      	ldr	r2, [pc, #200]	; (800687c <UART_SetConfig+0x22c>)
 80067b4:	fba2 2303 	umull	r2, r3, r2, r3
 80067b8:	095b      	lsrs	r3, r3, #5
 80067ba:	011c      	lsls	r4, r3, #4
 80067bc:	f7fe fe28 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 80067c0:	4602      	mov	r2, r0
 80067c2:	4613      	mov	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	009a      	lsls	r2, r3, #2
 80067ca:	441a      	add	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	fbb2 f5f3 	udiv	r5, r2, r3
 80067d6:	f7fe fe1b 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 80067da:	4602      	mov	r2, r0
 80067dc:	4613      	mov	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	009a      	lsls	r2, r3, #2
 80067e4:	441a      	add	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f0:	4a22      	ldr	r2, [pc, #136]	; (800687c <UART_SetConfig+0x22c>)
 80067f2:	fba2 2303 	umull	r2, r3, r2, r3
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	2264      	movs	r2, #100	; 0x64
 80067fa:	fb02 f303 	mul.w	r3, r2, r3
 80067fe:	1aeb      	subs	r3, r5, r3
 8006800:	011b      	lsls	r3, r3, #4
 8006802:	3332      	adds	r3, #50	; 0x32
 8006804:	4a1d      	ldr	r2, [pc, #116]	; (800687c <UART_SetConfig+0x22c>)
 8006806:	fba2 2303 	umull	r2, r3, r2, r3
 800680a:	095b      	lsrs	r3, r3, #5
 800680c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006810:	441c      	add	r4, r3
 8006812:	f7fe fdfd 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 8006816:	4602      	mov	r2, r0
 8006818:	4613      	mov	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4413      	add	r3, r2
 800681e:	009a      	lsls	r2, r3, #2
 8006820:	441a      	add	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	fbb2 f5f3 	udiv	r5, r2, r3
 800682c:	f7fe fdf0 	bl	8005410 <HAL_RCC_GetPCLK1Freq>
 8006830:	4602      	mov	r2, r0
 8006832:	4613      	mov	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	009a      	lsls	r2, r3, #2
 800683a:	441a      	add	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	fbb2 f3f3 	udiv	r3, r2, r3
 8006846:	4a0d      	ldr	r2, [pc, #52]	; (800687c <UART_SetConfig+0x22c>)
 8006848:	fba2 2303 	umull	r2, r3, r2, r3
 800684c:	095b      	lsrs	r3, r3, #5
 800684e:	2264      	movs	r2, #100	; 0x64
 8006850:	fb02 f303 	mul.w	r3, r2, r3
 8006854:	1aeb      	subs	r3, r5, r3
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	3332      	adds	r3, #50	; 0x32
 800685a:	4a08      	ldr	r2, [pc, #32]	; (800687c <UART_SetConfig+0x22c>)
 800685c:	fba2 2303 	umull	r2, r3, r2, r3
 8006860:	095b      	lsrs	r3, r3, #5
 8006862:	f003 020f 	and.w	r2, r3, #15
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4422      	add	r2, r4
 800686c:	609a      	str	r2, [r3, #8]
}
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bdb0      	pop	{r4, r5, r7, pc}
 8006876:	bf00      	nop
 8006878:	40013800 	.word	0x40013800
 800687c:	51eb851f 	.word	0x51eb851f

08006880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006880:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006882:	e003      	b.n	800688c <LoopCopyDataInit>

08006884 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006884:	4b12      	ldr	r3, [pc, #72]	; (80068d0 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8006886:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006888:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800688a:	3104      	adds	r1, #4

0800688c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800688c:	4811      	ldr	r0, [pc, #68]	; (80068d4 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 800688e:	4b12      	ldr	r3, [pc, #72]	; (80068d8 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006890:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006892:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006894:	d3f6      	bcc.n	8006884 <CopyDataInit>
  ldr r2, =_sbss
 8006896:	4a11      	ldr	r2, [pc, #68]	; (80068dc <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006898:	e002      	b.n	80068a0 <LoopFillZerobss>

0800689a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800689a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800689c:	f842 3b04 	str.w	r3, [r2], #4

080068a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80068a0:	4b0f      	ldr	r3, [pc, #60]	; (80068e0 <LoopPaintStack+0x30>)
  cmp r2, r3
 80068a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80068a4:	d3f9      	bcc.n	800689a <FillZerobss>

  ldr r3, =0x55555555
 80068a6:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80068aa:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80068ae:	4a0c      	ldr	r2, [pc, #48]	; (80068e0 <LoopPaintStack+0x30>)

080068b0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80068b0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80068b4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80068b6:	d1fb      	bne.n	80068b0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80068b8:	f7fc ff42 	bl	8003740 <SystemInit>
    bl  SystemCoreClockUpdate
 80068bc:	f7fc ff74 	bl	80037a8 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80068c0:	f7fb fabc 	bl	8001e3c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80068c4:	f000 f816 	bl	80068f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80068c8:	f7fa fe3e 	bl	8001548 <main>
  b Infinite_Loop
 80068cc:	f000 b80a 	b.w	80068e4 <Default_Handler>
  ldr r3, =_sidata
 80068d0:	0800e188 	.word	0x0800e188
  ldr r0, =_sdata
 80068d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80068d8:	200009e8 	.word	0x200009e8
  ldr r2, =_sbss
 80068dc:	200009e8 	.word	0x200009e8
  ldr r3, = _ebss
 80068e0:	20000fb4 	.word	0x20000fb4

080068e4 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80068e4:	e7fe      	b.n	80068e4 <Default_Handler>
	...

080068e8 <__errno>:
 80068e8:	4b01      	ldr	r3, [pc, #4]	; (80068f0 <__errno+0x8>)
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	20000038 	.word	0x20000038

080068f4 <__libc_init_array>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	2600      	movs	r6, #0
 80068f8:	4d0c      	ldr	r5, [pc, #48]	; (800692c <__libc_init_array+0x38>)
 80068fa:	4c0d      	ldr	r4, [pc, #52]	; (8006930 <__libc_init_array+0x3c>)
 80068fc:	1b64      	subs	r4, r4, r5
 80068fe:	10a4      	asrs	r4, r4, #2
 8006900:	42a6      	cmp	r6, r4
 8006902:	d109      	bne.n	8006918 <__libc_init_array+0x24>
 8006904:	f006 f8f8 	bl	800caf8 <_init>
 8006908:	2600      	movs	r6, #0
 800690a:	4d0a      	ldr	r5, [pc, #40]	; (8006934 <__libc_init_array+0x40>)
 800690c:	4c0a      	ldr	r4, [pc, #40]	; (8006938 <__libc_init_array+0x44>)
 800690e:	1b64      	subs	r4, r4, r5
 8006910:	10a4      	asrs	r4, r4, #2
 8006912:	42a6      	cmp	r6, r4
 8006914:	d105      	bne.n	8006922 <__libc_init_array+0x2e>
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	f855 3b04 	ldr.w	r3, [r5], #4
 800691c:	4798      	blx	r3
 800691e:	3601      	adds	r6, #1
 8006920:	e7ee      	b.n	8006900 <__libc_init_array+0xc>
 8006922:	f855 3b04 	ldr.w	r3, [r5], #4
 8006926:	4798      	blx	r3
 8006928:	3601      	adds	r6, #1
 800692a:	e7f2      	b.n	8006912 <__libc_init_array+0x1e>
 800692c:	0800e17c 	.word	0x0800e17c
 8006930:	0800e17c 	.word	0x0800e17c
 8006934:	0800e17c 	.word	0x0800e17c
 8006938:	0800e184 	.word	0x0800e184

0800693c <malloc>:
 800693c:	4b02      	ldr	r3, [pc, #8]	; (8006948 <malloc+0xc>)
 800693e:	4601      	mov	r1, r0
 8006940:	6818      	ldr	r0, [r3, #0]
 8006942:	f000 b803 	b.w	800694c <_malloc_r>
 8006946:	bf00      	nop
 8006948:	20000038 	.word	0x20000038

0800694c <_malloc_r>:
 800694c:	f101 030b 	add.w	r3, r1, #11
 8006950:	2b16      	cmp	r3, #22
 8006952:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006956:	4605      	mov	r5, r0
 8006958:	d906      	bls.n	8006968 <_malloc_r+0x1c>
 800695a:	f033 0707 	bics.w	r7, r3, #7
 800695e:	d504      	bpl.n	800696a <_malloc_r+0x1e>
 8006960:	230c      	movs	r3, #12
 8006962:	602b      	str	r3, [r5, #0]
 8006964:	2400      	movs	r4, #0
 8006966:	e1a3      	b.n	8006cb0 <_malloc_r+0x364>
 8006968:	2710      	movs	r7, #16
 800696a:	42b9      	cmp	r1, r7
 800696c:	d8f8      	bhi.n	8006960 <_malloc_r+0x14>
 800696e:	4628      	mov	r0, r5
 8006970:	f000 fa30 	bl	8006dd4 <__malloc_lock>
 8006974:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8006978:	4eaf      	ldr	r6, [pc, #700]	; (8006c38 <_malloc_r+0x2ec>)
 800697a:	d237      	bcs.n	80069ec <_malloc_r+0xa0>
 800697c:	f107 0208 	add.w	r2, r7, #8
 8006980:	4432      	add	r2, r6
 8006982:	6854      	ldr	r4, [r2, #4]
 8006984:	f1a2 0108 	sub.w	r1, r2, #8
 8006988:	428c      	cmp	r4, r1
 800698a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800698e:	d102      	bne.n	8006996 <_malloc_r+0x4a>
 8006990:	68d4      	ldr	r4, [r2, #12]
 8006992:	42a2      	cmp	r2, r4
 8006994:	d010      	beq.n	80069b8 <_malloc_r+0x6c>
 8006996:	6863      	ldr	r3, [r4, #4]
 8006998:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800699c:	f023 0303 	bic.w	r3, r3, #3
 80069a0:	60ca      	str	r2, [r1, #12]
 80069a2:	4423      	add	r3, r4
 80069a4:	6091      	str	r1, [r2, #8]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	f042 0201 	orr.w	r2, r2, #1
 80069ac:	605a      	str	r2, [r3, #4]
 80069ae:	4628      	mov	r0, r5
 80069b0:	f000 fa16 	bl	8006de0 <__malloc_unlock>
 80069b4:	3408      	adds	r4, #8
 80069b6:	e17b      	b.n	8006cb0 <_malloc_r+0x364>
 80069b8:	3302      	adds	r3, #2
 80069ba:	6934      	ldr	r4, [r6, #16]
 80069bc:	499f      	ldr	r1, [pc, #636]	; (8006c3c <_malloc_r+0x2f0>)
 80069be:	428c      	cmp	r4, r1
 80069c0:	d077      	beq.n	8006ab2 <_malloc_r+0x166>
 80069c2:	6862      	ldr	r2, [r4, #4]
 80069c4:	f022 0c03 	bic.w	ip, r2, #3
 80069c8:	ebac 0007 	sub.w	r0, ip, r7
 80069cc:	280f      	cmp	r0, #15
 80069ce:	dd48      	ble.n	8006a62 <_malloc_r+0x116>
 80069d0:	19e2      	adds	r2, r4, r7
 80069d2:	f040 0301 	orr.w	r3, r0, #1
 80069d6:	f047 0701 	orr.w	r7, r7, #1
 80069da:	6067      	str	r7, [r4, #4]
 80069dc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80069e0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80069e4:	6053      	str	r3, [r2, #4]
 80069e6:	f844 000c 	str.w	r0, [r4, ip]
 80069ea:	e7e0      	b.n	80069ae <_malloc_r+0x62>
 80069ec:	0a7b      	lsrs	r3, r7, #9
 80069ee:	d02a      	beq.n	8006a46 <_malloc_r+0xfa>
 80069f0:	2b04      	cmp	r3, #4
 80069f2:	d812      	bhi.n	8006a1a <_malloc_r+0xce>
 80069f4:	09bb      	lsrs	r3, r7, #6
 80069f6:	3338      	adds	r3, #56	; 0x38
 80069f8:	1c5a      	adds	r2, r3, #1
 80069fa:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80069fe:	6854      	ldr	r4, [r2, #4]
 8006a00:	f1a2 0c08 	sub.w	ip, r2, #8
 8006a04:	4564      	cmp	r4, ip
 8006a06:	d006      	beq.n	8006a16 <_malloc_r+0xca>
 8006a08:	6862      	ldr	r2, [r4, #4]
 8006a0a:	f022 0203 	bic.w	r2, r2, #3
 8006a0e:	1bd0      	subs	r0, r2, r7
 8006a10:	280f      	cmp	r0, #15
 8006a12:	dd1c      	ble.n	8006a4e <_malloc_r+0x102>
 8006a14:	3b01      	subs	r3, #1
 8006a16:	3301      	adds	r3, #1
 8006a18:	e7cf      	b.n	80069ba <_malloc_r+0x6e>
 8006a1a:	2b14      	cmp	r3, #20
 8006a1c:	d801      	bhi.n	8006a22 <_malloc_r+0xd6>
 8006a1e:	335b      	adds	r3, #91	; 0x5b
 8006a20:	e7ea      	b.n	80069f8 <_malloc_r+0xac>
 8006a22:	2b54      	cmp	r3, #84	; 0x54
 8006a24:	d802      	bhi.n	8006a2c <_malloc_r+0xe0>
 8006a26:	0b3b      	lsrs	r3, r7, #12
 8006a28:	336e      	adds	r3, #110	; 0x6e
 8006a2a:	e7e5      	b.n	80069f8 <_malloc_r+0xac>
 8006a2c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006a30:	d802      	bhi.n	8006a38 <_malloc_r+0xec>
 8006a32:	0bfb      	lsrs	r3, r7, #15
 8006a34:	3377      	adds	r3, #119	; 0x77
 8006a36:	e7df      	b.n	80069f8 <_malloc_r+0xac>
 8006a38:	f240 5254 	movw	r2, #1364	; 0x554
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d804      	bhi.n	8006a4a <_malloc_r+0xfe>
 8006a40:	0cbb      	lsrs	r3, r7, #18
 8006a42:	337c      	adds	r3, #124	; 0x7c
 8006a44:	e7d8      	b.n	80069f8 <_malloc_r+0xac>
 8006a46:	233f      	movs	r3, #63	; 0x3f
 8006a48:	e7d6      	b.n	80069f8 <_malloc_r+0xac>
 8006a4a:	237e      	movs	r3, #126	; 0x7e
 8006a4c:	e7d4      	b.n	80069f8 <_malloc_r+0xac>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	68e1      	ldr	r1, [r4, #12]
 8006a52:	db04      	blt.n	8006a5e <_malloc_r+0x112>
 8006a54:	68a3      	ldr	r3, [r4, #8]
 8006a56:	60d9      	str	r1, [r3, #12]
 8006a58:	608b      	str	r3, [r1, #8]
 8006a5a:	18a3      	adds	r3, r4, r2
 8006a5c:	e7a3      	b.n	80069a6 <_malloc_r+0x5a>
 8006a5e:	460c      	mov	r4, r1
 8006a60:	e7d0      	b.n	8006a04 <_malloc_r+0xb8>
 8006a62:	2800      	cmp	r0, #0
 8006a64:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006a68:	db07      	blt.n	8006a7a <_malloc_r+0x12e>
 8006a6a:	44a4      	add	ip, r4
 8006a6c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006a70:	f043 0301 	orr.w	r3, r3, #1
 8006a74:	f8cc 3004 	str.w	r3, [ip, #4]
 8006a78:	e799      	b.n	80069ae <_malloc_r+0x62>
 8006a7a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8006a7e:	6870      	ldr	r0, [r6, #4]
 8006a80:	f080 8094 	bcs.w	8006bac <_malloc_r+0x260>
 8006a84:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006a88:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006a8c:	f04f 0c01 	mov.w	ip, #1
 8006a90:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006a94:	ea4c 0000 	orr.w	r0, ip, r0
 8006a98:	3201      	adds	r2, #1
 8006a9a:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8006a9e:	6070      	str	r0, [r6, #4]
 8006aa0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8006aa4:	3808      	subs	r0, #8
 8006aa6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8006aaa:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8006aae:	f8cc 400c 	str.w	r4, [ip, #12]
 8006ab2:	2001      	movs	r0, #1
 8006ab4:	109a      	asrs	r2, r3, #2
 8006ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aba:	6870      	ldr	r0, [r6, #4]
 8006abc:	4290      	cmp	r0, r2
 8006abe:	d326      	bcc.n	8006b0e <_malloc_r+0x1c2>
 8006ac0:	4210      	tst	r0, r2
 8006ac2:	d106      	bne.n	8006ad2 <_malloc_r+0x186>
 8006ac4:	f023 0303 	bic.w	r3, r3, #3
 8006ac8:	0052      	lsls	r2, r2, #1
 8006aca:	4210      	tst	r0, r2
 8006acc:	f103 0304 	add.w	r3, r3, #4
 8006ad0:	d0fa      	beq.n	8006ac8 <_malloc_r+0x17c>
 8006ad2:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8006ad6:	46c1      	mov	r9, r8
 8006ad8:	469e      	mov	lr, r3
 8006ada:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006ade:	454c      	cmp	r4, r9
 8006ae0:	f040 80b8 	bne.w	8006c54 <_malloc_r+0x308>
 8006ae4:	f10e 0e01 	add.w	lr, lr, #1
 8006ae8:	f01e 0f03 	tst.w	lr, #3
 8006aec:	f109 0908 	add.w	r9, r9, #8
 8006af0:	d1f3      	bne.n	8006ada <_malloc_r+0x18e>
 8006af2:	0798      	lsls	r0, r3, #30
 8006af4:	f040 80e2 	bne.w	8006cbc <_malloc_r+0x370>
 8006af8:	6873      	ldr	r3, [r6, #4]
 8006afa:	ea23 0302 	bic.w	r3, r3, r2
 8006afe:	6073      	str	r3, [r6, #4]
 8006b00:	6870      	ldr	r0, [r6, #4]
 8006b02:	0052      	lsls	r2, r2, #1
 8006b04:	4290      	cmp	r0, r2
 8006b06:	d302      	bcc.n	8006b0e <_malloc_r+0x1c2>
 8006b08:	2a00      	cmp	r2, #0
 8006b0a:	f040 80e3 	bne.w	8006cd4 <_malloc_r+0x388>
 8006b0e:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8006b12:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006b16:	f023 0903 	bic.w	r9, r3, #3
 8006b1a:	45b9      	cmp	r9, r7
 8006b1c:	d304      	bcc.n	8006b28 <_malloc_r+0x1dc>
 8006b1e:	eba9 0207 	sub.w	r2, r9, r7
 8006b22:	2a0f      	cmp	r2, #15
 8006b24:	f300 8141 	bgt.w	8006daa <_malloc_r+0x45e>
 8006b28:	4b45      	ldr	r3, [pc, #276]	; (8006c40 <_malloc_r+0x2f4>)
 8006b2a:	2008      	movs	r0, #8
 8006b2c:	6819      	ldr	r1, [r3, #0]
 8006b2e:	eb0a 0b09 	add.w	fp, sl, r9
 8006b32:	3110      	adds	r1, #16
 8006b34:	4439      	add	r1, r7
 8006b36:	9101      	str	r1, [sp, #4]
 8006b38:	f001 fbf6 	bl	8008328 <sysconf>
 8006b3c:	4a41      	ldr	r2, [pc, #260]	; (8006c44 <_malloc_r+0x2f8>)
 8006b3e:	9901      	ldr	r1, [sp, #4]
 8006b40:	6813      	ldr	r3, [r2, #0]
 8006b42:	4680      	mov	r8, r0
 8006b44:	3301      	adds	r3, #1
 8006b46:	bf1f      	itttt	ne
 8006b48:	f101 31ff 	addne.w	r1, r1, #4294967295
 8006b4c:	1809      	addne	r1, r1, r0
 8006b4e:	4243      	negne	r3, r0
 8006b50:	4019      	andne	r1, r3
 8006b52:	4628      	mov	r0, r5
 8006b54:	9101      	str	r1, [sp, #4]
 8006b56:	f7fb fa0d 	bl	8001f74 <_sbrk_r>
 8006b5a:	1c42      	adds	r2, r0, #1
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	f000 80f7 	beq.w	8006d50 <_malloc_r+0x404>
 8006b62:	4583      	cmp	fp, r0
 8006b64:	9901      	ldr	r1, [sp, #4]
 8006b66:	4a37      	ldr	r2, [pc, #220]	; (8006c44 <_malloc_r+0x2f8>)
 8006b68:	d902      	bls.n	8006b70 <_malloc_r+0x224>
 8006b6a:	45b2      	cmp	sl, r6
 8006b6c:	f040 80f0 	bne.w	8006d50 <_malloc_r+0x404>
 8006b70:	4b35      	ldr	r3, [pc, #212]	; (8006c48 <_malloc_r+0x2fc>)
 8006b72:	45a3      	cmp	fp, r4
 8006b74:	6818      	ldr	r0, [r3, #0]
 8006b76:	f108 3cff 	add.w	ip, r8, #4294967295
 8006b7a:	4408      	add	r0, r1
 8006b7c:	6018      	str	r0, [r3, #0]
 8006b7e:	f040 80ab 	bne.w	8006cd8 <_malloc_r+0x38c>
 8006b82:	ea1b 0f0c 	tst.w	fp, ip
 8006b86:	f040 80a7 	bne.w	8006cd8 <_malloc_r+0x38c>
 8006b8a:	68b2      	ldr	r2, [r6, #8]
 8006b8c:	4449      	add	r1, r9
 8006b8e:	f041 0101 	orr.w	r1, r1, #1
 8006b92:	6051      	str	r1, [r2, #4]
 8006b94:	4a2d      	ldr	r2, [pc, #180]	; (8006c4c <_malloc_r+0x300>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6811      	ldr	r1, [r2, #0]
 8006b9a:	428b      	cmp	r3, r1
 8006b9c:	bf88      	it	hi
 8006b9e:	6013      	strhi	r3, [r2, #0]
 8006ba0:	4a2b      	ldr	r2, [pc, #172]	; (8006c50 <_malloc_r+0x304>)
 8006ba2:	6811      	ldr	r1, [r2, #0]
 8006ba4:	428b      	cmp	r3, r1
 8006ba6:	bf88      	it	hi
 8006ba8:	6013      	strhi	r3, [r2, #0]
 8006baa:	e0d1      	b.n	8006d50 <_malloc_r+0x404>
 8006bac:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8006bb0:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006bb4:	d218      	bcs.n	8006be8 <_malloc_r+0x29c>
 8006bb6:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006bba:	3238      	adds	r2, #56	; 0x38
 8006bbc:	f102 0e01 	add.w	lr, r2, #1
 8006bc0:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8006bc4:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8006bc8:	45f0      	cmp	r8, lr
 8006bca:	d12b      	bne.n	8006c24 <_malloc_r+0x2d8>
 8006bcc:	f04f 0c01 	mov.w	ip, #1
 8006bd0:	1092      	asrs	r2, r2, #2
 8006bd2:	fa0c f202 	lsl.w	r2, ip, r2
 8006bd6:	4310      	orrs	r0, r2
 8006bd8:	6070      	str	r0, [r6, #4]
 8006bda:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006bde:	f8c8 4008 	str.w	r4, [r8, #8]
 8006be2:	f8ce 400c 	str.w	r4, [lr, #12]
 8006be6:	e764      	b.n	8006ab2 <_malloc_r+0x166>
 8006be8:	2a14      	cmp	r2, #20
 8006bea:	d801      	bhi.n	8006bf0 <_malloc_r+0x2a4>
 8006bec:	325b      	adds	r2, #91	; 0x5b
 8006bee:	e7e5      	b.n	8006bbc <_malloc_r+0x270>
 8006bf0:	2a54      	cmp	r2, #84	; 0x54
 8006bf2:	d803      	bhi.n	8006bfc <_malloc_r+0x2b0>
 8006bf4:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006bf8:	326e      	adds	r2, #110	; 0x6e
 8006bfa:	e7df      	b.n	8006bbc <_malloc_r+0x270>
 8006bfc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006c00:	d803      	bhi.n	8006c0a <_malloc_r+0x2be>
 8006c02:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006c06:	3277      	adds	r2, #119	; 0x77
 8006c08:	e7d8      	b.n	8006bbc <_malloc_r+0x270>
 8006c0a:	f240 5e54 	movw	lr, #1364	; 0x554
 8006c0e:	4572      	cmp	r2, lr
 8006c10:	bf96      	itet	ls
 8006c12:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006c16:	227e      	movhi	r2, #126	; 0x7e
 8006c18:	327c      	addls	r2, #124	; 0x7c
 8006c1a:	e7cf      	b.n	8006bbc <_malloc_r+0x270>
 8006c1c:	f8de e008 	ldr.w	lr, [lr, #8]
 8006c20:	45f0      	cmp	r8, lr
 8006c22:	d005      	beq.n	8006c30 <_malloc_r+0x2e4>
 8006c24:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006c28:	f022 0203 	bic.w	r2, r2, #3
 8006c2c:	4562      	cmp	r2, ip
 8006c2e:	d8f5      	bhi.n	8006c1c <_malloc_r+0x2d0>
 8006c30:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006c34:	e7d1      	b.n	8006bda <_malloc_r+0x28e>
 8006c36:	bf00      	nop
 8006c38:	20000468 	.word	0x20000468
 8006c3c:	20000470 	.word	0x20000470
 8006c40:	20000f08 	.word	0x20000f08
 8006c44:	20000870 	.word	0x20000870
 8006c48:	20000ed8 	.word	0x20000ed8
 8006c4c:	20000f00 	.word	0x20000f00
 8006c50:	20000f04 	.word	0x20000f04
 8006c54:	6860      	ldr	r0, [r4, #4]
 8006c56:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8006c5a:	f020 0003 	bic.w	r0, r0, #3
 8006c5e:	eba0 0a07 	sub.w	sl, r0, r7
 8006c62:	f1ba 0f0f 	cmp.w	sl, #15
 8006c66:	dd12      	ble.n	8006c8e <_malloc_r+0x342>
 8006c68:	68a3      	ldr	r3, [r4, #8]
 8006c6a:	19e2      	adds	r2, r4, r7
 8006c6c:	f047 0701 	orr.w	r7, r7, #1
 8006c70:	6067      	str	r7, [r4, #4]
 8006c72:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006c76:	f8cc 3008 	str.w	r3, [ip, #8]
 8006c7a:	f04a 0301 	orr.w	r3, sl, #1
 8006c7e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006c82:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006c86:	6053      	str	r3, [r2, #4]
 8006c88:	f844 a000 	str.w	sl, [r4, r0]
 8006c8c:	e68f      	b.n	80069ae <_malloc_r+0x62>
 8006c8e:	f1ba 0f00 	cmp.w	sl, #0
 8006c92:	db11      	blt.n	8006cb8 <_malloc_r+0x36c>
 8006c94:	4420      	add	r0, r4
 8006c96:	6843      	ldr	r3, [r0, #4]
 8006c98:	f043 0301 	orr.w	r3, r3, #1
 8006c9c:	6043      	str	r3, [r0, #4]
 8006c9e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006ca8:	f8cc 3008 	str.w	r3, [ip, #8]
 8006cac:	f000 f898 	bl	8006de0 <__malloc_unlock>
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	b003      	add	sp, #12
 8006cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb8:	4664      	mov	r4, ip
 8006cba:	e710      	b.n	8006ade <_malloc_r+0x192>
 8006cbc:	f858 0908 	ldr.w	r0, [r8], #-8
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	4540      	cmp	r0, r8
 8006cc4:	f43f af15 	beq.w	8006af2 <_malloc_r+0x1a6>
 8006cc8:	e71a      	b.n	8006b00 <_malloc_r+0x1b4>
 8006cca:	3304      	adds	r3, #4
 8006ccc:	0052      	lsls	r2, r2, #1
 8006cce:	4210      	tst	r0, r2
 8006cd0:	d0fb      	beq.n	8006cca <_malloc_r+0x37e>
 8006cd2:	e6fe      	b.n	8006ad2 <_malloc_r+0x186>
 8006cd4:	4673      	mov	r3, lr
 8006cd6:	e7fa      	b.n	8006cce <_malloc_r+0x382>
 8006cd8:	f8d2 e000 	ldr.w	lr, [r2]
 8006cdc:	f1be 3fff 	cmp.w	lr, #4294967295
 8006ce0:	bf1b      	ittet	ne
 8006ce2:	eba4 0b0b 	subne.w	fp, r4, fp
 8006ce6:	eb0b 0200 	addne.w	r2, fp, r0
 8006cea:	6014      	streq	r4, [r2, #0]
 8006cec:	601a      	strne	r2, [r3, #0]
 8006cee:	f014 0b07 	ands.w	fp, r4, #7
 8006cf2:	bf0e      	itee	eq
 8006cf4:	4658      	moveq	r0, fp
 8006cf6:	f1cb 0008 	rsbne	r0, fp, #8
 8006cfa:	1824      	addne	r4, r4, r0
 8006cfc:	1862      	adds	r2, r4, r1
 8006cfe:	ea02 010c 	and.w	r1, r2, ip
 8006d02:	4480      	add	r8, r0
 8006d04:	eba8 0801 	sub.w	r8, r8, r1
 8006d08:	ea08 080c 	and.w	r8, r8, ip
 8006d0c:	4641      	mov	r1, r8
 8006d0e:	4628      	mov	r0, r5
 8006d10:	9201      	str	r2, [sp, #4]
 8006d12:	f7fb f92f 	bl	8001f74 <_sbrk_r>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	9a01      	ldr	r2, [sp, #4]
 8006d1a:	4b29      	ldr	r3, [pc, #164]	; (8006dc0 <_malloc_r+0x474>)
 8006d1c:	d107      	bne.n	8006d2e <_malloc_r+0x3e2>
 8006d1e:	f1bb 0f00 	cmp.w	fp, #0
 8006d22:	d023      	beq.n	8006d6c <_malloc_r+0x420>
 8006d24:	f04f 0800 	mov.w	r8, #0
 8006d28:	f1ab 0008 	sub.w	r0, fp, #8
 8006d2c:	4410      	add	r0, r2
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	1b00      	subs	r0, r0, r4
 8006d32:	4440      	add	r0, r8
 8006d34:	4442      	add	r2, r8
 8006d36:	f040 0001 	orr.w	r0, r0, #1
 8006d3a:	45b2      	cmp	sl, r6
 8006d3c:	60b4      	str	r4, [r6, #8]
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	6060      	str	r0, [r4, #4]
 8006d42:	f43f af27 	beq.w	8006b94 <_malloc_r+0x248>
 8006d46:	f1b9 0f0f 	cmp.w	r9, #15
 8006d4a:	d812      	bhi.n	8006d72 <_malloc_r+0x426>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	6063      	str	r3, [r4, #4]
 8006d50:	68b3      	ldr	r3, [r6, #8]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f023 0303 	bic.w	r3, r3, #3
 8006d58:	42bb      	cmp	r3, r7
 8006d5a:	eba3 0207 	sub.w	r2, r3, r7
 8006d5e:	d301      	bcc.n	8006d64 <_malloc_r+0x418>
 8006d60:	2a0f      	cmp	r2, #15
 8006d62:	dc22      	bgt.n	8006daa <_malloc_r+0x45e>
 8006d64:	4628      	mov	r0, r5
 8006d66:	f000 f83b 	bl	8006de0 <__malloc_unlock>
 8006d6a:	e5fb      	b.n	8006964 <_malloc_r+0x18>
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	46d8      	mov	r8, fp
 8006d70:	e7dd      	b.n	8006d2e <_malloc_r+0x3e2>
 8006d72:	2105      	movs	r1, #5
 8006d74:	f8da 2004 	ldr.w	r2, [sl, #4]
 8006d78:	f1a9 090c 	sub.w	r9, r9, #12
 8006d7c:	f029 0907 	bic.w	r9, r9, #7
 8006d80:	f002 0201 	and.w	r2, r2, #1
 8006d84:	ea42 0209 	orr.w	r2, r2, r9
 8006d88:	f8ca 2004 	str.w	r2, [sl, #4]
 8006d8c:	f1b9 0f0f 	cmp.w	r9, #15
 8006d90:	eb0a 0209 	add.w	r2, sl, r9
 8006d94:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8006d98:	f67f aefc 	bls.w	8006b94 <_malloc_r+0x248>
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	f10a 0108 	add.w	r1, sl, #8
 8006da2:	f003 fd97 	bl	800a8d4 <_free_r>
 8006da6:	4b06      	ldr	r3, [pc, #24]	; (8006dc0 <_malloc_r+0x474>)
 8006da8:	e6f4      	b.n	8006b94 <_malloc_r+0x248>
 8006daa:	68b4      	ldr	r4, [r6, #8]
 8006dac:	f047 0301 	orr.w	r3, r7, #1
 8006db0:	f042 0201 	orr.w	r2, r2, #1
 8006db4:	4427      	add	r7, r4
 8006db6:	6063      	str	r3, [r4, #4]
 8006db8:	60b7      	str	r7, [r6, #8]
 8006dba:	607a      	str	r2, [r7, #4]
 8006dbc:	e5f7      	b.n	80069ae <_malloc_r+0x62>
 8006dbe:	bf00      	nop
 8006dc0:	20000ed8 	.word	0x20000ed8

08006dc4 <memset>:
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	4402      	add	r2, r0
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d100      	bne.n	8006dce <memset+0xa>
 8006dcc:	4770      	bx	lr
 8006dce:	f803 1b01 	strb.w	r1, [r3], #1
 8006dd2:	e7f9      	b.n	8006dc8 <memset+0x4>

08006dd4 <__malloc_lock>:
 8006dd4:	4801      	ldr	r0, [pc, #4]	; (8006ddc <__malloc_lock+0x8>)
 8006dd6:	f003 bfab 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 8006dda:	bf00      	nop
 8006ddc:	20000f0d 	.word	0x20000f0d

08006de0 <__malloc_unlock>:
 8006de0:	4801      	ldr	r0, [pc, #4]	; (8006de8 <__malloc_unlock+0x8>)
 8006de2:	f003 bfa6 	b.w	800ad32 <__retarget_lock_release_recursive>
 8006de6:	bf00      	nop
 8006de8:	20000f0d 	.word	0x20000f0d

08006dec <printf>:
 8006dec:	b40f      	push	{r0, r1, r2, r3}
 8006dee:	b507      	push	{r0, r1, r2, lr}
 8006df0:	4906      	ldr	r1, [pc, #24]	; (8006e0c <printf+0x20>)
 8006df2:	ab04      	add	r3, sp, #16
 8006df4:	6808      	ldr	r0, [r1, #0]
 8006df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dfa:	6881      	ldr	r1, [r0, #8]
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	f001 faa1 	bl	8008344 <_vfprintf_r>
 8006e02:	b003      	add	sp, #12
 8006e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e08:	b004      	add	sp, #16
 8006e0a:	4770      	bx	lr
 8006e0c:	20000038 	.word	0x20000038

08006e10 <setvbuf>:
 8006e10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e14:	461d      	mov	r5, r3
 8006e16:	4b59      	ldr	r3, [pc, #356]	; (8006f7c <setvbuf+0x16c>)
 8006e18:	4604      	mov	r4, r0
 8006e1a:	681f      	ldr	r7, [r3, #0]
 8006e1c:	460e      	mov	r6, r1
 8006e1e:	4690      	mov	r8, r2
 8006e20:	b127      	cbz	r7, 8006e2c <setvbuf+0x1c>
 8006e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e24:	b913      	cbnz	r3, 8006e2c <setvbuf+0x1c>
 8006e26:	4638      	mov	r0, r7
 8006e28:	f003 fcc4 	bl	800a7b4 <__sinit>
 8006e2c:	f1b8 0f02 	cmp.w	r8, #2
 8006e30:	d006      	beq.n	8006e40 <setvbuf+0x30>
 8006e32:	f1b8 0f01 	cmp.w	r8, #1
 8006e36:	f200 809b 	bhi.w	8006f70 <setvbuf+0x160>
 8006e3a:	2d00      	cmp	r5, #0
 8006e3c:	f2c0 8098 	blt.w	8006f70 <setvbuf+0x160>
 8006e40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e42:	07db      	lsls	r3, r3, #31
 8006e44:	d405      	bmi.n	8006e52 <setvbuf+0x42>
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	0598      	lsls	r0, r3, #22
 8006e4a:	d402      	bmi.n	8006e52 <setvbuf+0x42>
 8006e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e4e:	f003 ff6f 	bl	800ad30 <__retarget_lock_acquire_recursive>
 8006e52:	4621      	mov	r1, r4
 8006e54:	4638      	mov	r0, r7
 8006e56:	f003 fc41 	bl	800a6dc <_fflush_r>
 8006e5a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006e5c:	b141      	cbz	r1, 8006e70 <setvbuf+0x60>
 8006e5e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006e62:	4299      	cmp	r1, r3
 8006e64:	d002      	beq.n	8006e6c <setvbuf+0x5c>
 8006e66:	4638      	mov	r0, r7
 8006e68:	f003 fd34 	bl	800a8d4 <_free_r>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	6323      	str	r3, [r4, #48]	; 0x30
 8006e70:	2300      	movs	r3, #0
 8006e72:	61a3      	str	r3, [r4, #24]
 8006e74:	6063      	str	r3, [r4, #4]
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	0619      	lsls	r1, r3, #24
 8006e7a:	d503      	bpl.n	8006e84 <setvbuf+0x74>
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	6921      	ldr	r1, [r4, #16]
 8006e80:	f003 fd28 	bl	800a8d4 <_free_r>
 8006e84:	89a3      	ldrh	r3, [r4, #12]
 8006e86:	f1b8 0f02 	cmp.w	r8, #2
 8006e8a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006e8e:	f023 0303 	bic.w	r3, r3, #3
 8006e92:	81a3      	strh	r3, [r4, #12]
 8006e94:	d068      	beq.n	8006f68 <setvbuf+0x158>
 8006e96:	ab01      	add	r3, sp, #4
 8006e98:	466a      	mov	r2, sp
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f003 ff49 	bl	800ad34 <__swhatbuf_r>
 8006ea2:	89a3      	ldrh	r3, [r4, #12]
 8006ea4:	4318      	orrs	r0, r3
 8006ea6:	81a0      	strh	r0, [r4, #12]
 8006ea8:	bb35      	cbnz	r5, 8006ef8 <setvbuf+0xe8>
 8006eaa:	9d00      	ldr	r5, [sp, #0]
 8006eac:	4628      	mov	r0, r5
 8006eae:	f7ff fd45 	bl	800693c <malloc>
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	d152      	bne.n	8006f5e <setvbuf+0x14e>
 8006eb8:	f8dd 9000 	ldr.w	r9, [sp]
 8006ebc:	45a9      	cmp	r9, r5
 8006ebe:	d147      	bne.n	8006f50 <setvbuf+0x140>
 8006ec0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	60a2      	str	r2, [r4, #8]
 8006ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ecc:	6022      	str	r2, [r4, #0]
 8006ece:	6122      	str	r2, [r4, #16]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ed6:	6162      	str	r2, [r4, #20]
 8006ed8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006eda:	f043 0302 	orr.w	r3, r3, #2
 8006ede:	07d2      	lsls	r2, r2, #31
 8006ee0:	81a3      	strh	r3, [r4, #12]
 8006ee2:	d405      	bmi.n	8006ef0 <setvbuf+0xe0>
 8006ee4:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006ee8:	d102      	bne.n	8006ef0 <setvbuf+0xe0>
 8006eea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eec:	f003 ff21 	bl	800ad32 <__retarget_lock_release_recursive>
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	b003      	add	sp, #12
 8006ef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ef8:	2e00      	cmp	r6, #0
 8006efa:	d0d7      	beq.n	8006eac <setvbuf+0x9c>
 8006efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efe:	b913      	cbnz	r3, 8006f06 <setvbuf+0xf6>
 8006f00:	4638      	mov	r0, r7
 8006f02:	f003 fc57 	bl	800a7b4 <__sinit>
 8006f06:	9b00      	ldr	r3, [sp, #0]
 8006f08:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006f0c:	42ab      	cmp	r3, r5
 8006f0e:	bf18      	it	ne
 8006f10:	89a3      	ldrhne	r3, [r4, #12]
 8006f12:	6026      	str	r6, [r4, #0]
 8006f14:	bf1c      	itt	ne
 8006f16:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8006f1a:	81a3      	strhne	r3, [r4, #12]
 8006f1c:	f1b8 0f01 	cmp.w	r8, #1
 8006f20:	bf02      	ittt	eq
 8006f22:	89a3      	ldrheq	r3, [r4, #12]
 8006f24:	f043 0301 	orreq.w	r3, r3, #1
 8006f28:	81a3      	strheq	r3, [r4, #12]
 8006f2a:	89a2      	ldrh	r2, [r4, #12]
 8006f2c:	f012 0308 	ands.w	r3, r2, #8
 8006f30:	d01c      	beq.n	8006f6c <setvbuf+0x15c>
 8006f32:	07d3      	lsls	r3, r2, #31
 8006f34:	bf41      	itttt	mi
 8006f36:	2300      	movmi	r3, #0
 8006f38:	426d      	negmi	r5, r5
 8006f3a:	60a3      	strmi	r3, [r4, #8]
 8006f3c:	61a5      	strmi	r5, [r4, #24]
 8006f3e:	bf58      	it	pl
 8006f40:	60a5      	strpl	r5, [r4, #8]
 8006f42:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006f44:	f015 0501 	ands.w	r5, r5, #1
 8006f48:	d115      	bne.n	8006f76 <setvbuf+0x166>
 8006f4a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006f4e:	e7cb      	b.n	8006ee8 <setvbuf+0xd8>
 8006f50:	4648      	mov	r0, r9
 8006f52:	f7ff fcf3 	bl	800693c <malloc>
 8006f56:	4606      	mov	r6, r0
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d0b1      	beq.n	8006ec0 <setvbuf+0xb0>
 8006f5c:	464d      	mov	r5, r9
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f64:	81a3      	strh	r3, [r4, #12]
 8006f66:	e7c9      	b.n	8006efc <setvbuf+0xec>
 8006f68:	2500      	movs	r5, #0
 8006f6a:	e7ab      	b.n	8006ec4 <setvbuf+0xb4>
 8006f6c:	60a3      	str	r3, [r4, #8]
 8006f6e:	e7e8      	b.n	8006f42 <setvbuf+0x132>
 8006f70:	f04f 35ff 	mov.w	r5, #4294967295
 8006f74:	e7bc      	b.n	8006ef0 <setvbuf+0xe0>
 8006f76:	2500      	movs	r5, #0
 8006f78:	e7ba      	b.n	8006ef0 <setvbuf+0xe0>
 8006f7a:	bf00      	nop
 8006f7c:	20000038 	.word	0x20000038

08006f80 <_svfprintf_r>:
 8006f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	b0d3      	sub	sp, #332	; 0x14c
 8006f86:	468b      	mov	fp, r1
 8006f88:	4692      	mov	sl, r2
 8006f8a:	461e      	mov	r6, r3
 8006f8c:	4681      	mov	r9, r0
 8006f8e:	f003 fec9 	bl	800ad24 <_localeconv_r>
 8006f92:	6803      	ldr	r3, [r0, #0]
 8006f94:	4618      	mov	r0, r3
 8006f96:	9317      	str	r3, [sp, #92]	; 0x5c
 8006f98:	f7f9 f8da 	bl	8000150 <strlen>
 8006f9c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006fa0:	9012      	str	r0, [sp, #72]	; 0x48
 8006fa2:	0618      	lsls	r0, r3, #24
 8006fa4:	d518      	bpl.n	8006fd8 <_svfprintf_r+0x58>
 8006fa6:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006faa:	b9ab      	cbnz	r3, 8006fd8 <_svfprintf_r+0x58>
 8006fac:	2140      	movs	r1, #64	; 0x40
 8006fae:	4648      	mov	r0, r9
 8006fb0:	f7ff fccc 	bl	800694c <_malloc_r>
 8006fb4:	f8cb 0000 	str.w	r0, [fp]
 8006fb8:	f8cb 0010 	str.w	r0, [fp, #16]
 8006fbc:	b948      	cbnz	r0, 8006fd2 <_svfprintf_r+0x52>
 8006fbe:	230c      	movs	r3, #12
 8006fc0:	f8c9 3000 	str.w	r3, [r9]
 8006fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fca:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006fcc:	b053      	add	sp, #332	; 0x14c
 8006fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd2:	2340      	movs	r3, #64	; 0x40
 8006fd4:	f8cb 3014 	str.w	r3, [fp, #20]
 8006fd8:	2500      	movs	r5, #0
 8006fda:	2200      	movs	r2, #0
 8006fdc:	2300      	movs	r3, #0
 8006fde:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006fe2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006fe6:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8006fea:	ac29      	add	r4, sp, #164	; 0xa4
 8006fec:	9426      	str	r4, [sp, #152]	; 0x98
 8006fee:	9509      	str	r5, [sp, #36]	; 0x24
 8006ff0:	950d      	str	r5, [sp, #52]	; 0x34
 8006ff2:	9515      	str	r5, [sp, #84]	; 0x54
 8006ff4:	9518      	str	r5, [sp, #96]	; 0x60
 8006ff6:	950f      	str	r5, [sp, #60]	; 0x3c
 8006ff8:	4653      	mov	r3, sl
 8006ffa:	461d      	mov	r5, r3
 8006ffc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007000:	b10a      	cbz	r2, 8007006 <_svfprintf_r+0x86>
 8007002:	2a25      	cmp	r2, #37	; 0x25
 8007004:	d1f9      	bne.n	8006ffa <_svfprintf_r+0x7a>
 8007006:	ebb5 070a 	subs.w	r7, r5, sl
 800700a:	d00d      	beq.n	8007028 <_svfprintf_r+0xa8>
 800700c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800700e:	e9c4 a700 	strd	sl, r7, [r4]
 8007012:	443b      	add	r3, r7
 8007014:	9328      	str	r3, [sp, #160]	; 0xa0
 8007016:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007018:	3301      	adds	r3, #1
 800701a:	2b07      	cmp	r3, #7
 800701c:	9327      	str	r3, [sp, #156]	; 0x9c
 800701e:	dc79      	bgt.n	8007114 <_svfprintf_r+0x194>
 8007020:	3408      	adds	r4, #8
 8007022:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007024:	443b      	add	r3, r7
 8007026:	930f      	str	r3, [sp, #60]	; 0x3c
 8007028:	782b      	ldrb	r3, [r5, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	f001 813a 	beq.w	80082a4 <_svfprintf_r+0x1324>
 8007030:	2300      	movs	r3, #0
 8007032:	f04f 32ff 	mov.w	r2, #4294967295
 8007036:	4698      	mov	r8, r3
 8007038:	9207      	str	r2, [sp, #28]
 800703a:	270a      	movs	r7, #10
 800703c:	222b      	movs	r2, #43	; 0x2b
 800703e:	3501      	adds	r5, #1
 8007040:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007044:	9313      	str	r3, [sp, #76]	; 0x4c
 8007046:	462b      	mov	r3, r5
 8007048:	f813 1b01 	ldrb.w	r1, [r3], #1
 800704c:	910a      	str	r1, [sp, #40]	; 0x28
 800704e:	930e      	str	r3, [sp, #56]	; 0x38
 8007050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007052:	3b20      	subs	r3, #32
 8007054:	2b5a      	cmp	r3, #90	; 0x5a
 8007056:	f200 85ac 	bhi.w	8007bb2 <_svfprintf_r+0xc32>
 800705a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800705e:	007e      	.short	0x007e
 8007060:	05aa05aa 	.word	0x05aa05aa
 8007064:	05aa0086 	.word	0x05aa0086
 8007068:	05aa05aa 	.word	0x05aa05aa
 800706c:	05aa0065 	.word	0x05aa0065
 8007070:	008905aa 	.word	0x008905aa
 8007074:	05aa0093 	.word	0x05aa0093
 8007078:	00960090 	.word	0x00960090
 800707c:	00b305aa 	.word	0x00b305aa
 8007080:	00b600b6 	.word	0x00b600b6
 8007084:	00b600b6 	.word	0x00b600b6
 8007088:	00b600b6 	.word	0x00b600b6
 800708c:	00b600b6 	.word	0x00b600b6
 8007090:	05aa00b6 	.word	0x05aa00b6
 8007094:	05aa05aa 	.word	0x05aa05aa
 8007098:	05aa05aa 	.word	0x05aa05aa
 800709c:	05aa05aa 	.word	0x05aa05aa
 80070a0:	05aa0125 	.word	0x05aa0125
 80070a4:	00f600e3 	.word	0x00f600e3
 80070a8:	01250125 	.word	0x01250125
 80070ac:	05aa0125 	.word	0x05aa0125
 80070b0:	05aa05aa 	.word	0x05aa05aa
 80070b4:	00c605aa 	.word	0x00c605aa
 80070b8:	05aa05aa 	.word	0x05aa05aa
 80070bc:	05aa0482 	.word	0x05aa0482
 80070c0:	05aa05aa 	.word	0x05aa05aa
 80070c4:	05aa04cd 	.word	0x05aa04cd
 80070c8:	05aa04ee 	.word	0x05aa04ee
 80070cc:	051005aa 	.word	0x051005aa
 80070d0:	05aa05aa 	.word	0x05aa05aa
 80070d4:	05aa05aa 	.word	0x05aa05aa
 80070d8:	05aa05aa 	.word	0x05aa05aa
 80070dc:	05aa05aa 	.word	0x05aa05aa
 80070e0:	05aa0125 	.word	0x05aa0125
 80070e4:	00f800e3 	.word	0x00f800e3
 80070e8:	01250125 	.word	0x01250125
 80070ec:	00c90125 	.word	0x00c90125
 80070f0:	00dd00f8 	.word	0x00dd00f8
 80070f4:	00d605aa 	.word	0x00d605aa
 80070f8:	045d05aa 	.word	0x045d05aa
 80070fc:	04bb0484 	.word	0x04bb0484
 8007100:	05aa00dd 	.word	0x05aa00dd
 8007104:	007c04cd 	.word	0x007c04cd
 8007108:	05aa04f0 	.word	0x05aa04f0
 800710c:	052f05aa 	.word	0x052f05aa
 8007110:	007c05aa 	.word	0x007c05aa
 8007114:	4659      	mov	r1, fp
 8007116:	4648      	mov	r0, r9
 8007118:	aa26      	add	r2, sp, #152	; 0x98
 800711a:	f004 fc13 	bl	800b944 <__ssprint_r>
 800711e:	2800      	cmp	r0, #0
 8007120:	f040 812f 	bne.w	8007382 <_svfprintf_r+0x402>
 8007124:	ac29      	add	r4, sp, #164	; 0xa4
 8007126:	e77c      	b.n	8007022 <_svfprintf_r+0xa2>
 8007128:	4648      	mov	r0, r9
 800712a:	f003 fdfb 	bl	800ad24 <_localeconv_r>
 800712e:	6843      	ldr	r3, [r0, #4]
 8007130:	4618      	mov	r0, r3
 8007132:	9318      	str	r3, [sp, #96]	; 0x60
 8007134:	f7f9 f80c 	bl	8000150 <strlen>
 8007138:	9015      	str	r0, [sp, #84]	; 0x54
 800713a:	4648      	mov	r0, r9
 800713c:	f003 fdf2 	bl	800ad24 <_localeconv_r>
 8007140:	6883      	ldr	r3, [r0, #8]
 8007142:	222b      	movs	r2, #43	; 0x2b
 8007144:	930d      	str	r3, [sp, #52]	; 0x34
 8007146:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007148:	b12b      	cbz	r3, 8007156 <_svfprintf_r+0x1d6>
 800714a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800714c:	b11b      	cbz	r3, 8007156 <_svfprintf_r+0x1d6>
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	b10b      	cbz	r3, 8007156 <_svfprintf_r+0x1d6>
 8007152:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8007156:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007158:	e775      	b.n	8007046 <_svfprintf_r+0xc6>
 800715a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1f9      	bne.n	8007156 <_svfprintf_r+0x1d6>
 8007162:	2320      	movs	r3, #32
 8007164:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007168:	e7f5      	b.n	8007156 <_svfprintf_r+0x1d6>
 800716a:	f048 0801 	orr.w	r8, r8, #1
 800716e:	e7f2      	b.n	8007156 <_svfprintf_r+0x1d6>
 8007170:	f856 3b04 	ldr.w	r3, [r6], #4
 8007174:	2b00      	cmp	r3, #0
 8007176:	9313      	str	r3, [sp, #76]	; 0x4c
 8007178:	daed      	bge.n	8007156 <_svfprintf_r+0x1d6>
 800717a:	425b      	negs	r3, r3
 800717c:	9313      	str	r3, [sp, #76]	; 0x4c
 800717e:	f048 0804 	orr.w	r8, r8, #4
 8007182:	e7e8      	b.n	8007156 <_svfprintf_r+0x1d6>
 8007184:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007188:	e7e5      	b.n	8007156 <_svfprintf_r+0x1d6>
 800718a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800718c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007190:	2b2a      	cmp	r3, #42	; 0x2a
 8007192:	930a      	str	r3, [sp, #40]	; 0x28
 8007194:	d113      	bne.n	80071be <_svfprintf_r+0x23e>
 8007196:	f856 0b04 	ldr.w	r0, [r6], #4
 800719a:	950e      	str	r5, [sp, #56]	; 0x38
 800719c:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 80071a0:	9307      	str	r3, [sp, #28]
 80071a2:	e7d8      	b.n	8007156 <_svfprintf_r+0x1d6>
 80071a4:	9907      	ldr	r1, [sp, #28]
 80071a6:	fb07 3301 	mla	r3, r7, r1, r3
 80071aa:	9307      	str	r3, [sp, #28]
 80071ac:	f815 3b01 	ldrb.w	r3, [r5], #1
 80071b0:	930a      	str	r3, [sp, #40]	; 0x28
 80071b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b4:	3b30      	subs	r3, #48	; 0x30
 80071b6:	2b09      	cmp	r3, #9
 80071b8:	d9f4      	bls.n	80071a4 <_svfprintf_r+0x224>
 80071ba:	950e      	str	r5, [sp, #56]	; 0x38
 80071bc:	e748      	b.n	8007050 <_svfprintf_r+0xd0>
 80071be:	2300      	movs	r3, #0
 80071c0:	9307      	str	r3, [sp, #28]
 80071c2:	e7f6      	b.n	80071b2 <_svfprintf_r+0x232>
 80071c4:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80071c8:	e7c5      	b.n	8007156 <_svfprintf_r+0x1d6>
 80071ca:	2300      	movs	r3, #0
 80071cc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80071ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80071d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80071d4:	3b30      	subs	r3, #48	; 0x30
 80071d6:	fb07 3301 	mla	r3, r7, r1, r3
 80071da:	9313      	str	r3, [sp, #76]	; 0x4c
 80071dc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80071e0:	930a      	str	r3, [sp, #40]	; 0x28
 80071e2:	3b30      	subs	r3, #48	; 0x30
 80071e4:	2b09      	cmp	r3, #9
 80071e6:	d9f3      	bls.n	80071d0 <_svfprintf_r+0x250>
 80071e8:	e7e7      	b.n	80071ba <_svfprintf_r+0x23a>
 80071ea:	f048 0808 	orr.w	r8, r8, #8
 80071ee:	e7b2      	b.n	8007156 <_svfprintf_r+0x1d6>
 80071f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	2b68      	cmp	r3, #104	; 0x68
 80071f6:	bf01      	itttt	eq
 80071f8:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80071fa:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80071fe:	3301      	addeq	r3, #1
 8007200:	930e      	streq	r3, [sp, #56]	; 0x38
 8007202:	bf18      	it	ne
 8007204:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8007208:	e7a5      	b.n	8007156 <_svfprintf_r+0x1d6>
 800720a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	2b6c      	cmp	r3, #108	; 0x6c
 8007210:	d105      	bne.n	800721e <_svfprintf_r+0x29e>
 8007212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007214:	3301      	adds	r3, #1
 8007216:	930e      	str	r3, [sp, #56]	; 0x38
 8007218:	f048 0820 	orr.w	r8, r8, #32
 800721c:	e79b      	b.n	8007156 <_svfprintf_r+0x1d6>
 800721e:	f048 0810 	orr.w	r8, r8, #16
 8007222:	e798      	b.n	8007156 <_svfprintf_r+0x1d6>
 8007224:	4632      	mov	r2, r6
 8007226:	2000      	movs	r0, #0
 8007228:	f852 3b04 	ldr.w	r3, [r2], #4
 800722c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007230:	920b      	str	r2, [sp, #44]	; 0x2c
 8007232:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007236:	2301      	movs	r3, #1
 8007238:	4607      	mov	r7, r0
 800723a:	4606      	mov	r6, r0
 800723c:	4605      	mov	r5, r0
 800723e:	9008      	str	r0, [sp, #32]
 8007240:	9307      	str	r3, [sp, #28]
 8007242:	900c      	str	r0, [sp, #48]	; 0x30
 8007244:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8007248:	e1b0      	b.n	80075ac <_svfprintf_r+0x62c>
 800724a:	f048 0810 	orr.w	r8, r8, #16
 800724e:	f018 0f20 	tst.w	r8, #32
 8007252:	d011      	beq.n	8007278 <_svfprintf_r+0x2f8>
 8007254:	1df3      	adds	r3, r6, #7
 8007256:	f023 0307 	bic.w	r3, r3, #7
 800725a:	461a      	mov	r2, r3
 800725c:	f852 6b08 	ldr.w	r6, [r2], #8
 8007260:	685f      	ldr	r7, [r3, #4]
 8007262:	920b      	str	r2, [sp, #44]	; 0x2c
 8007264:	2f00      	cmp	r7, #0
 8007266:	da05      	bge.n	8007274 <_svfprintf_r+0x2f4>
 8007268:	232d      	movs	r3, #45	; 0x2d
 800726a:	4276      	negs	r6, r6
 800726c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007270:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007274:	2301      	movs	r3, #1
 8007276:	e387      	b.n	8007988 <_svfprintf_r+0xa08>
 8007278:	4633      	mov	r3, r6
 800727a:	f853 7b04 	ldr.w	r7, [r3], #4
 800727e:	f018 0f10 	tst.w	r8, #16
 8007282:	930b      	str	r3, [sp, #44]	; 0x2c
 8007284:	d002      	beq.n	800728c <_svfprintf_r+0x30c>
 8007286:	463e      	mov	r6, r7
 8007288:	17ff      	asrs	r7, r7, #31
 800728a:	e7eb      	b.n	8007264 <_svfprintf_r+0x2e4>
 800728c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007290:	d003      	beq.n	800729a <_svfprintf_r+0x31a>
 8007292:	b23e      	sxth	r6, r7
 8007294:	f347 37c0 	sbfx	r7, r7, #15, #1
 8007298:	e7e4      	b.n	8007264 <_svfprintf_r+0x2e4>
 800729a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800729e:	d0f2      	beq.n	8007286 <_svfprintf_r+0x306>
 80072a0:	b27e      	sxtb	r6, r7
 80072a2:	f347 17c0 	sbfx	r7, r7, #7, #1
 80072a6:	e7dd      	b.n	8007264 <_svfprintf_r+0x2e4>
 80072a8:	3607      	adds	r6, #7
 80072aa:	f026 0307 	bic.w	r3, r6, #7
 80072ae:	4619      	mov	r1, r3
 80072b0:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80072b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80072b8:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80072bc:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80072c0:	910b      	str	r1, [sp, #44]	; 0x2c
 80072c2:	f04f 32ff 	mov.w	r2, #4294967295
 80072c6:	4630      	mov	r0, r6
 80072c8:	4629      	mov	r1, r5
 80072ca:	4b3a      	ldr	r3, [pc, #232]	; (80073b4 <_svfprintf_r+0x434>)
 80072cc:	f7f9 fb9e 	bl	8000a0c <__aeabi_dcmpun>
 80072d0:	bb18      	cbnz	r0, 800731a <_svfprintf_r+0x39a>
 80072d2:	f04f 32ff 	mov.w	r2, #4294967295
 80072d6:	4630      	mov	r0, r6
 80072d8:	4629      	mov	r1, r5
 80072da:	4b36      	ldr	r3, [pc, #216]	; (80073b4 <_svfprintf_r+0x434>)
 80072dc:	f7f9 fb78 	bl	80009d0 <__aeabi_dcmple>
 80072e0:	b9d8      	cbnz	r0, 800731a <_svfprintf_r+0x39a>
 80072e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072e6:	2200      	movs	r2, #0
 80072e8:	2300      	movs	r3, #0
 80072ea:	f7f9 fb67 	bl	80009bc <__aeabi_dcmplt>
 80072ee:	b110      	cbz	r0, 80072f6 <_svfprintf_r+0x376>
 80072f0:	232d      	movs	r3, #45	; 0x2d
 80072f2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80072f6:	4a30      	ldr	r2, [pc, #192]	; (80073b8 <_svfprintf_r+0x438>)
 80072f8:	4830      	ldr	r0, [pc, #192]	; (80073bc <_svfprintf_r+0x43c>)
 80072fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072fc:	2100      	movs	r1, #0
 80072fe:	2b47      	cmp	r3, #71	; 0x47
 8007300:	bfd4      	ite	le
 8007302:	4692      	movle	sl, r2
 8007304:	4682      	movgt	sl, r0
 8007306:	2303      	movs	r3, #3
 8007308:	e9cd 3107 	strd	r3, r1, [sp, #28]
 800730c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007310:	2700      	movs	r7, #0
 8007312:	463e      	mov	r6, r7
 8007314:	463b      	mov	r3, r7
 8007316:	f000 bfff 	b.w	8008318 <_svfprintf_r+0x1398>
 800731a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800731e:	4610      	mov	r0, r2
 8007320:	4619      	mov	r1, r3
 8007322:	f7f9 fb73 	bl	8000a0c <__aeabi_dcmpun>
 8007326:	b148      	cbz	r0, 800733c <_svfprintf_r+0x3bc>
 8007328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800732a:	4a25      	ldr	r2, [pc, #148]	; (80073c0 <_svfprintf_r+0x440>)
 800732c:	2b00      	cmp	r3, #0
 800732e:	bfb8      	it	lt
 8007330:	232d      	movlt	r3, #45	; 0x2d
 8007332:	4824      	ldr	r0, [pc, #144]	; (80073c4 <_svfprintf_r+0x444>)
 8007334:	bfb8      	it	lt
 8007336:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800733a:	e7de      	b.n	80072fa <_svfprintf_r+0x37a>
 800733c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733e:	f023 0320 	bic.w	r3, r3, #32
 8007342:	2b41      	cmp	r3, #65	; 0x41
 8007344:	930c      	str	r3, [sp, #48]	; 0x30
 8007346:	d125      	bne.n	8007394 <_svfprintf_r+0x414>
 8007348:	2330      	movs	r3, #48	; 0x30
 800734a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800734e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007350:	f048 0802 	orr.w	r8, r8, #2
 8007354:	2b61      	cmp	r3, #97	; 0x61
 8007356:	bf0c      	ite	eq
 8007358:	2378      	moveq	r3, #120	; 0x78
 800735a:	2358      	movne	r3, #88	; 0x58
 800735c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007360:	9b07      	ldr	r3, [sp, #28]
 8007362:	2b63      	cmp	r3, #99	; 0x63
 8007364:	dd30      	ble.n	80073c8 <_svfprintf_r+0x448>
 8007366:	4648      	mov	r0, r9
 8007368:	1c59      	adds	r1, r3, #1
 800736a:	f7ff faef 	bl	800694c <_malloc_r>
 800736e:	4682      	mov	sl, r0
 8007370:	2800      	cmp	r0, #0
 8007372:	f040 81f7 	bne.w	8007764 <_svfprintf_r+0x7e4>
 8007376:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800737a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800737e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007382:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007386:	f013 0f40 	tst.w	r3, #64	; 0x40
 800738a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800738c:	bf18      	it	ne
 800738e:	f04f 33ff 	movne.w	r3, #4294967295
 8007392:	e619      	b.n	8006fc8 <_svfprintf_r+0x48>
 8007394:	9b07      	ldr	r3, [sp, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	f000 81e6 	beq.w	8007768 <_svfprintf_r+0x7e8>
 800739c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800739e:	2b47      	cmp	r3, #71	; 0x47
 80073a0:	f040 81e5 	bne.w	800776e <_svfprintf_r+0x7ee>
 80073a4:	9b07      	ldr	r3, [sp, #28]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	f040 81e1 	bne.w	800776e <_svfprintf_r+0x7ee>
 80073ac:	9308      	str	r3, [sp, #32]
 80073ae:	2301      	movs	r3, #1
 80073b0:	9307      	str	r3, [sp, #28]
 80073b2:	e00c      	b.n	80073ce <_svfprintf_r+0x44e>
 80073b4:	7fefffff 	.word	0x7fefffff
 80073b8:	0800ddc0 	.word	0x0800ddc0
 80073bc:	0800ddc4 	.word	0x0800ddc4
 80073c0:	0800ddc8 	.word	0x0800ddc8
 80073c4:	0800ddcc 	.word	0x0800ddcc
 80073c8:	9008      	str	r0, [sp, #32]
 80073ca:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 80073ce:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80073d2:	9314      	str	r3, [sp, #80]	; 0x50
 80073d4:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 80073d8:	1e1d      	subs	r5, r3, #0
 80073da:	bfae      	itee	ge
 80073dc:	2300      	movge	r3, #0
 80073de:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80073e2:	232d      	movlt	r3, #45	; 0x2d
 80073e4:	931c      	str	r3, [sp, #112]	; 0x70
 80073e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073e8:	2b41      	cmp	r3, #65	; 0x41
 80073ea:	f040 81d8 	bne.w	800779e <_svfprintf_r+0x81e>
 80073ee:	4638      	mov	r0, r7
 80073f0:	aa20      	add	r2, sp, #128	; 0x80
 80073f2:	4629      	mov	r1, r5
 80073f4:	f004 fa1c 	bl	800b830 <frexp>
 80073f8:	2200      	movs	r2, #0
 80073fa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80073fe:	f7f9 f86b 	bl	80004d8 <__aeabi_dmul>
 8007402:	2200      	movs	r2, #0
 8007404:	2300      	movs	r3, #0
 8007406:	4606      	mov	r6, r0
 8007408:	460f      	mov	r7, r1
 800740a:	f7f9 facd 	bl	80009a8 <__aeabi_dcmpeq>
 800740e:	b108      	cbz	r0, 8007414 <_svfprintf_r+0x494>
 8007410:	2301      	movs	r3, #1
 8007412:	9320      	str	r3, [sp, #128]	; 0x80
 8007414:	4bad      	ldr	r3, [pc, #692]	; (80076cc <_svfprintf_r+0x74c>)
 8007416:	4aae      	ldr	r2, [pc, #696]	; (80076d0 <_svfprintf_r+0x750>)
 8007418:	990a      	ldr	r1, [sp, #40]	; 0x28
 800741a:	4655      	mov	r5, sl
 800741c:	2961      	cmp	r1, #97	; 0x61
 800741e:	bf18      	it	ne
 8007420:	461a      	movne	r2, r3
 8007422:	9b07      	ldr	r3, [sp, #28]
 8007424:	921b      	str	r2, [sp, #108]	; 0x6c
 8007426:	3b01      	subs	r3, #1
 8007428:	9309      	str	r3, [sp, #36]	; 0x24
 800742a:	2200      	movs	r2, #0
 800742c:	4ba9      	ldr	r3, [pc, #676]	; (80076d4 <_svfprintf_r+0x754>)
 800742e:	4630      	mov	r0, r6
 8007430:	4639      	mov	r1, r7
 8007432:	f7f9 f851 	bl	80004d8 <__aeabi_dmul>
 8007436:	460f      	mov	r7, r1
 8007438:	4606      	mov	r6, r0
 800743a:	f7f9 fafd 	bl	8000a38 <__aeabi_d2iz>
 800743e:	901d      	str	r0, [sp, #116]	; 0x74
 8007440:	f7f8 ffe0 	bl	8000404 <__aeabi_i2d>
 8007444:	4602      	mov	r2, r0
 8007446:	460b      	mov	r3, r1
 8007448:	4630      	mov	r0, r6
 800744a:	4639      	mov	r1, r7
 800744c:	f7f8 fe8c 	bl	8000168 <__aeabi_dsub>
 8007450:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007452:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007454:	4606      	mov	r6, r0
 8007456:	5c9b      	ldrb	r3, [r3, r2]
 8007458:	460f      	mov	r7, r1
 800745a:	f805 3b01 	strb.w	r3, [r5], #1
 800745e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007460:	1c5a      	adds	r2, r3, #1
 8007462:	9316      	str	r3, [sp, #88]	; 0x58
 8007464:	d007      	beq.n	8007476 <_svfprintf_r+0x4f6>
 8007466:	3b01      	subs	r3, #1
 8007468:	9309      	str	r3, [sp, #36]	; 0x24
 800746a:	2200      	movs	r2, #0
 800746c:	2300      	movs	r3, #0
 800746e:	f7f9 fa9b 	bl	80009a8 <__aeabi_dcmpeq>
 8007472:	2800      	cmp	r0, #0
 8007474:	d0d9      	beq.n	800742a <_svfprintf_r+0x4aa>
 8007476:	2200      	movs	r2, #0
 8007478:	4630      	mov	r0, r6
 800747a:	4639      	mov	r1, r7
 800747c:	4b96      	ldr	r3, [pc, #600]	; (80076d8 <_svfprintf_r+0x758>)
 800747e:	f7f9 fabb 	bl	80009f8 <__aeabi_dcmpgt>
 8007482:	b960      	cbnz	r0, 800749e <_svfprintf_r+0x51e>
 8007484:	2200      	movs	r2, #0
 8007486:	4630      	mov	r0, r6
 8007488:	4639      	mov	r1, r7
 800748a:	4b93      	ldr	r3, [pc, #588]	; (80076d8 <_svfprintf_r+0x758>)
 800748c:	f7f9 fa8c 	bl	80009a8 <__aeabi_dcmpeq>
 8007490:	2800      	cmp	r0, #0
 8007492:	f000 817f 	beq.w	8007794 <_svfprintf_r+0x814>
 8007496:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007498:	07db      	lsls	r3, r3, #31
 800749a:	f140 817b 	bpl.w	8007794 <_svfprintf_r+0x814>
 800749e:	2030      	movs	r0, #48	; 0x30
 80074a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074a2:	9524      	str	r5, [sp, #144]	; 0x90
 80074a4:	7bd9      	ldrb	r1, [r3, #15]
 80074a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074a8:	1e53      	subs	r3, r2, #1
 80074aa:	9324      	str	r3, [sp, #144]	; 0x90
 80074ac:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80074b0:	428b      	cmp	r3, r1
 80074b2:	f000 815e 	beq.w	8007772 <_svfprintf_r+0x7f2>
 80074b6:	2b39      	cmp	r3, #57	; 0x39
 80074b8:	bf0b      	itete	eq
 80074ba:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 80074bc:	3301      	addne	r3, #1
 80074be:	7a9b      	ldrbeq	r3, [r3, #10]
 80074c0:	b2db      	uxtbne	r3, r3
 80074c2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80074c6:	eba5 030a 	sub.w	r3, r5, sl
 80074ca:	9309      	str	r3, [sp, #36]	; 0x24
 80074cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074ce:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80074d0:	2b47      	cmp	r3, #71	; 0x47
 80074d2:	f040 81b1 	bne.w	8007838 <_svfprintf_r+0x8b8>
 80074d6:	1cef      	adds	r7, r5, #3
 80074d8:	db03      	blt.n	80074e2 <_svfprintf_r+0x562>
 80074da:	9b07      	ldr	r3, [sp, #28]
 80074dc:	42ab      	cmp	r3, r5
 80074de:	f280 81d6 	bge.w	800788e <_svfprintf_r+0x90e>
 80074e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074e4:	3b02      	subs	r3, #2
 80074e6:	930a      	str	r3, [sp, #40]	; 0x28
 80074e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80074ea:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 80074ee:	f021 0120 	bic.w	r1, r1, #32
 80074f2:	2941      	cmp	r1, #65	; 0x41
 80074f4:	bf08      	it	eq
 80074f6:	320f      	addeq	r2, #15
 80074f8:	f105 33ff 	add.w	r3, r5, #4294967295
 80074fc:	bf06      	itte	eq
 80074fe:	b2d2      	uxtbeq	r2, r2
 8007500:	2101      	moveq	r1, #1
 8007502:	2100      	movne	r1, #0
 8007504:	2b00      	cmp	r3, #0
 8007506:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800750a:	bfb4      	ite	lt
 800750c:	222d      	movlt	r2, #45	; 0x2d
 800750e:	222b      	movge	r2, #43	; 0x2b
 8007510:	9320      	str	r3, [sp, #128]	; 0x80
 8007512:	bfb8      	it	lt
 8007514:	f1c5 0301 	rsblt	r3, r5, #1
 8007518:	2b09      	cmp	r3, #9
 800751a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800751e:	f340 81a4 	ble.w	800786a <_svfprintf_r+0x8ea>
 8007522:	260a      	movs	r6, #10
 8007524:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007528:	fb93 f5f6 	sdiv	r5, r3, r6
 800752c:	4611      	mov	r1, r2
 800752e:	fb06 3015 	mls	r0, r6, r5, r3
 8007532:	3030      	adds	r0, #48	; 0x30
 8007534:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007538:	4618      	mov	r0, r3
 800753a:	2863      	cmp	r0, #99	; 0x63
 800753c:	462b      	mov	r3, r5
 800753e:	f102 32ff 	add.w	r2, r2, #4294967295
 8007542:	dcf1      	bgt.n	8007528 <_svfprintf_r+0x5a8>
 8007544:	3330      	adds	r3, #48	; 0x30
 8007546:	1e88      	subs	r0, r1, #2
 8007548:	f802 3c01 	strb.w	r3, [r2, #-1]
 800754c:	4603      	mov	r3, r0
 800754e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007552:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007556:	42ab      	cmp	r3, r5
 8007558:	f0c0 8182 	bcc.w	8007860 <_svfprintf_r+0x8e0>
 800755c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007560:	1a52      	subs	r2, r2, r1
 8007562:	42a8      	cmp	r0, r5
 8007564:	bf88      	it	hi
 8007566:	2200      	movhi	r2, #0
 8007568:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800756c:	441a      	add	r2, r3
 800756e:	ab22      	add	r3, sp, #136	; 0x88
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007574:	9319      	str	r3, [sp, #100]	; 0x64
 8007576:	2a01      	cmp	r2, #1
 8007578:	4413      	add	r3, r2
 800757a:	9307      	str	r3, [sp, #28]
 800757c:	dc02      	bgt.n	8007584 <_svfprintf_r+0x604>
 800757e:	f018 0f01 	tst.w	r8, #1
 8007582:	d003      	beq.n	800758c <_svfprintf_r+0x60c>
 8007584:	9b07      	ldr	r3, [sp, #28]
 8007586:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007588:	4413      	add	r3, r2
 800758a:	9307      	str	r3, [sp, #28]
 800758c:	2600      	movs	r6, #0
 800758e:	4635      	mov	r5, r6
 8007590:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007598:	9314      	str	r3, [sp, #80]	; 0x50
 800759a:	960c      	str	r6, [sp, #48]	; 0x30
 800759c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800759e:	b113      	cbz	r3, 80075a6 <_svfprintf_r+0x626>
 80075a0:	232d      	movs	r3, #45	; 0x2d
 80075a2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80075a6:	2700      	movs	r7, #0
 80075a8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80075ac:	9b07      	ldr	r3, [sp, #28]
 80075ae:	42bb      	cmp	r3, r7
 80075b0:	bfb8      	it	lt
 80075b2:	463b      	movlt	r3, r7
 80075b4:	9314      	str	r3, [sp, #80]	; 0x50
 80075b6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80075ba:	b113      	cbz	r3, 80075c2 <_svfprintf_r+0x642>
 80075bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075be:	3301      	adds	r3, #1
 80075c0:	9314      	str	r3, [sp, #80]	; 0x50
 80075c2:	f018 0302 	ands.w	r3, r8, #2
 80075c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80075c8:	bf1e      	ittt	ne
 80075ca:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 80075cc:	3302      	addne	r3, #2
 80075ce:	9314      	strne	r3, [sp, #80]	; 0x50
 80075d0:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80075d4:	931c      	str	r3, [sp, #112]	; 0x70
 80075d6:	d121      	bne.n	800761c <_svfprintf_r+0x69c>
 80075d8:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80075dc:	1a9b      	subs	r3, r3, r2
 80075de:	2b00      	cmp	r3, #0
 80075e0:	9316      	str	r3, [sp, #88]	; 0x58
 80075e2:	dd1b      	ble.n	800761c <_svfprintf_r+0x69c>
 80075e4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80075e8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80075ea:	3201      	adds	r2, #1
 80075ec:	2810      	cmp	r0, #16
 80075ee:	483b      	ldr	r0, [pc, #236]	; (80076dc <_svfprintf_r+0x75c>)
 80075f0:	f104 0108 	add.w	r1, r4, #8
 80075f4:	6020      	str	r0, [r4, #0]
 80075f6:	f300 82eb 	bgt.w	8007bd0 <_svfprintf_r+0xc50>
 80075fa:	9816      	ldr	r0, [sp, #88]	; 0x58
 80075fc:	2a07      	cmp	r2, #7
 80075fe:	4403      	add	r3, r0
 8007600:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007604:	6060      	str	r0, [r4, #4]
 8007606:	f340 82f8 	ble.w	8007bfa <_svfprintf_r+0xc7a>
 800760a:	4659      	mov	r1, fp
 800760c:	4648      	mov	r0, r9
 800760e:	aa26      	add	r2, sp, #152	; 0x98
 8007610:	f004 f998 	bl	800b944 <__ssprint_r>
 8007614:	2800      	cmp	r0, #0
 8007616:	f040 8623 	bne.w	8008260 <_svfprintf_r+0x12e0>
 800761a:	ac29      	add	r4, sp, #164	; 0xa4
 800761c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007620:	b173      	cbz	r3, 8007640 <_svfprintf_r+0x6c0>
 8007622:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007626:	6023      	str	r3, [r4, #0]
 8007628:	2301      	movs	r3, #1
 800762a:	6063      	str	r3, [r4, #4]
 800762c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800762e:	3301      	adds	r3, #1
 8007630:	9328      	str	r3, [sp, #160]	; 0xa0
 8007632:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007634:	3301      	adds	r3, #1
 8007636:	2b07      	cmp	r3, #7
 8007638:	9327      	str	r3, [sp, #156]	; 0x9c
 800763a:	f300 82e0 	bgt.w	8007bfe <_svfprintf_r+0xc7e>
 800763e:	3408      	adds	r4, #8
 8007640:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007642:	b16b      	cbz	r3, 8007660 <_svfprintf_r+0x6e0>
 8007644:	ab1f      	add	r3, sp, #124	; 0x7c
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	2302      	movs	r3, #2
 800764a:	6063      	str	r3, [r4, #4]
 800764c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800764e:	3302      	adds	r3, #2
 8007650:	9328      	str	r3, [sp, #160]	; 0xa0
 8007652:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007654:	3301      	adds	r3, #1
 8007656:	2b07      	cmp	r3, #7
 8007658:	9327      	str	r3, [sp, #156]	; 0x9c
 800765a:	f300 82da 	bgt.w	8007c12 <_svfprintf_r+0xc92>
 800765e:	3408      	adds	r4, #8
 8007660:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007662:	2b80      	cmp	r3, #128	; 0x80
 8007664:	d121      	bne.n	80076aa <_svfprintf_r+0x72a>
 8007666:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	2b00      	cmp	r3, #0
 800766e:	9316      	str	r3, [sp, #88]	; 0x58
 8007670:	dd1b      	ble.n	80076aa <_svfprintf_r+0x72a>
 8007672:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007676:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007678:	3201      	adds	r2, #1
 800767a:	2810      	cmp	r0, #16
 800767c:	4818      	ldr	r0, [pc, #96]	; (80076e0 <_svfprintf_r+0x760>)
 800767e:	f104 0108 	add.w	r1, r4, #8
 8007682:	6020      	str	r0, [r4, #0]
 8007684:	f300 82cf 	bgt.w	8007c26 <_svfprintf_r+0xca6>
 8007688:	9816      	ldr	r0, [sp, #88]	; 0x58
 800768a:	2a07      	cmp	r2, #7
 800768c:	4403      	add	r3, r0
 800768e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007692:	6060      	str	r0, [r4, #4]
 8007694:	f340 82dc 	ble.w	8007c50 <_svfprintf_r+0xcd0>
 8007698:	4659      	mov	r1, fp
 800769a:	4648      	mov	r0, r9
 800769c:	aa26      	add	r2, sp, #152	; 0x98
 800769e:	f004 f951 	bl	800b944 <__ssprint_r>
 80076a2:	2800      	cmp	r0, #0
 80076a4:	f040 85dc 	bne.w	8008260 <_svfprintf_r+0x12e0>
 80076a8:	ac29      	add	r4, sp, #164	; 0xa4
 80076aa:	9b07      	ldr	r3, [sp, #28]
 80076ac:	1aff      	subs	r7, r7, r3
 80076ae:	2f00      	cmp	r7, #0
 80076b0:	dd28      	ble.n	8007704 <_svfprintf_r+0x784>
 80076b2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80076b6:	480a      	ldr	r0, [pc, #40]	; (80076e0 <_svfprintf_r+0x760>)
 80076b8:	2f10      	cmp	r7, #16
 80076ba:	f103 0301 	add.w	r3, r3, #1
 80076be:	f104 0108 	add.w	r1, r4, #8
 80076c2:	6020      	str	r0, [r4, #0]
 80076c4:	f300 82c6 	bgt.w	8007c54 <_svfprintf_r+0xcd4>
 80076c8:	e00c      	b.n	80076e4 <_svfprintf_r+0x764>
 80076ca:	bf00      	nop
 80076cc:	0800dde1 	.word	0x0800dde1
 80076d0:	0800ddd0 	.word	0x0800ddd0
 80076d4:	40300000 	.word	0x40300000
 80076d8:	3fe00000 	.word	0x3fe00000
 80076dc:	0800ddf4 	.word	0x0800ddf4
 80076e0:	0800de04 	.word	0x0800de04
 80076e4:	6067      	str	r7, [r4, #4]
 80076e6:	2b07      	cmp	r3, #7
 80076e8:	4417      	add	r7, r2
 80076ea:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80076ee:	f340 82c4 	ble.w	8007c7a <_svfprintf_r+0xcfa>
 80076f2:	4659      	mov	r1, fp
 80076f4:	4648      	mov	r0, r9
 80076f6:	aa26      	add	r2, sp, #152	; 0x98
 80076f8:	f004 f924 	bl	800b944 <__ssprint_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	f040 85af 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007702:	ac29      	add	r4, sp, #164	; 0xa4
 8007704:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007708:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 800770a:	f040 82bd 	bne.w	8007c88 <_svfprintf_r+0xd08>
 800770e:	9b07      	ldr	r3, [sp, #28]
 8007710:	f8c4 a000 	str.w	sl, [r4]
 8007714:	441f      	add	r7, r3
 8007716:	6063      	str	r3, [r4, #4]
 8007718:	9728      	str	r7, [sp, #160]	; 0xa0
 800771a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800771c:	3301      	adds	r3, #1
 800771e:	2b07      	cmp	r3, #7
 8007720:	9327      	str	r3, [sp, #156]	; 0x9c
 8007722:	f300 82f6 	bgt.w	8007d12 <_svfprintf_r+0xd92>
 8007726:	3408      	adds	r4, #8
 8007728:	f018 0f04 	tst.w	r8, #4
 800772c:	f040 857a 	bne.w	8008224 <_svfprintf_r+0x12a4>
 8007730:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 8007734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007736:	428a      	cmp	r2, r1
 8007738:	bfac      	ite	ge
 800773a:	189b      	addge	r3, r3, r2
 800773c:	185b      	addlt	r3, r3, r1
 800773e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007740:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007742:	b13b      	cbz	r3, 8007754 <_svfprintf_r+0x7d4>
 8007744:	4659      	mov	r1, fp
 8007746:	4648      	mov	r0, r9
 8007748:	aa26      	add	r2, sp, #152	; 0x98
 800774a:	f004 f8fb 	bl	800b944 <__ssprint_r>
 800774e:	2800      	cmp	r0, #0
 8007750:	f040 8586 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007754:	2300      	movs	r3, #0
 8007756:	9327      	str	r3, [sp, #156]	; 0x9c
 8007758:	9b08      	ldr	r3, [sp, #32]
 800775a:	2b00      	cmp	r3, #0
 800775c:	f040 859c 	bne.w	8008298 <_svfprintf_r+0x1318>
 8007760:	ac29      	add	r4, sp, #164	; 0xa4
 8007762:	e0e4      	b.n	800792e <_svfprintf_r+0x9ae>
 8007764:	9008      	str	r0, [sp, #32]
 8007766:	e632      	b.n	80073ce <_svfprintf_r+0x44e>
 8007768:	2306      	movs	r3, #6
 800776a:	9008      	str	r0, [sp, #32]
 800776c:	e620      	b.n	80073b0 <_svfprintf_r+0x430>
 800776e:	9008      	str	r0, [sp, #32]
 8007770:	e62d      	b.n	80073ce <_svfprintf_r+0x44e>
 8007772:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007776:	e696      	b.n	80074a6 <_svfprintf_r+0x526>
 8007778:	f803 0b01 	strb.w	r0, [r3], #1
 800777c:	1aca      	subs	r2, r1, r3
 800777e:	2a00      	cmp	r2, #0
 8007780:	dafa      	bge.n	8007778 <_svfprintf_r+0x7f8>
 8007782:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007784:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007786:	3201      	adds	r2, #1
 8007788:	f103 0301 	add.w	r3, r3, #1
 800778c:	bfb8      	it	lt
 800778e:	2300      	movlt	r3, #0
 8007790:	441d      	add	r5, r3
 8007792:	e698      	b.n	80074c6 <_svfprintf_r+0x546>
 8007794:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007796:	462b      	mov	r3, r5
 8007798:	2030      	movs	r0, #48	; 0x30
 800779a:	18a9      	adds	r1, r5, r2
 800779c:	e7ee      	b.n	800777c <_svfprintf_r+0x7fc>
 800779e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077a0:	2b46      	cmp	r3, #70	; 0x46
 80077a2:	d005      	beq.n	80077b0 <_svfprintf_r+0x830>
 80077a4:	2b45      	cmp	r3, #69	; 0x45
 80077a6:	d11b      	bne.n	80077e0 <_svfprintf_r+0x860>
 80077a8:	9b07      	ldr	r3, [sp, #28]
 80077aa:	1c5e      	adds	r6, r3, #1
 80077ac:	2302      	movs	r3, #2
 80077ae:	e001      	b.n	80077b4 <_svfprintf_r+0x834>
 80077b0:	2303      	movs	r3, #3
 80077b2:	9e07      	ldr	r6, [sp, #28]
 80077b4:	aa24      	add	r2, sp, #144	; 0x90
 80077b6:	9204      	str	r2, [sp, #16]
 80077b8:	aa21      	add	r2, sp, #132	; 0x84
 80077ba:	9203      	str	r2, [sp, #12]
 80077bc:	aa20      	add	r2, sp, #128	; 0x80
 80077be:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	463a      	mov	r2, r7
 80077c6:	462b      	mov	r3, r5
 80077c8:	4648      	mov	r0, r9
 80077ca:	f002 f949 	bl	8009a60 <_dtoa_r>
 80077ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077d0:	4682      	mov	sl, r0
 80077d2:	2b47      	cmp	r3, #71	; 0x47
 80077d4:	d106      	bne.n	80077e4 <_svfprintf_r+0x864>
 80077d6:	f018 0f01 	tst.w	r8, #1
 80077da:	d103      	bne.n	80077e4 <_svfprintf_r+0x864>
 80077dc:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80077de:	e672      	b.n	80074c6 <_svfprintf_r+0x546>
 80077e0:	9e07      	ldr	r6, [sp, #28]
 80077e2:	e7e3      	b.n	80077ac <_svfprintf_r+0x82c>
 80077e4:	eb0a 0306 	add.w	r3, sl, r6
 80077e8:	9309      	str	r3, [sp, #36]	; 0x24
 80077ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077ec:	2b46      	cmp	r3, #70	; 0x46
 80077ee:	d111      	bne.n	8007814 <_svfprintf_r+0x894>
 80077f0:	f89a 3000 	ldrb.w	r3, [sl]
 80077f4:	2b30      	cmp	r3, #48	; 0x30
 80077f6:	d109      	bne.n	800780c <_svfprintf_r+0x88c>
 80077f8:	2200      	movs	r2, #0
 80077fa:	2300      	movs	r3, #0
 80077fc:	4638      	mov	r0, r7
 80077fe:	4629      	mov	r1, r5
 8007800:	f7f9 f8d2 	bl	80009a8 <__aeabi_dcmpeq>
 8007804:	b910      	cbnz	r0, 800780c <_svfprintf_r+0x88c>
 8007806:	f1c6 0601 	rsb	r6, r6, #1
 800780a:	9620      	str	r6, [sp, #128]	; 0x80
 800780c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800780e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007810:	441a      	add	r2, r3
 8007812:	9209      	str	r2, [sp, #36]	; 0x24
 8007814:	2200      	movs	r2, #0
 8007816:	2300      	movs	r3, #0
 8007818:	4638      	mov	r0, r7
 800781a:	4629      	mov	r1, r5
 800781c:	f7f9 f8c4 	bl	80009a8 <__aeabi_dcmpeq>
 8007820:	b108      	cbz	r0, 8007826 <_svfprintf_r+0x8a6>
 8007822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007824:	9324      	str	r3, [sp, #144]	; 0x90
 8007826:	2230      	movs	r2, #48	; 0x30
 8007828:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800782a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800782c:	4299      	cmp	r1, r3
 800782e:	d9d5      	bls.n	80077dc <_svfprintf_r+0x85c>
 8007830:	1c59      	adds	r1, r3, #1
 8007832:	9124      	str	r1, [sp, #144]	; 0x90
 8007834:	701a      	strb	r2, [r3, #0]
 8007836:	e7f7      	b.n	8007828 <_svfprintf_r+0x8a8>
 8007838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800783a:	2b46      	cmp	r3, #70	; 0x46
 800783c:	f47f ae54 	bne.w	80074e8 <_svfprintf_r+0x568>
 8007840:	9a07      	ldr	r2, [sp, #28]
 8007842:	f008 0301 	and.w	r3, r8, #1
 8007846:	2d00      	cmp	r5, #0
 8007848:	ea43 0302 	orr.w	r3, r3, r2
 800784c:	dd1a      	ble.n	8007884 <_svfprintf_r+0x904>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d034      	beq.n	80078bc <_svfprintf_r+0x93c>
 8007852:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007854:	18eb      	adds	r3, r5, r3
 8007856:	441a      	add	r2, r3
 8007858:	9207      	str	r2, [sp, #28]
 800785a:	2366      	movs	r3, #102	; 0x66
 800785c:	930a      	str	r3, [sp, #40]	; 0x28
 800785e:	e033      	b.n	80078c8 <_svfprintf_r+0x948>
 8007860:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007864:	f802 6b01 	strb.w	r6, [r2], #1
 8007868:	e675      	b.n	8007556 <_svfprintf_r+0x5d6>
 800786a:	b941      	cbnz	r1, 800787e <_svfprintf_r+0x8fe>
 800786c:	2230      	movs	r2, #48	; 0x30
 800786e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007872:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007876:	3330      	adds	r3, #48	; 0x30
 8007878:	f802 3b01 	strb.w	r3, [r2], #1
 800787c:	e677      	b.n	800756e <_svfprintf_r+0x5ee>
 800787e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007882:	e7f8      	b.n	8007876 <_svfprintf_r+0x8f6>
 8007884:	b1e3      	cbz	r3, 80078c0 <_svfprintf_r+0x940>
 8007886:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007888:	9a07      	ldr	r2, [sp, #28]
 800788a:	3301      	adds	r3, #1
 800788c:	e7e3      	b.n	8007856 <_svfprintf_r+0x8d6>
 800788e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007890:	429d      	cmp	r5, r3
 8007892:	db07      	blt.n	80078a4 <_svfprintf_r+0x924>
 8007894:	f018 0f01 	tst.w	r8, #1
 8007898:	d02b      	beq.n	80078f2 <_svfprintf_r+0x972>
 800789a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800789c:	18eb      	adds	r3, r5, r3
 800789e:	9307      	str	r3, [sp, #28]
 80078a0:	2367      	movs	r3, #103	; 0x67
 80078a2:	e7db      	b.n	800785c <_svfprintf_r+0x8dc>
 80078a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078a8:	2d00      	cmp	r5, #0
 80078aa:	4413      	add	r3, r2
 80078ac:	9307      	str	r3, [sp, #28]
 80078ae:	dcf7      	bgt.n	80078a0 <_svfprintf_r+0x920>
 80078b0:	9a07      	ldr	r2, [sp, #28]
 80078b2:	f1c5 0301 	rsb	r3, r5, #1
 80078b6:	441a      	add	r2, r3
 80078b8:	9207      	str	r2, [sp, #28]
 80078ba:	e7f1      	b.n	80078a0 <_svfprintf_r+0x920>
 80078bc:	9507      	str	r5, [sp, #28]
 80078be:	e7cc      	b.n	800785a <_svfprintf_r+0x8da>
 80078c0:	2366      	movs	r3, #102	; 0x66
 80078c2:	930a      	str	r3, [sp, #40]	; 0x28
 80078c4:	2301      	movs	r3, #1
 80078c6:	9307      	str	r3, [sp, #28]
 80078c8:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 80078cc:	930c      	str	r3, [sp, #48]	; 0x30
 80078ce:	d021      	beq.n	8007914 <_svfprintf_r+0x994>
 80078d0:	2600      	movs	r6, #0
 80078d2:	2d00      	cmp	r5, #0
 80078d4:	960c      	str	r6, [sp, #48]	; 0x30
 80078d6:	f77f ae61 	ble.w	800759c <_svfprintf_r+0x61c>
 80078da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	2bff      	cmp	r3, #255	; 0xff
 80078e0:	d109      	bne.n	80078f6 <_svfprintf_r+0x976>
 80078e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078e4:	9a07      	ldr	r2, [sp, #28]
 80078e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80078e8:	4433      	add	r3, r6
 80078ea:	fb01 2303 	mla	r3, r1, r3, r2
 80078ee:	9307      	str	r3, [sp, #28]
 80078f0:	e654      	b.n	800759c <_svfprintf_r+0x61c>
 80078f2:	9507      	str	r5, [sp, #28]
 80078f4:	e7d4      	b.n	80078a0 <_svfprintf_r+0x920>
 80078f6:	42ab      	cmp	r3, r5
 80078f8:	daf3      	bge.n	80078e2 <_svfprintf_r+0x962>
 80078fa:	1aed      	subs	r5, r5, r3
 80078fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078fe:	785b      	ldrb	r3, [r3, #1]
 8007900:	b133      	cbz	r3, 8007910 <_svfprintf_r+0x990>
 8007902:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007904:	3301      	adds	r3, #1
 8007906:	930c      	str	r3, [sp, #48]	; 0x30
 8007908:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800790a:	3301      	adds	r3, #1
 800790c:	930d      	str	r3, [sp, #52]	; 0x34
 800790e:	e7e4      	b.n	80078da <_svfprintf_r+0x95a>
 8007910:	3601      	adds	r6, #1
 8007912:	e7e2      	b.n	80078da <_svfprintf_r+0x95a>
 8007914:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007916:	e641      	b.n	800759c <_svfprintf_r+0x61c>
 8007918:	1d33      	adds	r3, r6, #4
 800791a:	f018 0f20 	tst.w	r8, #32
 800791e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007920:	d00a      	beq.n	8007938 <_svfprintf_r+0x9b8>
 8007922:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007924:	6833      	ldr	r3, [r6, #0]
 8007926:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007928:	17d2      	asrs	r2, r2, #31
 800792a:	e9c3 1200 	strd	r1, r2, [r3]
 800792e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007930:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8007934:	f7ff bb60 	b.w	8006ff8 <_svfprintf_r+0x78>
 8007938:	f018 0f10 	tst.w	r8, #16
 800793c:	d003      	beq.n	8007946 <_svfprintf_r+0x9c6>
 800793e:	6833      	ldr	r3, [r6, #0]
 8007940:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	e7f3      	b.n	800792e <_svfprintf_r+0x9ae>
 8007946:	f018 0f40 	tst.w	r8, #64	; 0x40
 800794a:	d003      	beq.n	8007954 <_svfprintf_r+0x9d4>
 800794c:	6833      	ldr	r3, [r6, #0]
 800794e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007950:	801a      	strh	r2, [r3, #0]
 8007952:	e7ec      	b.n	800792e <_svfprintf_r+0x9ae>
 8007954:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007958:	d0f1      	beq.n	800793e <_svfprintf_r+0x9be>
 800795a:	6833      	ldr	r3, [r6, #0]
 800795c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800795e:	701a      	strb	r2, [r3, #0]
 8007960:	e7e5      	b.n	800792e <_svfprintf_r+0x9ae>
 8007962:	f048 0810 	orr.w	r8, r8, #16
 8007966:	f018 0320 	ands.w	r3, r8, #32
 800796a:	d020      	beq.n	80079ae <_svfprintf_r+0xa2e>
 800796c:	1df3      	adds	r3, r6, #7
 800796e:	f023 0307 	bic.w	r3, r3, #7
 8007972:	461a      	mov	r2, r3
 8007974:	f852 6b08 	ldr.w	r6, [r2], #8
 8007978:	685f      	ldr	r7, [r3, #4]
 800797a:	920b      	str	r2, [sp, #44]	; 0x2c
 800797c:	2300      	movs	r3, #0
 800797e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007982:	2200      	movs	r2, #0
 8007984:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007988:	9a07      	ldr	r2, [sp, #28]
 800798a:	3201      	adds	r2, #1
 800798c:	f000 8495 	beq.w	80082ba <_svfprintf_r+0x133a>
 8007990:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007994:	9208      	str	r2, [sp, #32]
 8007996:	ea56 0207 	orrs.w	r2, r6, r7
 800799a:	f040 8494 	bne.w	80082c6 <_svfprintf_r+0x1346>
 800799e:	9a07      	ldr	r2, [sp, #28]
 80079a0:	2a00      	cmp	r2, #0
 80079a2:	f000 80fb 	beq.w	8007b9c <_svfprintf_r+0xc1c>
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	f040 8490 	bne.w	80082cc <_svfprintf_r+0x134c>
 80079ac:	e09f      	b.n	8007aee <_svfprintf_r+0xb6e>
 80079ae:	4632      	mov	r2, r6
 80079b0:	f852 6b04 	ldr.w	r6, [r2], #4
 80079b4:	f018 0710 	ands.w	r7, r8, #16
 80079b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80079ba:	d001      	beq.n	80079c0 <_svfprintf_r+0xa40>
 80079bc:	461f      	mov	r7, r3
 80079be:	e7dd      	b.n	800797c <_svfprintf_r+0x9fc>
 80079c0:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80079c4:	d001      	beq.n	80079ca <_svfprintf_r+0xa4a>
 80079c6:	b2b6      	uxth	r6, r6
 80079c8:	e7d8      	b.n	800797c <_svfprintf_r+0x9fc>
 80079ca:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 80079ce:	d0d5      	beq.n	800797c <_svfprintf_r+0x9fc>
 80079d0:	b2f6      	uxtb	r6, r6
 80079d2:	e7f3      	b.n	80079bc <_svfprintf_r+0xa3c>
 80079d4:	4633      	mov	r3, r6
 80079d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80079da:	2278      	movs	r2, #120	; 0x78
 80079dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80079de:	2330      	movs	r3, #48	; 0x30
 80079e0:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80079e4:	4ba6      	ldr	r3, [pc, #664]	; (8007c80 <_svfprintf_r+0xd00>)
 80079e6:	2700      	movs	r7, #0
 80079e8:	931a      	str	r3, [sp, #104]	; 0x68
 80079ea:	f048 0802 	orr.w	r8, r8, #2
 80079ee:	2302      	movs	r3, #2
 80079f0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 80079f4:	920a      	str	r2, [sp, #40]	; 0x28
 80079f6:	e7c4      	b.n	8007982 <_svfprintf_r+0xa02>
 80079f8:	4633      	mov	r3, r6
 80079fa:	2500      	movs	r5, #0
 80079fc:	f853 ab04 	ldr.w	sl, [r3], #4
 8007a00:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007a04:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a06:	9b07      	ldr	r3, [sp, #28]
 8007a08:	1c58      	adds	r0, r3, #1
 8007a0a:	d010      	beq.n	8007a2e <_svfprintf_r+0xaae>
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	4629      	mov	r1, r5
 8007a10:	4650      	mov	r0, sl
 8007a12:	f003 f9fb 	bl	800ae0c <memchr>
 8007a16:	9008      	str	r0, [sp, #32]
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	f000 80d6 	beq.w	8007bca <_svfprintf_r+0xc4a>
 8007a1e:	eba0 030a 	sub.w	r3, r0, sl
 8007a22:	462f      	mov	r7, r5
 8007a24:	462e      	mov	r6, r5
 8007a26:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8007a2a:	950c      	str	r5, [sp, #48]	; 0x30
 8007a2c:	e5be      	b.n	80075ac <_svfprintf_r+0x62c>
 8007a2e:	4650      	mov	r0, sl
 8007a30:	f7f8 fb8e 	bl	8000150 <strlen>
 8007a34:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8007a38:	e46a      	b.n	8007310 <_svfprintf_r+0x390>
 8007a3a:	f048 0810 	orr.w	r8, r8, #16
 8007a3e:	f018 0320 	ands.w	r3, r8, #32
 8007a42:	d009      	beq.n	8007a58 <_svfprintf_r+0xad8>
 8007a44:	1df3      	adds	r3, r6, #7
 8007a46:	f023 0307 	bic.w	r3, r3, #7
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	f852 6b08 	ldr.w	r6, [r2], #8
 8007a50:	685f      	ldr	r7, [r3, #4]
 8007a52:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a54:	2301      	movs	r3, #1
 8007a56:	e794      	b.n	8007982 <_svfprintf_r+0xa02>
 8007a58:	4632      	mov	r2, r6
 8007a5a:	f852 6b04 	ldr.w	r6, [r2], #4
 8007a5e:	f018 0710 	ands.w	r7, r8, #16
 8007a62:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a64:	d001      	beq.n	8007a6a <_svfprintf_r+0xaea>
 8007a66:	461f      	mov	r7, r3
 8007a68:	e7f4      	b.n	8007a54 <_svfprintf_r+0xad4>
 8007a6a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007a6e:	d001      	beq.n	8007a74 <_svfprintf_r+0xaf4>
 8007a70:	b2b6      	uxth	r6, r6
 8007a72:	e7ef      	b.n	8007a54 <_svfprintf_r+0xad4>
 8007a74:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8007a78:	d0ec      	beq.n	8007a54 <_svfprintf_r+0xad4>
 8007a7a:	b2f6      	uxtb	r6, r6
 8007a7c:	e7f3      	b.n	8007a66 <_svfprintf_r+0xae6>
 8007a7e:	4b81      	ldr	r3, [pc, #516]	; (8007c84 <_svfprintf_r+0xd04>)
 8007a80:	931a      	str	r3, [sp, #104]	; 0x68
 8007a82:	f018 0320 	ands.w	r3, r8, #32
 8007a86:	d01b      	beq.n	8007ac0 <_svfprintf_r+0xb40>
 8007a88:	1df3      	adds	r3, r6, #7
 8007a8a:	f023 0307 	bic.w	r3, r3, #7
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f852 6b08 	ldr.w	r6, [r2], #8
 8007a94:	685f      	ldr	r7, [r3, #4]
 8007a96:	920b      	str	r2, [sp, #44]	; 0x2c
 8007a98:	f018 0f01 	tst.w	r8, #1
 8007a9c:	d00a      	beq.n	8007ab4 <_svfprintf_r+0xb34>
 8007a9e:	ea56 0307 	orrs.w	r3, r6, r7
 8007aa2:	d007      	beq.n	8007ab4 <_svfprintf_r+0xb34>
 8007aa4:	2330      	movs	r3, #48	; 0x30
 8007aa6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aac:	f048 0802 	orr.w	r8, r8, #2
 8007ab0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007aba:	e762      	b.n	8007982 <_svfprintf_r+0xa02>
 8007abc:	4b70      	ldr	r3, [pc, #448]	; (8007c80 <_svfprintf_r+0xd00>)
 8007abe:	e7df      	b.n	8007a80 <_svfprintf_r+0xb00>
 8007ac0:	4632      	mov	r2, r6
 8007ac2:	f852 6b04 	ldr.w	r6, [r2], #4
 8007ac6:	f018 0710 	ands.w	r7, r8, #16
 8007aca:	920b      	str	r2, [sp, #44]	; 0x2c
 8007acc:	d001      	beq.n	8007ad2 <_svfprintf_r+0xb52>
 8007ace:	461f      	mov	r7, r3
 8007ad0:	e7e2      	b.n	8007a98 <_svfprintf_r+0xb18>
 8007ad2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007ad6:	d001      	beq.n	8007adc <_svfprintf_r+0xb5c>
 8007ad8:	b2b6      	uxth	r6, r6
 8007ada:	e7dd      	b.n	8007a98 <_svfprintf_r+0xb18>
 8007adc:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8007ae0:	d0da      	beq.n	8007a98 <_svfprintf_r+0xb18>
 8007ae2:	b2f6      	uxtb	r6, r6
 8007ae4:	e7f3      	b.n	8007ace <_svfprintf_r+0xb4e>
 8007ae6:	2e0a      	cmp	r6, #10
 8007ae8:	f177 0300 	sbcs.w	r3, r7, #0
 8007aec:	d206      	bcs.n	8007afc <_svfprintf_r+0xb7c>
 8007aee:	3630      	adds	r6, #48	; 0x30
 8007af0:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007af4:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 8007af8:	f000 bc04 	b.w	8008304 <_svfprintf_r+0x1384>
 8007afc:	2300      	movs	r3, #0
 8007afe:	9309      	str	r3, [sp, #36]	; 0x24
 8007b00:	9b08      	ldr	r3, [sp, #32]
 8007b02:	ad52      	add	r5, sp, #328	; 0x148
 8007b04:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007b08:	220a      	movs	r2, #10
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	4630      	mov	r0, r6
 8007b0e:	4639      	mov	r1, r7
 8007b10:	f7f9 fa88 	bl	8001024 <__aeabi_uldivmod>
 8007b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b16:	3230      	adds	r2, #48	; 0x30
 8007b18:	3301      	adds	r3, #1
 8007b1a:	f105 3aff 	add.w	sl, r5, #4294967295
 8007b1e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007b22:	9309      	str	r3, [sp, #36]	; 0x24
 8007b24:	f1b8 0f00 	cmp.w	r8, #0
 8007b28:	d019      	beq.n	8007b5e <_svfprintf_r+0xbde>
 8007b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d114      	bne.n	8007b5e <_svfprintf_r+0xbde>
 8007b34:	2aff      	cmp	r2, #255	; 0xff
 8007b36:	d012      	beq.n	8007b5e <_svfprintf_r+0xbde>
 8007b38:	2e0a      	cmp	r6, #10
 8007b3a:	f177 0300 	sbcs.w	r3, r7, #0
 8007b3e:	d30e      	bcc.n	8007b5e <_svfprintf_r+0xbde>
 8007b40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b42:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b44:	ebaa 0a03 	sub.w	sl, sl, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	4650      	mov	r0, sl
 8007b4c:	f003 fee7 	bl	800b91e <strncpy>
 8007b50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b52:	785d      	ldrb	r5, [r3, #1]
 8007b54:	b195      	cbz	r5, 8007b7c <_svfprintf_r+0xbfc>
 8007b56:	3301      	adds	r3, #1
 8007b58:	930d      	str	r3, [sp, #52]	; 0x34
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b5e:	2300      	movs	r3, #0
 8007b60:	220a      	movs	r2, #10
 8007b62:	4630      	mov	r0, r6
 8007b64:	4639      	mov	r1, r7
 8007b66:	f7f9 fa5d 	bl	8001024 <__aeabi_uldivmod>
 8007b6a:	2e0a      	cmp	r6, #10
 8007b6c:	f177 0300 	sbcs.w	r3, r7, #0
 8007b70:	f0c0 83c8 	bcc.w	8008304 <_svfprintf_r+0x1384>
 8007b74:	4606      	mov	r6, r0
 8007b76:	460f      	mov	r7, r1
 8007b78:	4655      	mov	r5, sl
 8007b7a:	e7c5      	b.n	8007b08 <_svfprintf_r+0xb88>
 8007b7c:	9509      	str	r5, [sp, #36]	; 0x24
 8007b7e:	e7ee      	b.n	8007b5e <_svfprintf_r+0xbde>
 8007b80:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007b82:	f006 030f 	and.w	r3, r6, #15
 8007b86:	5cd3      	ldrb	r3, [r2, r3]
 8007b88:	0936      	lsrs	r6, r6, #4
 8007b8a:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8007b8e:	093f      	lsrs	r7, r7, #4
 8007b90:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8007b94:	ea56 0307 	orrs.w	r3, r6, r7
 8007b98:	d1f2      	bne.n	8007b80 <_svfprintf_r+0xc00>
 8007b9a:	e3b3      	b.n	8008304 <_svfprintf_r+0x1384>
 8007b9c:	b933      	cbnz	r3, 8007bac <_svfprintf_r+0xc2c>
 8007b9e:	f018 0f01 	tst.w	r8, #1
 8007ba2:	d003      	beq.n	8007bac <_svfprintf_r+0xc2c>
 8007ba4:	2330      	movs	r3, #48	; 0x30
 8007ba6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007baa:	e7a3      	b.n	8007af4 <_svfprintf_r+0xb74>
 8007bac:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8007bb0:	e3a8      	b.n	8008304 <_svfprintf_r+0x1384>
 8007bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 8375 	beq.w	80082a4 <_svfprintf_r+0x1324>
 8007bba:	2000      	movs	r0, #0
 8007bbc:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007bc0:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007bc4:	960b      	str	r6, [sp, #44]	; 0x2c
 8007bc6:	f7ff bb36 	b.w	8007236 <_svfprintf_r+0x2b6>
 8007bca:	9f08      	ldr	r7, [sp, #32]
 8007bcc:	f7ff bba1 	b.w	8007312 <_svfprintf_r+0x392>
 8007bd0:	2010      	movs	r0, #16
 8007bd2:	2a07      	cmp	r2, #7
 8007bd4:	4403      	add	r3, r0
 8007bd6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007bda:	6060      	str	r0, [r4, #4]
 8007bdc:	dd08      	ble.n	8007bf0 <_svfprintf_r+0xc70>
 8007bde:	4659      	mov	r1, fp
 8007be0:	4648      	mov	r0, r9
 8007be2:	aa26      	add	r2, sp, #152	; 0x98
 8007be4:	f003 feae 	bl	800b944 <__ssprint_r>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	f040 8339 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007bee:	a929      	add	r1, sp, #164	; 0xa4
 8007bf0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	3b10      	subs	r3, #16
 8007bf6:	9316      	str	r3, [sp, #88]	; 0x58
 8007bf8:	e4f4      	b.n	80075e4 <_svfprintf_r+0x664>
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	e50e      	b.n	800761c <_svfprintf_r+0x69c>
 8007bfe:	4659      	mov	r1, fp
 8007c00:	4648      	mov	r0, r9
 8007c02:	aa26      	add	r2, sp, #152	; 0x98
 8007c04:	f003 fe9e 	bl	800b944 <__ssprint_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	f040 8329 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007c0e:	ac29      	add	r4, sp, #164	; 0xa4
 8007c10:	e516      	b.n	8007640 <_svfprintf_r+0x6c0>
 8007c12:	4659      	mov	r1, fp
 8007c14:	4648      	mov	r0, r9
 8007c16:	aa26      	add	r2, sp, #152	; 0x98
 8007c18:	f003 fe94 	bl	800b944 <__ssprint_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	f040 831f 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007c22:	ac29      	add	r4, sp, #164	; 0xa4
 8007c24:	e51c      	b.n	8007660 <_svfprintf_r+0x6e0>
 8007c26:	2010      	movs	r0, #16
 8007c28:	2a07      	cmp	r2, #7
 8007c2a:	4403      	add	r3, r0
 8007c2c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007c30:	6060      	str	r0, [r4, #4]
 8007c32:	dd08      	ble.n	8007c46 <_svfprintf_r+0xcc6>
 8007c34:	4659      	mov	r1, fp
 8007c36:	4648      	mov	r0, r9
 8007c38:	aa26      	add	r2, sp, #152	; 0x98
 8007c3a:	f003 fe83 	bl	800b944 <__ssprint_r>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	f040 830e 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007c44:	a929      	add	r1, sp, #164	; 0xa4
 8007c46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007c48:	460c      	mov	r4, r1
 8007c4a:	3b10      	subs	r3, #16
 8007c4c:	9316      	str	r3, [sp, #88]	; 0x58
 8007c4e:	e510      	b.n	8007672 <_svfprintf_r+0x6f2>
 8007c50:	460c      	mov	r4, r1
 8007c52:	e52a      	b.n	80076aa <_svfprintf_r+0x72a>
 8007c54:	2010      	movs	r0, #16
 8007c56:	2b07      	cmp	r3, #7
 8007c58:	4402      	add	r2, r0
 8007c5a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c5e:	6060      	str	r0, [r4, #4]
 8007c60:	dd08      	ble.n	8007c74 <_svfprintf_r+0xcf4>
 8007c62:	4659      	mov	r1, fp
 8007c64:	4648      	mov	r0, r9
 8007c66:	aa26      	add	r2, sp, #152	; 0x98
 8007c68:	f003 fe6c 	bl	800b944 <__ssprint_r>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	f040 82f7 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007c72:	a929      	add	r1, sp, #164	; 0xa4
 8007c74:	460c      	mov	r4, r1
 8007c76:	3f10      	subs	r7, #16
 8007c78:	e51b      	b.n	80076b2 <_svfprintf_r+0x732>
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	e542      	b.n	8007704 <_svfprintf_r+0x784>
 8007c7e:	bf00      	nop
 8007c80:	0800ddd0 	.word	0x0800ddd0
 8007c84:	0800dde1 	.word	0x0800dde1
 8007c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c8a:	2b65      	cmp	r3, #101	; 0x65
 8007c8c:	f340 8230 	ble.w	80080f0 <_svfprintf_r+0x1170>
 8007c90:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c94:	2200      	movs	r2, #0
 8007c96:	2300      	movs	r3, #0
 8007c98:	f7f8 fe86 	bl	80009a8 <__aeabi_dcmpeq>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	d068      	beq.n	8007d72 <_svfprintf_r+0xdf2>
 8007ca0:	4b6d      	ldr	r3, [pc, #436]	; (8007e58 <_svfprintf_r+0xed8>)
 8007ca2:	6023      	str	r3, [r4, #0]
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	441f      	add	r7, r3
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cac:	9728      	str	r7, [sp, #160]	; 0xa0
 8007cae:	3301      	adds	r3, #1
 8007cb0:	2b07      	cmp	r3, #7
 8007cb2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cb4:	dc37      	bgt.n	8007d26 <_svfprintf_r+0xda6>
 8007cb6:	3408      	adds	r4, #8
 8007cb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007cba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	db03      	blt.n	8007cc8 <_svfprintf_r+0xd48>
 8007cc0:	f018 0f01 	tst.w	r8, #1
 8007cc4:	f43f ad30 	beq.w	8007728 <_svfprintf_r+0x7a8>
 8007cc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ccc:	6023      	str	r3, [r4, #0]
 8007cce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cd0:	6063      	str	r3, [r4, #4]
 8007cd2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cd4:	4413      	add	r3, r2
 8007cd6:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cda:	3301      	adds	r3, #1
 8007cdc:	2b07      	cmp	r3, #7
 8007cde:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ce0:	dc2b      	bgt.n	8007d3a <_svfprintf_r+0xdba>
 8007ce2:	3408      	adds	r4, #8
 8007ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce6:	1e5d      	subs	r5, r3, #1
 8007ce8:	2d00      	cmp	r5, #0
 8007cea:	f77f ad1d 	ble.w	8007728 <_svfprintf_r+0x7a8>
 8007cee:	2710      	movs	r7, #16
 8007cf0:	4e5a      	ldr	r6, [pc, #360]	; (8007e5c <_svfprintf_r+0xedc>)
 8007cf2:	2d10      	cmp	r5, #16
 8007cf4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007cf8:	f104 0108 	add.w	r1, r4, #8
 8007cfc:	f103 0301 	add.w	r3, r3, #1
 8007d00:	6026      	str	r6, [r4, #0]
 8007d02:	dc24      	bgt.n	8007d4e <_svfprintf_r+0xdce>
 8007d04:	6065      	str	r5, [r4, #4]
 8007d06:	2b07      	cmp	r3, #7
 8007d08:	4415      	add	r5, r2
 8007d0a:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007d0e:	f340 8286 	ble.w	800821e <_svfprintf_r+0x129e>
 8007d12:	4659      	mov	r1, fp
 8007d14:	4648      	mov	r0, r9
 8007d16:	aa26      	add	r2, sp, #152	; 0x98
 8007d18:	f003 fe14 	bl	800b944 <__ssprint_r>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	f040 829f 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007d22:	ac29      	add	r4, sp, #164	; 0xa4
 8007d24:	e500      	b.n	8007728 <_svfprintf_r+0x7a8>
 8007d26:	4659      	mov	r1, fp
 8007d28:	4648      	mov	r0, r9
 8007d2a:	aa26      	add	r2, sp, #152	; 0x98
 8007d2c:	f003 fe0a 	bl	800b944 <__ssprint_r>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f040 8295 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007d36:	ac29      	add	r4, sp, #164	; 0xa4
 8007d38:	e7be      	b.n	8007cb8 <_svfprintf_r+0xd38>
 8007d3a:	4659      	mov	r1, fp
 8007d3c:	4648      	mov	r0, r9
 8007d3e:	aa26      	add	r2, sp, #152	; 0x98
 8007d40:	f003 fe00 	bl	800b944 <__ssprint_r>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	f040 828b 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007d4a:	ac29      	add	r4, sp, #164	; 0xa4
 8007d4c:	e7ca      	b.n	8007ce4 <_svfprintf_r+0xd64>
 8007d4e:	3210      	adds	r2, #16
 8007d50:	2b07      	cmp	r3, #7
 8007d52:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d56:	6067      	str	r7, [r4, #4]
 8007d58:	dd08      	ble.n	8007d6c <_svfprintf_r+0xdec>
 8007d5a:	4659      	mov	r1, fp
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	aa26      	add	r2, sp, #152	; 0x98
 8007d60:	f003 fdf0 	bl	800b944 <__ssprint_r>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	f040 827b 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007d6a:	a929      	add	r1, sp, #164	; 0xa4
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	3d10      	subs	r5, #16
 8007d70:	e7bf      	b.n	8007cf2 <_svfprintf_r+0xd72>
 8007d72:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	dc73      	bgt.n	8007e60 <_svfprintf_r+0xee0>
 8007d78:	4b37      	ldr	r3, [pc, #220]	; (8007e58 <_svfprintf_r+0xed8>)
 8007d7a:	6023      	str	r3, [r4, #0]
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	441f      	add	r7, r3
 8007d80:	6063      	str	r3, [r4, #4]
 8007d82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d84:	9728      	str	r7, [sp, #160]	; 0xa0
 8007d86:	3301      	adds	r3, #1
 8007d88:	2b07      	cmp	r3, #7
 8007d8a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d8c:	dc3d      	bgt.n	8007e0a <_svfprintf_r+0xe8a>
 8007d8e:	3408      	adds	r4, #8
 8007d90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d92:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007d94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d96:	430a      	orrs	r2, r1
 8007d98:	f008 0101 	and.w	r1, r8, #1
 8007d9c:	430a      	orrs	r2, r1
 8007d9e:	f43f acc3 	beq.w	8007728 <_svfprintf_r+0x7a8>
 8007da2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007da4:	6022      	str	r2, [r4, #0]
 8007da6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007da8:	4413      	add	r3, r2
 8007daa:	9328      	str	r3, [sp, #160]	; 0xa0
 8007dac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007dae:	6062      	str	r2, [r4, #4]
 8007db0:	3301      	adds	r3, #1
 8007db2:	2b07      	cmp	r3, #7
 8007db4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007db6:	dc32      	bgt.n	8007e1e <_svfprintf_r+0xe9e>
 8007db8:	3408      	adds	r4, #8
 8007dba:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007dbc:	2d00      	cmp	r5, #0
 8007dbe:	da1b      	bge.n	8007df8 <_svfprintf_r+0xe78>
 8007dc0:	4623      	mov	r3, r4
 8007dc2:	2710      	movs	r7, #16
 8007dc4:	4e25      	ldr	r6, [pc, #148]	; (8007e5c <_svfprintf_r+0xedc>)
 8007dc6:	426d      	negs	r5, r5
 8007dc8:	2d10      	cmp	r5, #16
 8007dca:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007dce:	f104 0408 	add.w	r4, r4, #8
 8007dd2:	f102 0201 	add.w	r2, r2, #1
 8007dd6:	601e      	str	r6, [r3, #0]
 8007dd8:	dc2b      	bgt.n	8007e32 <_svfprintf_r+0xeb2>
 8007dda:	605d      	str	r5, [r3, #4]
 8007ddc:	2a07      	cmp	r2, #7
 8007dde:	440d      	add	r5, r1
 8007de0:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007de4:	dd08      	ble.n	8007df8 <_svfprintf_r+0xe78>
 8007de6:	4659      	mov	r1, fp
 8007de8:	4648      	mov	r0, r9
 8007dea:	aa26      	add	r2, sp, #152	; 0x98
 8007dec:	f003 fdaa 	bl	800b944 <__ssprint_r>
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f040 8235 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007df6:	ac29      	add	r4, sp, #164	; 0xa4
 8007df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dfc:	6063      	str	r3, [r4, #4]
 8007dfe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e00:	f8c4 a000 	str.w	sl, [r4]
 8007e04:	4413      	add	r3, r2
 8007e06:	9328      	str	r3, [sp, #160]	; 0xa0
 8007e08:	e487      	b.n	800771a <_svfprintf_r+0x79a>
 8007e0a:	4659      	mov	r1, fp
 8007e0c:	4648      	mov	r0, r9
 8007e0e:	aa26      	add	r2, sp, #152	; 0x98
 8007e10:	f003 fd98 	bl	800b944 <__ssprint_r>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f040 8223 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007e1a:	ac29      	add	r4, sp, #164	; 0xa4
 8007e1c:	e7b8      	b.n	8007d90 <_svfprintf_r+0xe10>
 8007e1e:	4659      	mov	r1, fp
 8007e20:	4648      	mov	r0, r9
 8007e22:	aa26      	add	r2, sp, #152	; 0x98
 8007e24:	f003 fd8e 	bl	800b944 <__ssprint_r>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	f040 8219 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007e2e:	ac29      	add	r4, sp, #164	; 0xa4
 8007e30:	e7c3      	b.n	8007dba <_svfprintf_r+0xe3a>
 8007e32:	3110      	adds	r1, #16
 8007e34:	2a07      	cmp	r2, #7
 8007e36:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007e3a:	605f      	str	r7, [r3, #4]
 8007e3c:	dd08      	ble.n	8007e50 <_svfprintf_r+0xed0>
 8007e3e:	4659      	mov	r1, fp
 8007e40:	4648      	mov	r0, r9
 8007e42:	aa26      	add	r2, sp, #152	; 0x98
 8007e44:	f003 fd7e 	bl	800b944 <__ssprint_r>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	f040 8209 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007e4e:	ac29      	add	r4, sp, #164	; 0xa4
 8007e50:	4623      	mov	r3, r4
 8007e52:	3d10      	subs	r5, #16
 8007e54:	e7b8      	b.n	8007dc8 <_svfprintf_r+0xe48>
 8007e56:	bf00      	nop
 8007e58:	0800ddf2 	.word	0x0800ddf2
 8007e5c:	0800de04 	.word	0x0800de04
 8007e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e62:	42ab      	cmp	r3, r5
 8007e64:	bfa8      	it	ge
 8007e66:	462b      	movge	r3, r5
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	9307      	str	r3, [sp, #28]
 8007e6c:	dd0a      	ble.n	8007e84 <_svfprintf_r+0xf04>
 8007e6e:	441f      	add	r7, r3
 8007e70:	e9c4 a300 	strd	sl, r3, [r4]
 8007e74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e76:	9728      	str	r7, [sp, #160]	; 0xa0
 8007e78:	3301      	adds	r3, #1
 8007e7a:	2b07      	cmp	r3, #7
 8007e7c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007e7e:	f300 8085 	bgt.w	8007f8c <_svfprintf_r+0x100c>
 8007e82:	3408      	adds	r4, #8
 8007e84:	9b07      	ldr	r3, [sp, #28]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	bfb4      	ite	lt
 8007e8a:	462f      	movlt	r7, r5
 8007e8c:	1aef      	subge	r7, r5, r3
 8007e8e:	2f00      	cmp	r7, #0
 8007e90:	dd19      	ble.n	8007ec6 <_svfprintf_r+0xf46>
 8007e92:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007e96:	4895      	ldr	r0, [pc, #596]	; (80080ec <_svfprintf_r+0x116c>)
 8007e98:	2f10      	cmp	r7, #16
 8007e9a:	f103 0301 	add.w	r3, r3, #1
 8007e9e:	f104 0108 	add.w	r1, r4, #8
 8007ea2:	6020      	str	r0, [r4, #0]
 8007ea4:	dc7c      	bgt.n	8007fa0 <_svfprintf_r+0x1020>
 8007ea6:	6067      	str	r7, [r4, #4]
 8007ea8:	2b07      	cmp	r3, #7
 8007eaa:	4417      	add	r7, r2
 8007eac:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007eb0:	f340 8089 	ble.w	8007fc6 <_svfprintf_r+0x1046>
 8007eb4:	4659      	mov	r1, fp
 8007eb6:	4648      	mov	r0, r9
 8007eb8:	aa26      	add	r2, sp, #152	; 0x98
 8007eba:	f003 fd43 	bl	800b944 <__ssprint_r>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	f040 81ce 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007ec4:	ac29      	add	r4, sp, #164	; 0xa4
 8007ec6:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8007eca:	4455      	add	r5, sl
 8007ecc:	d009      	beq.n	8007ee2 <_svfprintf_r+0xf62>
 8007ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d17a      	bne.n	8007fca <_svfprintf_r+0x104a>
 8007ed4:	2e00      	cmp	r6, #0
 8007ed6:	d17a      	bne.n	8007fce <_svfprintf_r+0x104e>
 8007ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eda:	4453      	add	r3, sl
 8007edc:	429d      	cmp	r5, r3
 8007ede:	bf28      	it	cs
 8007ee0:	461d      	movcs	r5, r3
 8007ee2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007ee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	db02      	blt.n	8007ef0 <_svfprintf_r+0xf70>
 8007eea:	f018 0f01 	tst.w	r8, #1
 8007eee:	d00e      	beq.n	8007f0e <_svfprintf_r+0xf8e>
 8007ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ef2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ef8:	6063      	str	r3, [r4, #4]
 8007efa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007efc:	4413      	add	r3, r2
 8007efe:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f02:	3301      	adds	r3, #1
 8007f04:	2b07      	cmp	r3, #7
 8007f06:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f08:	f300 80db 	bgt.w	80080c2 <_svfprintf_r+0x1142>
 8007f0c:	3408      	adds	r4, #8
 8007f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f10:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007f12:	eb0a 0203 	add.w	r2, sl, r3
 8007f16:	1b9e      	subs	r6, r3, r6
 8007f18:	1b52      	subs	r2, r2, r5
 8007f1a:	4296      	cmp	r6, r2
 8007f1c:	bfa8      	it	ge
 8007f1e:	4616      	movge	r6, r2
 8007f20:	2e00      	cmp	r6, #0
 8007f22:	dd0b      	ble.n	8007f3c <_svfprintf_r+0xfbc>
 8007f24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f26:	e9c4 5600 	strd	r5, r6, [r4]
 8007f2a:	4433      	add	r3, r6
 8007f2c:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f30:	3301      	adds	r3, #1
 8007f32:	2b07      	cmp	r3, #7
 8007f34:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f36:	f300 80ce 	bgt.w	80080d6 <_svfprintf_r+0x1156>
 8007f3a:	3408      	adds	r4, #8
 8007f3c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007f3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f40:	2e00      	cmp	r6, #0
 8007f42:	eba3 0505 	sub.w	r5, r3, r5
 8007f46:	bfa8      	it	ge
 8007f48:	1bad      	subge	r5, r5, r6
 8007f4a:	2d00      	cmp	r5, #0
 8007f4c:	f77f abec 	ble.w	8007728 <_svfprintf_r+0x7a8>
 8007f50:	2710      	movs	r7, #16
 8007f52:	4e66      	ldr	r6, [pc, #408]	; (80080ec <_svfprintf_r+0x116c>)
 8007f54:	2d10      	cmp	r5, #16
 8007f56:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f5a:	f104 0108 	add.w	r1, r4, #8
 8007f5e:	f103 0301 	add.w	r3, r3, #1
 8007f62:	6026      	str	r6, [r4, #0]
 8007f64:	f77f aece 	ble.w	8007d04 <_svfprintf_r+0xd84>
 8007f68:	3210      	adds	r2, #16
 8007f6a:	2b07      	cmp	r3, #7
 8007f6c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f70:	6067      	str	r7, [r4, #4]
 8007f72:	dd08      	ble.n	8007f86 <_svfprintf_r+0x1006>
 8007f74:	4659      	mov	r1, fp
 8007f76:	4648      	mov	r0, r9
 8007f78:	aa26      	add	r2, sp, #152	; 0x98
 8007f7a:	f003 fce3 	bl	800b944 <__ssprint_r>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	f040 816e 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007f84:	a929      	add	r1, sp, #164	; 0xa4
 8007f86:	460c      	mov	r4, r1
 8007f88:	3d10      	subs	r5, #16
 8007f8a:	e7e3      	b.n	8007f54 <_svfprintf_r+0xfd4>
 8007f8c:	4659      	mov	r1, fp
 8007f8e:	4648      	mov	r0, r9
 8007f90:	aa26      	add	r2, sp, #152	; 0x98
 8007f92:	f003 fcd7 	bl	800b944 <__ssprint_r>
 8007f96:	2800      	cmp	r0, #0
 8007f98:	f040 8162 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007f9c:	ac29      	add	r4, sp, #164	; 0xa4
 8007f9e:	e771      	b.n	8007e84 <_svfprintf_r+0xf04>
 8007fa0:	2010      	movs	r0, #16
 8007fa2:	2b07      	cmp	r3, #7
 8007fa4:	4402      	add	r2, r0
 8007fa6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007faa:	6060      	str	r0, [r4, #4]
 8007fac:	dd08      	ble.n	8007fc0 <_svfprintf_r+0x1040>
 8007fae:	4659      	mov	r1, fp
 8007fb0:	4648      	mov	r0, r9
 8007fb2:	aa26      	add	r2, sp, #152	; 0x98
 8007fb4:	f003 fcc6 	bl	800b944 <__ssprint_r>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	f040 8151 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8007fbe:	a929      	add	r1, sp, #164	; 0xa4
 8007fc0:	460c      	mov	r4, r1
 8007fc2:	3f10      	subs	r7, #16
 8007fc4:	e765      	b.n	8007e92 <_svfprintf_r+0xf12>
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	e77d      	b.n	8007ec6 <_svfprintf_r+0xf46>
 8007fca:	2e00      	cmp	r6, #0
 8007fcc:	d049      	beq.n	8008062 <_svfprintf_r+0x10e2>
 8007fce:	3e01      	subs	r6, #1
 8007fd0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007fd2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fd8:	6063      	str	r3, [r4, #4]
 8007fda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fdc:	4413      	add	r3, r2
 8007fde:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fe0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	2b07      	cmp	r3, #7
 8007fe6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fe8:	dc42      	bgt.n	8008070 <_svfprintf_r+0x10f0>
 8007fea:	3408      	adds	r4, #8
 8007fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ff0:	4453      	add	r3, sl
 8007ff2:	7812      	ldrb	r2, [r2, #0]
 8007ff4:	1b5b      	subs	r3, r3, r5
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	bfa8      	it	ge
 8007ffa:	461a      	movge	r2, r3
 8007ffc:	2a00      	cmp	r2, #0
 8007ffe:	9207      	str	r2, [sp, #28]
 8008000:	dd0a      	ble.n	8008018 <_svfprintf_r+0x1098>
 8008002:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008004:	e9c4 5200 	strd	r5, r2, [r4]
 8008008:	4413      	add	r3, r2
 800800a:	9328      	str	r3, [sp, #160]	; 0xa0
 800800c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800800e:	3301      	adds	r3, #1
 8008010:	2b07      	cmp	r3, #7
 8008012:	9327      	str	r3, [sp, #156]	; 0x9c
 8008014:	dc36      	bgt.n	8008084 <_svfprintf_r+0x1104>
 8008016:	3408      	adds	r4, #8
 8008018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800801a:	781f      	ldrb	r7, [r3, #0]
 800801c:	9b07      	ldr	r3, [sp, #28]
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfa8      	it	ge
 8008022:	1aff      	subge	r7, r7, r3
 8008024:	2f00      	cmp	r7, #0
 8008026:	dd18      	ble.n	800805a <_svfprintf_r+0x10da>
 8008028:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800802c:	482f      	ldr	r0, [pc, #188]	; (80080ec <_svfprintf_r+0x116c>)
 800802e:	2f10      	cmp	r7, #16
 8008030:	f103 0301 	add.w	r3, r3, #1
 8008034:	f104 0108 	add.w	r1, r4, #8
 8008038:	6020      	str	r0, [r4, #0]
 800803a:	dc2d      	bgt.n	8008098 <_svfprintf_r+0x1118>
 800803c:	443a      	add	r2, r7
 800803e:	2b07      	cmp	r3, #7
 8008040:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008044:	6067      	str	r7, [r4, #4]
 8008046:	dd3a      	ble.n	80080be <_svfprintf_r+0x113e>
 8008048:	4659      	mov	r1, fp
 800804a:	4648      	mov	r0, r9
 800804c:	aa26      	add	r2, sp, #152	; 0x98
 800804e:	f003 fc79 	bl	800b944 <__ssprint_r>
 8008052:	2800      	cmp	r0, #0
 8008054:	f040 8104 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8008058:	ac29      	add	r4, sp, #164	; 0xa4
 800805a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	441d      	add	r5, r3
 8008060:	e735      	b.n	8007ece <_svfprintf_r+0xf4e>
 8008062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008064:	3b01      	subs	r3, #1
 8008066:	930d      	str	r3, [sp, #52]	; 0x34
 8008068:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800806a:	3b01      	subs	r3, #1
 800806c:	930c      	str	r3, [sp, #48]	; 0x30
 800806e:	e7af      	b.n	8007fd0 <_svfprintf_r+0x1050>
 8008070:	4659      	mov	r1, fp
 8008072:	4648      	mov	r0, r9
 8008074:	aa26      	add	r2, sp, #152	; 0x98
 8008076:	f003 fc65 	bl	800b944 <__ssprint_r>
 800807a:	2800      	cmp	r0, #0
 800807c:	f040 80f0 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8008080:	ac29      	add	r4, sp, #164	; 0xa4
 8008082:	e7b3      	b.n	8007fec <_svfprintf_r+0x106c>
 8008084:	4659      	mov	r1, fp
 8008086:	4648      	mov	r0, r9
 8008088:	aa26      	add	r2, sp, #152	; 0x98
 800808a:	f003 fc5b 	bl	800b944 <__ssprint_r>
 800808e:	2800      	cmp	r0, #0
 8008090:	f040 80e6 	bne.w	8008260 <_svfprintf_r+0x12e0>
 8008094:	ac29      	add	r4, sp, #164	; 0xa4
 8008096:	e7bf      	b.n	8008018 <_svfprintf_r+0x1098>
 8008098:	2010      	movs	r0, #16
 800809a:	2b07      	cmp	r3, #7
 800809c:	4402      	add	r2, r0
 800809e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080a2:	6060      	str	r0, [r4, #4]
 80080a4:	dd08      	ble.n	80080b8 <_svfprintf_r+0x1138>
 80080a6:	4659      	mov	r1, fp
 80080a8:	4648      	mov	r0, r9
 80080aa:	aa26      	add	r2, sp, #152	; 0x98
 80080ac:	f003 fc4a 	bl	800b944 <__ssprint_r>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	f040 80d5 	bne.w	8008260 <_svfprintf_r+0x12e0>
 80080b6:	a929      	add	r1, sp, #164	; 0xa4
 80080b8:	460c      	mov	r4, r1
 80080ba:	3f10      	subs	r7, #16
 80080bc:	e7b4      	b.n	8008028 <_svfprintf_r+0x10a8>
 80080be:	460c      	mov	r4, r1
 80080c0:	e7cb      	b.n	800805a <_svfprintf_r+0x10da>
 80080c2:	4659      	mov	r1, fp
 80080c4:	4648      	mov	r0, r9
 80080c6:	aa26      	add	r2, sp, #152	; 0x98
 80080c8:	f003 fc3c 	bl	800b944 <__ssprint_r>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	f040 80c7 	bne.w	8008260 <_svfprintf_r+0x12e0>
 80080d2:	ac29      	add	r4, sp, #164	; 0xa4
 80080d4:	e71b      	b.n	8007f0e <_svfprintf_r+0xf8e>
 80080d6:	4659      	mov	r1, fp
 80080d8:	4648      	mov	r0, r9
 80080da:	aa26      	add	r2, sp, #152	; 0x98
 80080dc:	f003 fc32 	bl	800b944 <__ssprint_r>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	f040 80bd 	bne.w	8008260 <_svfprintf_r+0x12e0>
 80080e6:	ac29      	add	r4, sp, #164	; 0xa4
 80080e8:	e728      	b.n	8007f3c <_svfprintf_r+0xfbc>
 80080ea:	bf00      	nop
 80080ec:	0800de04 	.word	0x0800de04
 80080f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080f4:	2a01      	cmp	r2, #1
 80080f6:	f107 0701 	add.w	r7, r7, #1
 80080fa:	f103 0301 	add.w	r3, r3, #1
 80080fe:	f104 0508 	add.w	r5, r4, #8
 8008102:	dc02      	bgt.n	800810a <_svfprintf_r+0x118a>
 8008104:	f018 0f01 	tst.w	r8, #1
 8008108:	d07e      	beq.n	8008208 <_svfprintf_r+0x1288>
 800810a:	2201      	movs	r2, #1
 800810c:	2b07      	cmp	r3, #7
 800810e:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008112:	f8c4 a000 	str.w	sl, [r4]
 8008116:	6062      	str	r2, [r4, #4]
 8008118:	dd08      	ble.n	800812c <_svfprintf_r+0x11ac>
 800811a:	4659      	mov	r1, fp
 800811c:	4648      	mov	r0, r9
 800811e:	aa26      	add	r2, sp, #152	; 0x98
 8008120:	f003 fc10 	bl	800b944 <__ssprint_r>
 8008124:	2800      	cmp	r0, #0
 8008126:	f040 809b 	bne.w	8008260 <_svfprintf_r+0x12e0>
 800812a:	ad29      	add	r5, sp, #164	; 0xa4
 800812c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800812e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008134:	606b      	str	r3, [r5, #4]
 8008136:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008138:	4413      	add	r3, r2
 800813a:	9328      	str	r3, [sp, #160]	; 0xa0
 800813c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800813e:	3301      	adds	r3, #1
 8008140:	2b07      	cmp	r3, #7
 8008142:	9327      	str	r3, [sp, #156]	; 0x9c
 8008144:	dc32      	bgt.n	80081ac <_svfprintf_r+0x122c>
 8008146:	3508      	adds	r5, #8
 8008148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800814a:	2200      	movs	r2, #0
 800814c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008150:	1e5c      	subs	r4, r3, #1
 8008152:	2300      	movs	r3, #0
 8008154:	f7f8 fc28 	bl	80009a8 <__aeabi_dcmpeq>
 8008158:	2800      	cmp	r0, #0
 800815a:	d130      	bne.n	80081be <_svfprintf_r+0x123e>
 800815c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800815e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008160:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008162:	3101      	adds	r1, #1
 8008164:	3b01      	subs	r3, #1
 8008166:	f10a 0001 	add.w	r0, sl, #1
 800816a:	4413      	add	r3, r2
 800816c:	2907      	cmp	r1, #7
 800816e:	e9c5 0400 	strd	r0, r4, [r5]
 8008172:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008176:	dd50      	ble.n	800821a <_svfprintf_r+0x129a>
 8008178:	4659      	mov	r1, fp
 800817a:	4648      	mov	r0, r9
 800817c:	aa26      	add	r2, sp, #152	; 0x98
 800817e:	f003 fbe1 	bl	800b944 <__ssprint_r>
 8008182:	2800      	cmp	r0, #0
 8008184:	d16c      	bne.n	8008260 <_svfprintf_r+0x12e0>
 8008186:	ad29      	add	r5, sp, #164	; 0xa4
 8008188:	ab22      	add	r3, sp, #136	; 0x88
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800818e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008190:	606b      	str	r3, [r5, #4]
 8008192:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008194:	4413      	add	r3, r2
 8008196:	9328      	str	r3, [sp, #160]	; 0xa0
 8008198:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800819a:	3301      	adds	r3, #1
 800819c:	2b07      	cmp	r3, #7
 800819e:	9327      	str	r3, [sp, #156]	; 0x9c
 80081a0:	f73f adb7 	bgt.w	8007d12 <_svfprintf_r+0xd92>
 80081a4:	f105 0408 	add.w	r4, r5, #8
 80081a8:	f7ff babe 	b.w	8007728 <_svfprintf_r+0x7a8>
 80081ac:	4659      	mov	r1, fp
 80081ae:	4648      	mov	r0, r9
 80081b0:	aa26      	add	r2, sp, #152	; 0x98
 80081b2:	f003 fbc7 	bl	800b944 <__ssprint_r>
 80081b6:	2800      	cmp	r0, #0
 80081b8:	d152      	bne.n	8008260 <_svfprintf_r+0x12e0>
 80081ba:	ad29      	add	r5, sp, #164	; 0xa4
 80081bc:	e7c4      	b.n	8008148 <_svfprintf_r+0x11c8>
 80081be:	2c00      	cmp	r4, #0
 80081c0:	dde2      	ble.n	8008188 <_svfprintf_r+0x1208>
 80081c2:	2710      	movs	r7, #16
 80081c4:	4e56      	ldr	r6, [pc, #344]	; (8008320 <_svfprintf_r+0x13a0>)
 80081c6:	2c10      	cmp	r4, #16
 80081c8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80081cc:	f105 0108 	add.w	r1, r5, #8
 80081d0:	f103 0301 	add.w	r3, r3, #1
 80081d4:	602e      	str	r6, [r5, #0]
 80081d6:	dc07      	bgt.n	80081e8 <_svfprintf_r+0x1268>
 80081d8:	606c      	str	r4, [r5, #4]
 80081da:	2b07      	cmp	r3, #7
 80081dc:	4414      	add	r4, r2
 80081de:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80081e2:	dcc9      	bgt.n	8008178 <_svfprintf_r+0x11f8>
 80081e4:	460d      	mov	r5, r1
 80081e6:	e7cf      	b.n	8008188 <_svfprintf_r+0x1208>
 80081e8:	3210      	adds	r2, #16
 80081ea:	2b07      	cmp	r3, #7
 80081ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80081f0:	606f      	str	r7, [r5, #4]
 80081f2:	dd06      	ble.n	8008202 <_svfprintf_r+0x1282>
 80081f4:	4659      	mov	r1, fp
 80081f6:	4648      	mov	r0, r9
 80081f8:	aa26      	add	r2, sp, #152	; 0x98
 80081fa:	f003 fba3 	bl	800b944 <__ssprint_r>
 80081fe:	bb78      	cbnz	r0, 8008260 <_svfprintf_r+0x12e0>
 8008200:	a929      	add	r1, sp, #164	; 0xa4
 8008202:	460d      	mov	r5, r1
 8008204:	3c10      	subs	r4, #16
 8008206:	e7de      	b.n	80081c6 <_svfprintf_r+0x1246>
 8008208:	2201      	movs	r2, #1
 800820a:	2b07      	cmp	r3, #7
 800820c:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008210:	f8c4 a000 	str.w	sl, [r4]
 8008214:	6062      	str	r2, [r4, #4]
 8008216:	ddb7      	ble.n	8008188 <_svfprintf_r+0x1208>
 8008218:	e7ae      	b.n	8008178 <_svfprintf_r+0x11f8>
 800821a:	3508      	adds	r5, #8
 800821c:	e7b4      	b.n	8008188 <_svfprintf_r+0x1208>
 800821e:	460c      	mov	r4, r1
 8008220:	f7ff ba82 	b.w	8007728 <_svfprintf_r+0x7a8>
 8008224:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008228:	1a9d      	subs	r5, r3, r2
 800822a:	2d00      	cmp	r5, #0
 800822c:	f77f aa80 	ble.w	8007730 <_svfprintf_r+0x7b0>
 8008230:	2710      	movs	r7, #16
 8008232:	4e3c      	ldr	r6, [pc, #240]	; (8008324 <_svfprintf_r+0x13a4>)
 8008234:	2d10      	cmp	r5, #16
 8008236:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800823a:	6026      	str	r6, [r4, #0]
 800823c:	f103 0301 	add.w	r3, r3, #1
 8008240:	dc18      	bgt.n	8008274 <_svfprintf_r+0x12f4>
 8008242:	6065      	str	r5, [r4, #4]
 8008244:	2b07      	cmp	r3, #7
 8008246:	4415      	add	r5, r2
 8008248:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800824c:	f77f aa70 	ble.w	8007730 <_svfprintf_r+0x7b0>
 8008250:	4659      	mov	r1, fp
 8008252:	4648      	mov	r0, r9
 8008254:	aa26      	add	r2, sp, #152	; 0x98
 8008256:	f003 fb75 	bl	800b944 <__ssprint_r>
 800825a:	2800      	cmp	r0, #0
 800825c:	f43f aa68 	beq.w	8007730 <_svfprintf_r+0x7b0>
 8008260:	9b08      	ldr	r3, [sp, #32]
 8008262:	2b00      	cmp	r3, #0
 8008264:	f43f a88d 	beq.w	8007382 <_svfprintf_r+0x402>
 8008268:	4619      	mov	r1, r3
 800826a:	4648      	mov	r0, r9
 800826c:	f002 fb32 	bl	800a8d4 <_free_r>
 8008270:	f7ff b887 	b.w	8007382 <_svfprintf_r+0x402>
 8008274:	3210      	adds	r2, #16
 8008276:	2b07      	cmp	r3, #7
 8008278:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800827c:	6067      	str	r7, [r4, #4]
 800827e:	dc02      	bgt.n	8008286 <_svfprintf_r+0x1306>
 8008280:	3408      	adds	r4, #8
 8008282:	3d10      	subs	r5, #16
 8008284:	e7d6      	b.n	8008234 <_svfprintf_r+0x12b4>
 8008286:	4659      	mov	r1, fp
 8008288:	4648      	mov	r0, r9
 800828a:	aa26      	add	r2, sp, #152	; 0x98
 800828c:	f003 fb5a 	bl	800b944 <__ssprint_r>
 8008290:	2800      	cmp	r0, #0
 8008292:	d1e5      	bne.n	8008260 <_svfprintf_r+0x12e0>
 8008294:	ac29      	add	r4, sp, #164	; 0xa4
 8008296:	e7f4      	b.n	8008282 <_svfprintf_r+0x1302>
 8008298:	4648      	mov	r0, r9
 800829a:	9908      	ldr	r1, [sp, #32]
 800829c:	f002 fb1a 	bl	800a8d4 <_free_r>
 80082a0:	f7ff ba5e 	b.w	8007760 <_svfprintf_r+0x7e0>
 80082a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f43f a86b 	beq.w	8007382 <_svfprintf_r+0x402>
 80082ac:	4659      	mov	r1, fp
 80082ae:	4648      	mov	r0, r9
 80082b0:	aa26      	add	r2, sp, #152	; 0x98
 80082b2:	f003 fb47 	bl	800b944 <__ssprint_r>
 80082b6:	f7ff b864 	b.w	8007382 <_svfprintf_r+0x402>
 80082ba:	ea56 0207 	orrs.w	r2, r6, r7
 80082be:	f8cd 8020 	str.w	r8, [sp, #32]
 80082c2:	f43f ab70 	beq.w	80079a6 <_svfprintf_r+0xa26>
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	f43f ac0d 	beq.w	8007ae6 <_svfprintf_r+0xb66>
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 80082d2:	f43f ac55 	beq.w	8007b80 <_svfprintf_r+0xc00>
 80082d6:	f006 0307 	and.w	r3, r6, #7
 80082da:	08f6      	lsrs	r6, r6, #3
 80082dc:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80082e0:	08ff      	lsrs	r7, r7, #3
 80082e2:	3330      	adds	r3, #48	; 0x30
 80082e4:	ea56 0107 	orrs.w	r1, r6, r7
 80082e8:	4652      	mov	r2, sl
 80082ea:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80082ee:	d1f2      	bne.n	80082d6 <_svfprintf_r+0x1356>
 80082f0:	9908      	ldr	r1, [sp, #32]
 80082f2:	07c9      	lsls	r1, r1, #31
 80082f4:	d506      	bpl.n	8008304 <_svfprintf_r+0x1384>
 80082f6:	2b30      	cmp	r3, #48	; 0x30
 80082f8:	d004      	beq.n	8008304 <_svfprintf_r+0x1384>
 80082fa:	2330      	movs	r3, #48	; 0x30
 80082fc:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008300:	f1a2 0a02 	sub.w	sl, r2, #2
 8008304:	ab52      	add	r3, sp, #328	; 0x148
 8008306:	eba3 030a 	sub.w	r3, r3, sl
 800830a:	9f07      	ldr	r7, [sp, #28]
 800830c:	9307      	str	r3, [sp, #28]
 800830e:	2300      	movs	r3, #0
 8008310:	461e      	mov	r6, r3
 8008312:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008316:	9308      	str	r3, [sp, #32]
 8008318:	461d      	mov	r5, r3
 800831a:	930c      	str	r3, [sp, #48]	; 0x30
 800831c:	f7ff b946 	b.w	80075ac <_svfprintf_r+0x62c>
 8008320:	0800de04 	.word	0x0800de04
 8008324:	0800ddf4 	.word	0x0800ddf4

08008328 <sysconf>:
 8008328:	2808      	cmp	r0, #8
 800832a:	b508      	push	{r3, lr}
 800832c:	d006      	beq.n	800833c <sysconf+0x14>
 800832e:	f7fe fadb 	bl	80068e8 <__errno>
 8008332:	2316      	movs	r3, #22
 8008334:	6003      	str	r3, [r0, #0]
 8008336:	f04f 30ff 	mov.w	r0, #4294967295
 800833a:	bd08      	pop	{r3, pc}
 800833c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008340:	e7fb      	b.n	800833a <sysconf+0x12>
	...

08008344 <_vfprintf_r>:
 8008344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008348:	b0d3      	sub	sp, #332	; 0x14c
 800834a:	468a      	mov	sl, r1
 800834c:	4691      	mov	r9, r2
 800834e:	461c      	mov	r4, r3
 8008350:	461e      	mov	r6, r3
 8008352:	4680      	mov	r8, r0
 8008354:	f002 fce6 	bl	800ad24 <_localeconv_r>
 8008358:	6803      	ldr	r3, [r0, #0]
 800835a:	4618      	mov	r0, r3
 800835c:	9317      	str	r3, [sp, #92]	; 0x5c
 800835e:	f7f7 fef7 	bl	8000150 <strlen>
 8008362:	9012      	str	r0, [sp, #72]	; 0x48
 8008364:	f1b8 0f00 	cmp.w	r8, #0
 8008368:	d005      	beq.n	8008376 <_vfprintf_r+0x32>
 800836a:	f8d8 3038 	ldr.w	r3, [r8, #56]	; 0x38
 800836e:	b913      	cbnz	r3, 8008376 <_vfprintf_r+0x32>
 8008370:	4640      	mov	r0, r8
 8008372:	f002 fa1f 	bl	800a7b4 <__sinit>
 8008376:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800837a:	07d8      	lsls	r0, r3, #31
 800837c:	d407      	bmi.n	800838e <_vfprintf_r+0x4a>
 800837e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008382:	0599      	lsls	r1, r3, #22
 8008384:	d403      	bmi.n	800838e <_vfprintf_r+0x4a>
 8008386:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800838a:	f002 fcd1 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800838e:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8008392:	049a      	lsls	r2, r3, #18
 8008394:	d409      	bmi.n	80083aa <_vfprintf_r+0x66>
 8008396:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800839a:	f8aa 300c 	strh.w	r3, [sl, #12]
 800839e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80083a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083a6:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80083aa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80083ae:	071b      	lsls	r3, r3, #28
 80083b0:	d502      	bpl.n	80083b8 <_vfprintf_r+0x74>
 80083b2:	f8da 3010 	ldr.w	r3, [sl, #16]
 80083b6:	b9c3      	cbnz	r3, 80083ea <_vfprintf_r+0xa6>
 80083b8:	4651      	mov	r1, sl
 80083ba:	4640      	mov	r0, r8
 80083bc:	f001 fa5a 	bl	8009874 <__swsetup_r>
 80083c0:	b198      	cbz	r0, 80083ea <_vfprintf_r+0xa6>
 80083c2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80083c6:	07df      	lsls	r7, r3, #31
 80083c8:	d506      	bpl.n	80083d8 <_vfprintf_r+0x94>
 80083ca:	f04f 33ff 	mov.w	r3, #4294967295
 80083ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80083d0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80083d2:	b053      	add	sp, #332	; 0x14c
 80083d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80083dc:	059e      	lsls	r6, r3, #22
 80083de:	d4f4      	bmi.n	80083ca <_vfprintf_r+0x86>
 80083e0:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80083e4:	f002 fca5 	bl	800ad32 <__retarget_lock_release_recursive>
 80083e8:	e7ef      	b.n	80083ca <_vfprintf_r+0x86>
 80083ea:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80083ee:	f003 021a 	and.w	r2, r3, #26
 80083f2:	2a0a      	cmp	r2, #10
 80083f4:	d116      	bne.n	8008424 <_vfprintf_r+0xe0>
 80083f6:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80083fa:	2a00      	cmp	r2, #0
 80083fc:	db12      	blt.n	8008424 <_vfprintf_r+0xe0>
 80083fe:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8008402:	07d5      	lsls	r5, r2, #31
 8008404:	d405      	bmi.n	8008412 <_vfprintf_r+0xce>
 8008406:	0598      	lsls	r0, r3, #22
 8008408:	d403      	bmi.n	8008412 <_vfprintf_r+0xce>
 800840a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800840e:	f002 fc90 	bl	800ad32 <__retarget_lock_release_recursive>
 8008412:	4623      	mov	r3, r4
 8008414:	464a      	mov	r2, r9
 8008416:	4651      	mov	r1, sl
 8008418:	4640      	mov	r0, r8
 800841a:	b053      	add	sp, #332	; 0x14c
 800841c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008420:	f001 b9ae 	b.w	8009780 <__sbprintf>
 8008424:	2500      	movs	r5, #0
 8008426:	2200      	movs	r2, #0
 8008428:	2300      	movs	r3, #0
 800842a:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800842e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008432:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8008436:	ac29      	add	r4, sp, #164	; 0xa4
 8008438:	9426      	str	r4, [sp, #152]	; 0x98
 800843a:	9509      	str	r5, [sp, #36]	; 0x24
 800843c:	950e      	str	r5, [sp, #56]	; 0x38
 800843e:	9516      	str	r5, [sp, #88]	; 0x58
 8008440:	9518      	str	r5, [sp, #96]	; 0x60
 8008442:	9513      	str	r5, [sp, #76]	; 0x4c
 8008444:	464b      	mov	r3, r9
 8008446:	461d      	mov	r5, r3
 8008448:	f813 2b01 	ldrb.w	r2, [r3], #1
 800844c:	b10a      	cbz	r2, 8008452 <_vfprintf_r+0x10e>
 800844e:	2a25      	cmp	r2, #37	; 0x25
 8008450:	d1f9      	bne.n	8008446 <_vfprintf_r+0x102>
 8008452:	ebb5 0709 	subs.w	r7, r5, r9
 8008456:	d00d      	beq.n	8008474 <_vfprintf_r+0x130>
 8008458:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800845a:	e9c4 9700 	strd	r9, r7, [r4]
 800845e:	443b      	add	r3, r7
 8008460:	9328      	str	r3, [sp, #160]	; 0xa0
 8008462:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008464:	3301      	adds	r3, #1
 8008466:	2b07      	cmp	r3, #7
 8008468:	9327      	str	r3, [sp, #156]	; 0x9c
 800846a:	dc79      	bgt.n	8008560 <_vfprintf_r+0x21c>
 800846c:	3408      	adds	r4, #8
 800846e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008470:	443b      	add	r3, r7
 8008472:	9313      	str	r3, [sp, #76]	; 0x4c
 8008474:	782b      	ldrb	r3, [r5, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	f001 813e 	beq.w	80096f8 <_vfprintf_r+0x13b4>
 800847c:	2300      	movs	r3, #0
 800847e:	f04f 32ff 	mov.w	r2, #4294967295
 8008482:	469b      	mov	fp, r3
 8008484:	270a      	movs	r7, #10
 8008486:	212b      	movs	r1, #43	; 0x2b
 8008488:	3501      	adds	r5, #1
 800848a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800848e:	9207      	str	r2, [sp, #28]
 8008490:	9314      	str	r3, [sp, #80]	; 0x50
 8008492:	462b      	mov	r3, r5
 8008494:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008498:	920a      	str	r2, [sp, #40]	; 0x28
 800849a:	930f      	str	r3, [sp, #60]	; 0x3c
 800849c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800849e:	3b20      	subs	r3, #32
 80084a0:	2b5a      	cmp	r3, #90	; 0x5a
 80084a2:	f200 85b3 	bhi.w	800900c <_vfprintf_r+0xcc8>
 80084a6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80084aa:	007e      	.short	0x007e
 80084ac:	05b105b1 	.word	0x05b105b1
 80084b0:	05b10086 	.word	0x05b10086
 80084b4:	05b105b1 	.word	0x05b105b1
 80084b8:	05b10065 	.word	0x05b10065
 80084bc:	008905b1 	.word	0x008905b1
 80084c0:	05b10093 	.word	0x05b10093
 80084c4:	00960090 	.word	0x00960090
 80084c8:	00b205b1 	.word	0x00b205b1
 80084cc:	00b500b5 	.word	0x00b500b5
 80084d0:	00b500b5 	.word	0x00b500b5
 80084d4:	00b500b5 	.word	0x00b500b5
 80084d8:	00b500b5 	.word	0x00b500b5
 80084dc:	05b100b5 	.word	0x05b100b5
 80084e0:	05b105b1 	.word	0x05b105b1
 80084e4:	05b105b1 	.word	0x05b105b1
 80084e8:	05b105b1 	.word	0x05b105b1
 80084ec:	05b10124 	.word	0x05b10124
 80084f0:	00f500e2 	.word	0x00f500e2
 80084f4:	01240124 	.word	0x01240124
 80084f8:	05b10124 	.word	0x05b10124
 80084fc:	05b105b1 	.word	0x05b105b1
 8008500:	00c505b1 	.word	0x00c505b1
 8008504:	05b105b1 	.word	0x05b105b1
 8008508:	05b1048b 	.word	0x05b1048b
 800850c:	05b105b1 	.word	0x05b105b1
 8008510:	05b104d5 	.word	0x05b104d5
 8008514:	05b104f6 	.word	0x05b104f6
 8008518:	051805b1 	.word	0x051805b1
 800851c:	05b105b1 	.word	0x05b105b1
 8008520:	05b105b1 	.word	0x05b105b1
 8008524:	05b105b1 	.word	0x05b105b1
 8008528:	05b105b1 	.word	0x05b105b1
 800852c:	05b10124 	.word	0x05b10124
 8008530:	00f700e2 	.word	0x00f700e2
 8008534:	01240124 	.word	0x01240124
 8008538:	00c80124 	.word	0x00c80124
 800853c:	00dc00f7 	.word	0x00dc00f7
 8008540:	00d505b1 	.word	0x00d505b1
 8008544:	046605b1 	.word	0x046605b1
 8008548:	04c3048d 	.word	0x04c3048d
 800854c:	05b100dc 	.word	0x05b100dc
 8008550:	007c04d5 	.word	0x007c04d5
 8008554:	05b104f8 	.word	0x05b104f8
 8008558:	053705b1 	.word	0x053705b1
 800855c:	007c05b1 	.word	0x007c05b1
 8008560:	4651      	mov	r1, sl
 8008562:	4640      	mov	r0, r8
 8008564:	aa26      	add	r2, sp, #152	; 0x98
 8008566:	f003 fa68 	bl	800ba3a <__sprint_r>
 800856a:	2800      	cmp	r0, #0
 800856c:	f040 812d 	bne.w	80087ca <_vfprintf_r+0x486>
 8008570:	ac29      	add	r4, sp, #164	; 0xa4
 8008572:	e77c      	b.n	800846e <_vfprintf_r+0x12a>
 8008574:	4640      	mov	r0, r8
 8008576:	f002 fbd5 	bl	800ad24 <_localeconv_r>
 800857a:	6843      	ldr	r3, [r0, #4]
 800857c:	4618      	mov	r0, r3
 800857e:	9318      	str	r3, [sp, #96]	; 0x60
 8008580:	f7f7 fde6 	bl	8000150 <strlen>
 8008584:	9016      	str	r0, [sp, #88]	; 0x58
 8008586:	4640      	mov	r0, r8
 8008588:	f002 fbcc 	bl	800ad24 <_localeconv_r>
 800858c:	6883      	ldr	r3, [r0, #8]
 800858e:	212b      	movs	r1, #43	; 0x2b
 8008590:	930e      	str	r3, [sp, #56]	; 0x38
 8008592:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008594:	b12b      	cbz	r3, 80085a2 <_vfprintf_r+0x25e>
 8008596:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008598:	b11b      	cbz	r3, 80085a2 <_vfprintf_r+0x25e>
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	b10b      	cbz	r3, 80085a2 <_vfprintf_r+0x25e>
 800859e:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80085a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80085a4:	e775      	b.n	8008492 <_vfprintf_r+0x14e>
 80085a6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1f9      	bne.n	80085a2 <_vfprintf_r+0x25e>
 80085ae:	2320      	movs	r3, #32
 80085b0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80085b4:	e7f5      	b.n	80085a2 <_vfprintf_r+0x25e>
 80085b6:	f04b 0b01 	orr.w	fp, fp, #1
 80085ba:	e7f2      	b.n	80085a2 <_vfprintf_r+0x25e>
 80085bc:	f856 3b04 	ldr.w	r3, [r6], #4
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	9314      	str	r3, [sp, #80]	; 0x50
 80085c4:	daed      	bge.n	80085a2 <_vfprintf_r+0x25e>
 80085c6:	425b      	negs	r3, r3
 80085c8:	9314      	str	r3, [sp, #80]	; 0x50
 80085ca:	f04b 0b04 	orr.w	fp, fp, #4
 80085ce:	e7e8      	b.n	80085a2 <_vfprintf_r+0x25e>
 80085d0:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80085d4:	e7e5      	b.n	80085a2 <_vfprintf_r+0x25e>
 80085d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085dc:	2a2a      	cmp	r2, #42	; 0x2a
 80085de:	920a      	str	r2, [sp, #40]	; 0x28
 80085e0:	d112      	bne.n	8008608 <_vfprintf_r+0x2c4>
 80085e2:	f856 0b04 	ldr.w	r0, [r6], #4
 80085e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80085e8:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80085ec:	9207      	str	r2, [sp, #28]
 80085ee:	e7d8      	b.n	80085a2 <_vfprintf_r+0x25e>
 80085f0:	9807      	ldr	r0, [sp, #28]
 80085f2:	fb07 2200 	mla	r2, r7, r0, r2
 80085f6:	9207      	str	r2, [sp, #28]
 80085f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085fc:	920a      	str	r2, [sp, #40]	; 0x28
 80085fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008600:	3a30      	subs	r2, #48	; 0x30
 8008602:	2a09      	cmp	r2, #9
 8008604:	d9f4      	bls.n	80085f0 <_vfprintf_r+0x2ac>
 8008606:	e748      	b.n	800849a <_vfprintf_r+0x156>
 8008608:	2200      	movs	r2, #0
 800860a:	9207      	str	r2, [sp, #28]
 800860c:	e7f7      	b.n	80085fe <_vfprintf_r+0x2ba>
 800860e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8008612:	e7c6      	b.n	80085a2 <_vfprintf_r+0x25e>
 8008614:	2200      	movs	r2, #0
 8008616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008618:	9214      	str	r2, [sp, #80]	; 0x50
 800861a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800861c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800861e:	3a30      	subs	r2, #48	; 0x30
 8008620:	fb07 2200 	mla	r2, r7, r0, r2
 8008624:	9214      	str	r2, [sp, #80]	; 0x50
 8008626:	f813 2b01 	ldrb.w	r2, [r3], #1
 800862a:	920a      	str	r2, [sp, #40]	; 0x28
 800862c:	3a30      	subs	r2, #48	; 0x30
 800862e:	2a09      	cmp	r2, #9
 8008630:	d9f3      	bls.n	800861a <_vfprintf_r+0x2d6>
 8008632:	e732      	b.n	800849a <_vfprintf_r+0x156>
 8008634:	f04b 0b08 	orr.w	fp, fp, #8
 8008638:	e7b3      	b.n	80085a2 <_vfprintf_r+0x25e>
 800863a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	2b68      	cmp	r3, #104	; 0x68
 8008640:	bf01      	itttt	eq
 8008642:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008644:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8008648:	3301      	addeq	r3, #1
 800864a:	930f      	streq	r3, [sp, #60]	; 0x3c
 800864c:	bf18      	it	ne
 800864e:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8008652:	e7a6      	b.n	80085a2 <_vfprintf_r+0x25e>
 8008654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	2b6c      	cmp	r3, #108	; 0x6c
 800865a:	d105      	bne.n	8008668 <_vfprintf_r+0x324>
 800865c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800865e:	3301      	adds	r3, #1
 8008660:	930f      	str	r3, [sp, #60]	; 0x3c
 8008662:	f04b 0b20 	orr.w	fp, fp, #32
 8008666:	e79c      	b.n	80085a2 <_vfprintf_r+0x25e>
 8008668:	f04b 0b10 	orr.w	fp, fp, #16
 800866c:	e799      	b.n	80085a2 <_vfprintf_r+0x25e>
 800866e:	4632      	mov	r2, r6
 8008670:	2000      	movs	r0, #0
 8008672:	f852 3b04 	ldr.w	r3, [r2], #4
 8008676:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800867a:	920b      	str	r2, [sp, #44]	; 0x2c
 800867c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008680:	2301      	movs	r3, #1
 8008682:	4606      	mov	r6, r0
 8008684:	4605      	mov	r5, r0
 8008686:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800868a:	9008      	str	r0, [sp, #32]
 800868c:	9307      	str	r3, [sp, #28]
 800868e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008692:	e1ba      	b.n	8008a0a <_vfprintf_r+0x6c6>
 8008694:	f04b 0b10 	orr.w	fp, fp, #16
 8008698:	f01b 0f20 	tst.w	fp, #32
 800869c:	d011      	beq.n	80086c2 <_vfprintf_r+0x37e>
 800869e:	3607      	adds	r6, #7
 80086a0:	f026 0307 	bic.w	r3, r6, #7
 80086a4:	461a      	mov	r2, r3
 80086a6:	f852 6b08 	ldr.w	r6, [r2], #8
 80086aa:	685d      	ldr	r5, [r3, #4]
 80086ac:	920b      	str	r2, [sp, #44]	; 0x2c
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	da05      	bge.n	80086be <_vfprintf_r+0x37a>
 80086b2:	232d      	movs	r3, #45	; 0x2d
 80086b4:	4276      	negs	r6, r6
 80086b6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80086ba:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80086be:	2301      	movs	r3, #1
 80086c0:	e391      	b.n	8008de6 <_vfprintf_r+0xaa2>
 80086c2:	4633      	mov	r3, r6
 80086c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80086c8:	f01b 0f10 	tst.w	fp, #16
 80086cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80086ce:	d002      	beq.n	80086d6 <_vfprintf_r+0x392>
 80086d0:	462e      	mov	r6, r5
 80086d2:	17ed      	asrs	r5, r5, #31
 80086d4:	e7eb      	b.n	80086ae <_vfprintf_r+0x36a>
 80086d6:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80086da:	d003      	beq.n	80086e4 <_vfprintf_r+0x3a0>
 80086dc:	b22e      	sxth	r6, r5
 80086de:	f345 35c0 	sbfx	r5, r5, #15, #1
 80086e2:	e7e4      	b.n	80086ae <_vfprintf_r+0x36a>
 80086e4:	f41b 7f00 	tst.w	fp, #512	; 0x200
 80086e8:	d0f2      	beq.n	80086d0 <_vfprintf_r+0x38c>
 80086ea:	b26e      	sxtb	r6, r5
 80086ec:	f345 15c0 	sbfx	r5, r5, #7, #1
 80086f0:	e7dd      	b.n	80086ae <_vfprintf_r+0x36a>
 80086f2:	3607      	adds	r6, #7
 80086f4:	f026 0307 	bic.w	r3, r6, #7
 80086f8:	4619      	mov	r1, r3
 80086fa:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80086fe:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008702:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008706:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800870a:	910b      	str	r1, [sp, #44]	; 0x2c
 800870c:	f04f 32ff 	mov.w	r2, #4294967295
 8008710:	4630      	mov	r0, r6
 8008712:	4629      	mov	r1, r5
 8008714:	4b3e      	ldr	r3, [pc, #248]	; (8008810 <_vfprintf_r+0x4cc>)
 8008716:	f7f8 f979 	bl	8000a0c <__aeabi_dcmpun>
 800871a:	bb10      	cbnz	r0, 8008762 <_vfprintf_r+0x41e>
 800871c:	f04f 32ff 	mov.w	r2, #4294967295
 8008720:	4630      	mov	r0, r6
 8008722:	4629      	mov	r1, r5
 8008724:	4b3a      	ldr	r3, [pc, #232]	; (8008810 <_vfprintf_r+0x4cc>)
 8008726:	f7f8 f953 	bl	80009d0 <__aeabi_dcmple>
 800872a:	b9d0      	cbnz	r0, 8008762 <_vfprintf_r+0x41e>
 800872c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008730:	2200      	movs	r2, #0
 8008732:	2300      	movs	r3, #0
 8008734:	f7f8 f942 	bl	80009bc <__aeabi_dcmplt>
 8008738:	b110      	cbz	r0, 8008740 <_vfprintf_r+0x3fc>
 800873a:	232d      	movs	r3, #45	; 0x2d
 800873c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008740:	4a34      	ldr	r2, [pc, #208]	; (8008814 <_vfprintf_r+0x4d0>)
 8008742:	4835      	ldr	r0, [pc, #212]	; (8008818 <_vfprintf_r+0x4d4>)
 8008744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008746:	2100      	movs	r1, #0
 8008748:	2b47      	cmp	r3, #71	; 0x47
 800874a:	bfd4      	ite	le
 800874c:	4691      	movle	r9, r2
 800874e:	4681      	movgt	r9, r0
 8008750:	2303      	movs	r3, #3
 8008752:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8008756:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800875a:	2600      	movs	r6, #0
 800875c:	4633      	mov	r3, r6
 800875e:	f001 b805 	b.w	800976c <_vfprintf_r+0x1428>
 8008762:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008766:	4610      	mov	r0, r2
 8008768:	4619      	mov	r1, r3
 800876a:	f7f8 f94f 	bl	8000a0c <__aeabi_dcmpun>
 800876e:	b148      	cbz	r0, 8008784 <_vfprintf_r+0x440>
 8008770:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008772:	4a2a      	ldr	r2, [pc, #168]	; (800881c <_vfprintf_r+0x4d8>)
 8008774:	2b00      	cmp	r3, #0
 8008776:	bfb8      	it	lt
 8008778:	232d      	movlt	r3, #45	; 0x2d
 800877a:	4829      	ldr	r0, [pc, #164]	; (8008820 <_vfprintf_r+0x4dc>)
 800877c:	bfb8      	it	lt
 800877e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008782:	e7df      	b.n	8008744 <_vfprintf_r+0x400>
 8008784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008786:	f023 0320 	bic.w	r3, r3, #32
 800878a:	2b41      	cmp	r3, #65	; 0x41
 800878c:	930c      	str	r3, [sp, #48]	; 0x30
 800878e:	d12e      	bne.n	80087ee <_vfprintf_r+0x4aa>
 8008790:	2330      	movs	r3, #48	; 0x30
 8008792:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008798:	f04b 0b02 	orr.w	fp, fp, #2
 800879c:	2b61      	cmp	r3, #97	; 0x61
 800879e:	bf0c      	ite	eq
 80087a0:	2378      	moveq	r3, #120	; 0x78
 80087a2:	2358      	movne	r3, #88	; 0x58
 80087a4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80087a8:	9b07      	ldr	r3, [sp, #28]
 80087aa:	2b63      	cmp	r3, #99	; 0x63
 80087ac:	dd3a      	ble.n	8008824 <_vfprintf_r+0x4e0>
 80087ae:	4640      	mov	r0, r8
 80087b0:	1c59      	adds	r1, r3, #1
 80087b2:	f7fe f8cb 	bl	800694c <_malloc_r>
 80087b6:	4681      	mov	r9, r0
 80087b8:	2800      	cmp	r0, #0
 80087ba:	f040 81fd 	bne.w	8008bb8 <_vfprintf_r+0x874>
 80087be:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80087c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087c6:	f8aa 300c 	strh.w	r3, [sl, #12]
 80087ca:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80087ce:	07d9      	lsls	r1, r3, #31
 80087d0:	d407      	bmi.n	80087e2 <_vfprintf_r+0x49e>
 80087d2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80087d6:	059a      	lsls	r2, r3, #22
 80087d8:	d403      	bmi.n	80087e2 <_vfprintf_r+0x49e>
 80087da:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80087de:	f002 faa8 	bl	800ad32 <__retarget_lock_release_recursive>
 80087e2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80087e6:	065b      	lsls	r3, r3, #25
 80087e8:	f57f adf2 	bpl.w	80083d0 <_vfprintf_r+0x8c>
 80087ec:	e5ed      	b.n	80083ca <_vfprintf_r+0x86>
 80087ee:	9b07      	ldr	r3, [sp, #28]
 80087f0:	3301      	adds	r3, #1
 80087f2:	f000 81e3 	beq.w	8008bbc <_vfprintf_r+0x878>
 80087f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087f8:	2b47      	cmp	r3, #71	; 0x47
 80087fa:	f040 81e2 	bne.w	8008bc2 <_vfprintf_r+0x87e>
 80087fe:	9b07      	ldr	r3, [sp, #28]
 8008800:	2b00      	cmp	r3, #0
 8008802:	f040 81de 	bne.w	8008bc2 <_vfprintf_r+0x87e>
 8008806:	9308      	str	r3, [sp, #32]
 8008808:	2301      	movs	r3, #1
 800880a:	9307      	str	r3, [sp, #28]
 800880c:	e00d      	b.n	800882a <_vfprintf_r+0x4e6>
 800880e:	bf00      	nop
 8008810:	7fefffff 	.word	0x7fefffff
 8008814:	0800ddc0 	.word	0x0800ddc0
 8008818:	0800ddc4 	.word	0x0800ddc4
 800881c:	0800ddc8 	.word	0x0800ddc8
 8008820:	0800ddcc 	.word	0x0800ddcc
 8008824:	9008      	str	r0, [sp, #32]
 8008826:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800882a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800882e:	9315      	str	r3, [sp, #84]	; 0x54
 8008830:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8008834:	1e1d      	subs	r5, r3, #0
 8008836:	bfae      	itee	ge
 8008838:	2300      	movge	r3, #0
 800883a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800883e:	232d      	movlt	r3, #45	; 0x2d
 8008840:	931c      	str	r3, [sp, #112]	; 0x70
 8008842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008844:	2b41      	cmp	r3, #65	; 0x41
 8008846:	f040 81d4 	bne.w	8008bf2 <_vfprintf_r+0x8ae>
 800884a:	4638      	mov	r0, r7
 800884c:	aa20      	add	r2, sp, #128	; 0x80
 800884e:	4629      	mov	r1, r5
 8008850:	f002 ffee 	bl	800b830 <frexp>
 8008854:	2200      	movs	r2, #0
 8008856:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800885a:	f7f7 fe3d 	bl	80004d8 <__aeabi_dmul>
 800885e:	2200      	movs	r2, #0
 8008860:	2300      	movs	r3, #0
 8008862:	4606      	mov	r6, r0
 8008864:	460f      	mov	r7, r1
 8008866:	f7f8 f89f 	bl	80009a8 <__aeabi_dcmpeq>
 800886a:	b108      	cbz	r0, 8008870 <_vfprintf_r+0x52c>
 800886c:	2301      	movs	r3, #1
 800886e:	9320      	str	r3, [sp, #128]	; 0x80
 8008870:	4ba6      	ldr	r3, [pc, #664]	; (8008b0c <_vfprintf_r+0x7c8>)
 8008872:	4aa7      	ldr	r2, [pc, #668]	; (8008b10 <_vfprintf_r+0x7cc>)
 8008874:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008876:	464d      	mov	r5, r9
 8008878:	2961      	cmp	r1, #97	; 0x61
 800887a:	bf18      	it	ne
 800887c:	461a      	movne	r2, r3
 800887e:	9b07      	ldr	r3, [sp, #28]
 8008880:	921b      	str	r2, [sp, #108]	; 0x6c
 8008882:	3b01      	subs	r3, #1
 8008884:	9309      	str	r3, [sp, #36]	; 0x24
 8008886:	2200      	movs	r2, #0
 8008888:	4ba2      	ldr	r3, [pc, #648]	; (8008b14 <_vfprintf_r+0x7d0>)
 800888a:	4630      	mov	r0, r6
 800888c:	4639      	mov	r1, r7
 800888e:	f7f7 fe23 	bl	80004d8 <__aeabi_dmul>
 8008892:	460f      	mov	r7, r1
 8008894:	4606      	mov	r6, r0
 8008896:	f7f8 f8cf 	bl	8000a38 <__aeabi_d2iz>
 800889a:	901d      	str	r0, [sp, #116]	; 0x74
 800889c:	f7f7 fdb2 	bl	8000404 <__aeabi_i2d>
 80088a0:	4602      	mov	r2, r0
 80088a2:	460b      	mov	r3, r1
 80088a4:	4630      	mov	r0, r6
 80088a6:	4639      	mov	r1, r7
 80088a8:	f7f7 fc5e 	bl	8000168 <__aeabi_dsub>
 80088ac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80088ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80088b0:	4606      	mov	r6, r0
 80088b2:	5c9b      	ldrb	r3, [r3, r2]
 80088b4:	460f      	mov	r7, r1
 80088b6:	f805 3b01 	strb.w	r3, [r5], #1
 80088ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088bc:	1c5a      	adds	r2, r3, #1
 80088be:	930d      	str	r3, [sp, #52]	; 0x34
 80088c0:	d007      	beq.n	80088d2 <_vfprintf_r+0x58e>
 80088c2:	3b01      	subs	r3, #1
 80088c4:	9309      	str	r3, [sp, #36]	; 0x24
 80088c6:	2200      	movs	r2, #0
 80088c8:	2300      	movs	r3, #0
 80088ca:	f7f8 f86d 	bl	80009a8 <__aeabi_dcmpeq>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d0d9      	beq.n	8008886 <_vfprintf_r+0x542>
 80088d2:	2200      	movs	r2, #0
 80088d4:	4630      	mov	r0, r6
 80088d6:	4639      	mov	r1, r7
 80088d8:	4b8f      	ldr	r3, [pc, #572]	; (8008b18 <_vfprintf_r+0x7d4>)
 80088da:	f7f8 f88d 	bl	80009f8 <__aeabi_dcmpgt>
 80088de:	b960      	cbnz	r0, 80088fa <_vfprintf_r+0x5b6>
 80088e0:	2200      	movs	r2, #0
 80088e2:	4630      	mov	r0, r6
 80088e4:	4639      	mov	r1, r7
 80088e6:	4b8c      	ldr	r3, [pc, #560]	; (8008b18 <_vfprintf_r+0x7d4>)
 80088e8:	f7f8 f85e 	bl	80009a8 <__aeabi_dcmpeq>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	f000 817b 	beq.w	8008be8 <_vfprintf_r+0x8a4>
 80088f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80088f4:	07da      	lsls	r2, r3, #31
 80088f6:	f140 8177 	bpl.w	8008be8 <_vfprintf_r+0x8a4>
 80088fa:	2030      	movs	r0, #48	; 0x30
 80088fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80088fe:	9524      	str	r5, [sp, #144]	; 0x90
 8008900:	7bd9      	ldrb	r1, [r3, #15]
 8008902:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008904:	1e53      	subs	r3, r2, #1
 8008906:	9324      	str	r3, [sp, #144]	; 0x90
 8008908:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800890c:	428b      	cmp	r3, r1
 800890e:	f000 815a 	beq.w	8008bc6 <_vfprintf_r+0x882>
 8008912:	2b39      	cmp	r3, #57	; 0x39
 8008914:	bf0b      	itete	eq
 8008916:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8008918:	3301      	addne	r3, #1
 800891a:	7a9b      	ldrbeq	r3, [r3, #10]
 800891c:	b2db      	uxtbne	r3, r3
 800891e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008922:	eba5 0309 	sub.w	r3, r5, r9
 8008926:	9309      	str	r3, [sp, #36]	; 0x24
 8008928:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800892a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800892c:	2b47      	cmp	r3, #71	; 0x47
 800892e:	f040 81ad 	bne.w	8008c8c <_vfprintf_r+0x948>
 8008932:	1ceb      	adds	r3, r5, #3
 8008934:	db03      	blt.n	800893e <_vfprintf_r+0x5fa>
 8008936:	9b07      	ldr	r3, [sp, #28]
 8008938:	42ab      	cmp	r3, r5
 800893a:	f280 81d2 	bge.w	8008ce2 <_vfprintf_r+0x99e>
 800893e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008940:	3b02      	subs	r3, #2
 8008942:	930a      	str	r3, [sp, #40]	; 0x28
 8008944:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008946:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800894a:	f021 0120 	bic.w	r1, r1, #32
 800894e:	2941      	cmp	r1, #65	; 0x41
 8008950:	bf08      	it	eq
 8008952:	320f      	addeq	r2, #15
 8008954:	f105 33ff 	add.w	r3, r5, #4294967295
 8008958:	bf06      	itte	eq
 800895a:	b2d2      	uxtbeq	r2, r2
 800895c:	2101      	moveq	r1, #1
 800895e:	2100      	movne	r1, #0
 8008960:	2b00      	cmp	r3, #0
 8008962:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008966:	bfb4      	ite	lt
 8008968:	222d      	movlt	r2, #45	; 0x2d
 800896a:	222b      	movge	r2, #43	; 0x2b
 800896c:	9320      	str	r3, [sp, #128]	; 0x80
 800896e:	bfb8      	it	lt
 8008970:	f1c5 0301 	rsblt	r3, r5, #1
 8008974:	2b09      	cmp	r3, #9
 8008976:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800897a:	f340 81a0 	ble.w	8008cbe <_vfprintf_r+0x97a>
 800897e:	260a      	movs	r6, #10
 8008980:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008984:	fb93 f5f6 	sdiv	r5, r3, r6
 8008988:	4611      	mov	r1, r2
 800898a:	fb06 3015 	mls	r0, r6, r5, r3
 800898e:	3030      	adds	r0, #48	; 0x30
 8008990:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008994:	4618      	mov	r0, r3
 8008996:	2863      	cmp	r0, #99	; 0x63
 8008998:	462b      	mov	r3, r5
 800899a:	f102 32ff 	add.w	r2, r2, #4294967295
 800899e:	dcf1      	bgt.n	8008984 <_vfprintf_r+0x640>
 80089a0:	3330      	adds	r3, #48	; 0x30
 80089a2:	1e88      	subs	r0, r1, #2
 80089a4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089a8:	4603      	mov	r3, r0
 80089aa:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80089ae:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80089b2:	42ab      	cmp	r3, r5
 80089b4:	f0c0 817e 	bcc.w	8008cb4 <_vfprintf_r+0x970>
 80089b8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80089bc:	1a52      	subs	r2, r2, r1
 80089be:	42a8      	cmp	r0, r5
 80089c0:	bf88      	it	hi
 80089c2:	2200      	movhi	r2, #0
 80089c4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80089c8:	441a      	add	r2, r3
 80089ca:	ab22      	add	r3, sp, #136	; 0x88
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089d0:	9319      	str	r3, [sp, #100]	; 0x64
 80089d2:	2a01      	cmp	r2, #1
 80089d4:	4413      	add	r3, r2
 80089d6:	9307      	str	r3, [sp, #28]
 80089d8:	dc02      	bgt.n	80089e0 <_vfprintf_r+0x69c>
 80089da:	f01b 0f01 	tst.w	fp, #1
 80089de:	d003      	beq.n	80089e8 <_vfprintf_r+0x6a4>
 80089e0:	9b07      	ldr	r3, [sp, #28]
 80089e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089e4:	4413      	add	r3, r2
 80089e6:	9307      	str	r3, [sp, #28]
 80089e8:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 80089ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089f0:	9315      	str	r3, [sp, #84]	; 0x54
 80089f2:	2300      	movs	r3, #0
 80089f4:	461d      	mov	r5, r3
 80089f6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80089fa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80089fc:	b113      	cbz	r3, 8008a04 <_vfprintf_r+0x6c0>
 80089fe:	232d      	movs	r3, #45	; 0x2d
 8008a00:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008a04:	2600      	movs	r6, #0
 8008a06:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 8008a0a:	9b07      	ldr	r3, [sp, #28]
 8008a0c:	42b3      	cmp	r3, r6
 8008a0e:	bfb8      	it	lt
 8008a10:	4633      	movlt	r3, r6
 8008a12:	9315      	str	r3, [sp, #84]	; 0x54
 8008a14:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008a18:	b113      	cbz	r3, 8008a20 <_vfprintf_r+0x6dc>
 8008a1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	9315      	str	r3, [sp, #84]	; 0x54
 8008a20:	f01b 0302 	ands.w	r3, fp, #2
 8008a24:	931b      	str	r3, [sp, #108]	; 0x6c
 8008a26:	bf1e      	ittt	ne
 8008a28:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8008a2a:	3302      	addne	r3, #2
 8008a2c:	9315      	strne	r3, [sp, #84]	; 0x54
 8008a2e:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8008a32:	931c      	str	r3, [sp, #112]	; 0x70
 8008a34:	d11f      	bne.n	8008a76 <_vfprintf_r+0x732>
 8008a36:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008a3a:	1a9f      	subs	r7, r3, r2
 8008a3c:	2f00      	cmp	r7, #0
 8008a3e:	dd1a      	ble.n	8008a76 <_vfprintf_r+0x732>
 8008a40:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008a44:	4835      	ldr	r0, [pc, #212]	; (8008b1c <_vfprintf_r+0x7d8>)
 8008a46:	2f10      	cmp	r7, #16
 8008a48:	f103 0301 	add.w	r3, r3, #1
 8008a4c:	f104 0108 	add.w	r1, r4, #8
 8008a50:	6020      	str	r0, [r4, #0]
 8008a52:	f300 82ea 	bgt.w	800902a <_vfprintf_r+0xce6>
 8008a56:	443a      	add	r2, r7
 8008a58:	2b07      	cmp	r3, #7
 8008a5a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008a5e:	6067      	str	r7, [r4, #4]
 8008a60:	f340 82f6 	ble.w	8009050 <_vfprintf_r+0xd0c>
 8008a64:	4651      	mov	r1, sl
 8008a66:	4640      	mov	r0, r8
 8008a68:	aa26      	add	r2, sp, #152	; 0x98
 8008a6a:	f002 ffe6 	bl	800ba3a <__sprint_r>
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	f040 8620 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8008a74:	ac29      	add	r4, sp, #164	; 0xa4
 8008a76:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008a7a:	b173      	cbz	r3, 8008a9a <_vfprintf_r+0x756>
 8008a7c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	2301      	movs	r3, #1
 8008a84:	6063      	str	r3, [r4, #4]
 8008a86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a88:	3301      	adds	r3, #1
 8008a8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a8e:	3301      	adds	r3, #1
 8008a90:	2b07      	cmp	r3, #7
 8008a92:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a94:	f300 82de 	bgt.w	8009054 <_vfprintf_r+0xd10>
 8008a98:	3408      	adds	r4, #8
 8008a9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a9c:	b16b      	cbz	r3, 8008aba <_vfprintf_r+0x776>
 8008a9e:	ab1f      	add	r3, sp, #124	; 0x7c
 8008aa0:	6023      	str	r3, [r4, #0]
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	6063      	str	r3, [r4, #4]
 8008aa6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008aa8:	3302      	adds	r3, #2
 8008aaa:	9328      	str	r3, [sp, #160]	; 0xa0
 8008aac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008aae:	3301      	adds	r3, #1
 8008ab0:	2b07      	cmp	r3, #7
 8008ab2:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ab4:	f300 82d8 	bgt.w	8009068 <_vfprintf_r+0xd24>
 8008ab8:	3408      	adds	r4, #8
 8008aba:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008abc:	2b80      	cmp	r3, #128	; 0x80
 8008abe:	d11f      	bne.n	8008b00 <_vfprintf_r+0x7bc>
 8008ac0:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008ac4:	1a9f      	subs	r7, r3, r2
 8008ac6:	2f00      	cmp	r7, #0
 8008ac8:	dd1a      	ble.n	8008b00 <_vfprintf_r+0x7bc>
 8008aca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008ace:	4814      	ldr	r0, [pc, #80]	; (8008b20 <_vfprintf_r+0x7dc>)
 8008ad0:	2f10      	cmp	r7, #16
 8008ad2:	f103 0301 	add.w	r3, r3, #1
 8008ad6:	f104 0108 	add.w	r1, r4, #8
 8008ada:	6020      	str	r0, [r4, #0]
 8008adc:	f300 82ce 	bgt.w	800907c <_vfprintf_r+0xd38>
 8008ae0:	6067      	str	r7, [r4, #4]
 8008ae2:	2b07      	cmp	r3, #7
 8008ae4:	4417      	add	r7, r2
 8008ae6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008aea:	f340 82da 	ble.w	80090a2 <_vfprintf_r+0xd5e>
 8008aee:	4651      	mov	r1, sl
 8008af0:	4640      	mov	r0, r8
 8008af2:	aa26      	add	r2, sp, #152	; 0x98
 8008af4:	f002 ffa1 	bl	800ba3a <__sprint_r>
 8008af8:	2800      	cmp	r0, #0
 8008afa:	f040 85db 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8008afe:	ac29      	add	r4, sp, #164	; 0xa4
 8008b00:	9b07      	ldr	r3, [sp, #28]
 8008b02:	1af6      	subs	r6, r6, r3
 8008b04:	2e00      	cmp	r6, #0
 8008b06:	dd27      	ble.n	8008b58 <_vfprintf_r+0x814>
 8008b08:	4f05      	ldr	r7, [pc, #20]	; (8008b20 <_vfprintf_r+0x7dc>)
 8008b0a:	e00b      	b.n	8008b24 <_vfprintf_r+0x7e0>
 8008b0c:	0800dde1 	.word	0x0800dde1
 8008b10:	0800ddd0 	.word	0x0800ddd0
 8008b14:	40300000 	.word	0x40300000
 8008b18:	3fe00000 	.word	0x3fe00000
 8008b1c:	0800de14 	.word	0x0800de14
 8008b20:	0800de24 	.word	0x0800de24
 8008b24:	2e10      	cmp	r6, #16
 8008b26:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b2a:	f104 0108 	add.w	r1, r4, #8
 8008b2e:	f103 0301 	add.w	r3, r3, #1
 8008b32:	6027      	str	r7, [r4, #0]
 8008b34:	f300 82b7 	bgt.w	80090a6 <_vfprintf_r+0xd62>
 8008b38:	6066      	str	r6, [r4, #4]
 8008b3a:	2b07      	cmp	r3, #7
 8008b3c:	4416      	add	r6, r2
 8008b3e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008b42:	f340 82c3 	ble.w	80090cc <_vfprintf_r+0xd88>
 8008b46:	4651      	mov	r1, sl
 8008b48:	4640      	mov	r0, r8
 8008b4a:	aa26      	add	r2, sp, #152	; 0x98
 8008b4c:	f002 ff75 	bl	800ba3a <__sprint_r>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	f040 85af 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8008b56:	ac29      	add	r4, sp, #164	; 0xa4
 8008b58:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008b5c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008b5e:	f040 82bb 	bne.w	80090d8 <_vfprintf_r+0xd94>
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	f8c4 9000 	str.w	r9, [r4]
 8008b68:	441e      	add	r6, r3
 8008b6a:	6063      	str	r3, [r4, #4]
 8008b6c:	9628      	str	r6, [sp, #160]	; 0xa0
 8008b6e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b70:	3301      	adds	r3, #1
 8008b72:	2b07      	cmp	r3, #7
 8008b74:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b76:	f300 82f4 	bgt.w	8009162 <_vfprintf_r+0xe1e>
 8008b7a:	3408      	adds	r4, #8
 8008b7c:	f01b 0f04 	tst.w	fp, #4
 8008b80:	f040 857a 	bne.w	8009678 <_vfprintf_r+0x1334>
 8008b84:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008b88:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008b8a:	428a      	cmp	r2, r1
 8008b8c:	bfac      	ite	ge
 8008b8e:	189b      	addge	r3, r3, r2
 8008b90:	185b      	addlt	r3, r3, r1
 8008b92:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b96:	b13b      	cbz	r3, 8008ba8 <_vfprintf_r+0x864>
 8008b98:	4651      	mov	r1, sl
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	aa26      	add	r2, sp, #152	; 0x98
 8008b9e:	f002 ff4c 	bl	800ba3a <__sprint_r>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	f040 8586 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bac:	9b08      	ldr	r3, [sp, #32]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f040 859c 	bne.w	80096ec <_vfprintf_r+0x13a8>
 8008bb4:	ac29      	add	r4, sp, #164	; 0xa4
 8008bb6:	e0e9      	b.n	8008d8c <_vfprintf_r+0xa48>
 8008bb8:	9008      	str	r0, [sp, #32]
 8008bba:	e636      	b.n	800882a <_vfprintf_r+0x4e6>
 8008bbc:	2306      	movs	r3, #6
 8008bbe:	9008      	str	r0, [sp, #32]
 8008bc0:	e623      	b.n	800880a <_vfprintf_r+0x4c6>
 8008bc2:	9008      	str	r0, [sp, #32]
 8008bc4:	e631      	b.n	800882a <_vfprintf_r+0x4e6>
 8008bc6:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008bca:	e69a      	b.n	8008902 <_vfprintf_r+0x5be>
 8008bcc:	f803 0b01 	strb.w	r0, [r3], #1
 8008bd0:	1aca      	subs	r2, r1, r3
 8008bd2:	2a00      	cmp	r2, #0
 8008bd4:	dafa      	bge.n	8008bcc <_vfprintf_r+0x888>
 8008bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bda:	3201      	adds	r2, #1
 8008bdc:	f103 0301 	add.w	r3, r3, #1
 8008be0:	bfb8      	it	lt
 8008be2:	2300      	movlt	r3, #0
 8008be4:	441d      	add	r5, r3
 8008be6:	e69c      	b.n	8008922 <_vfprintf_r+0x5de>
 8008be8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bea:	462b      	mov	r3, r5
 8008bec:	2030      	movs	r0, #48	; 0x30
 8008bee:	18a9      	adds	r1, r5, r2
 8008bf0:	e7ee      	b.n	8008bd0 <_vfprintf_r+0x88c>
 8008bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bf4:	2b46      	cmp	r3, #70	; 0x46
 8008bf6:	d005      	beq.n	8008c04 <_vfprintf_r+0x8c0>
 8008bf8:	2b45      	cmp	r3, #69	; 0x45
 8008bfa:	d11b      	bne.n	8008c34 <_vfprintf_r+0x8f0>
 8008bfc:	9b07      	ldr	r3, [sp, #28]
 8008bfe:	1c5e      	adds	r6, r3, #1
 8008c00:	2302      	movs	r3, #2
 8008c02:	e001      	b.n	8008c08 <_vfprintf_r+0x8c4>
 8008c04:	2303      	movs	r3, #3
 8008c06:	9e07      	ldr	r6, [sp, #28]
 8008c08:	aa24      	add	r2, sp, #144	; 0x90
 8008c0a:	9204      	str	r2, [sp, #16]
 8008c0c:	aa21      	add	r2, sp, #132	; 0x84
 8008c0e:	9203      	str	r2, [sp, #12]
 8008c10:	aa20      	add	r2, sp, #128	; 0x80
 8008c12:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	463a      	mov	r2, r7
 8008c1a:	462b      	mov	r3, r5
 8008c1c:	4640      	mov	r0, r8
 8008c1e:	f000 ff1f 	bl	8009a60 <_dtoa_r>
 8008c22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c24:	4681      	mov	r9, r0
 8008c26:	2b47      	cmp	r3, #71	; 0x47
 8008c28:	d106      	bne.n	8008c38 <_vfprintf_r+0x8f4>
 8008c2a:	f01b 0f01 	tst.w	fp, #1
 8008c2e:	d103      	bne.n	8008c38 <_vfprintf_r+0x8f4>
 8008c30:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008c32:	e676      	b.n	8008922 <_vfprintf_r+0x5de>
 8008c34:	9e07      	ldr	r6, [sp, #28]
 8008c36:	e7e3      	b.n	8008c00 <_vfprintf_r+0x8bc>
 8008c38:	eb09 0306 	add.w	r3, r9, r6
 8008c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c40:	2b46      	cmp	r3, #70	; 0x46
 8008c42:	d111      	bne.n	8008c68 <_vfprintf_r+0x924>
 8008c44:	f899 3000 	ldrb.w	r3, [r9]
 8008c48:	2b30      	cmp	r3, #48	; 0x30
 8008c4a:	d109      	bne.n	8008c60 <_vfprintf_r+0x91c>
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	2300      	movs	r3, #0
 8008c50:	4638      	mov	r0, r7
 8008c52:	4629      	mov	r1, r5
 8008c54:	f7f7 fea8 	bl	80009a8 <__aeabi_dcmpeq>
 8008c58:	b910      	cbnz	r0, 8008c60 <_vfprintf_r+0x91c>
 8008c5a:	f1c6 0601 	rsb	r6, r6, #1
 8008c5e:	9620      	str	r6, [sp, #128]	; 0x80
 8008c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c64:	441a      	add	r2, r3
 8008c66:	9209      	str	r2, [sp, #36]	; 0x24
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	4638      	mov	r0, r7
 8008c6e:	4629      	mov	r1, r5
 8008c70:	f7f7 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8008c74:	b108      	cbz	r0, 8008c7a <_vfprintf_r+0x936>
 8008c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c78:	9324      	str	r3, [sp, #144]	; 0x90
 8008c7a:	2230      	movs	r2, #48	; 0x30
 8008c7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008c7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c80:	4299      	cmp	r1, r3
 8008c82:	d9d5      	bls.n	8008c30 <_vfprintf_r+0x8ec>
 8008c84:	1c59      	adds	r1, r3, #1
 8008c86:	9124      	str	r1, [sp, #144]	; 0x90
 8008c88:	701a      	strb	r2, [r3, #0]
 8008c8a:	e7f7      	b.n	8008c7c <_vfprintf_r+0x938>
 8008c8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c8e:	2b46      	cmp	r3, #70	; 0x46
 8008c90:	f47f ae58 	bne.w	8008944 <_vfprintf_r+0x600>
 8008c94:	9a07      	ldr	r2, [sp, #28]
 8008c96:	f00b 0301 	and.w	r3, fp, #1
 8008c9a:	2d00      	cmp	r5, #0
 8008c9c:	ea43 0302 	orr.w	r3, r3, r2
 8008ca0:	dd1a      	ble.n	8008cd8 <_vfprintf_r+0x994>
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d034      	beq.n	8008d10 <_vfprintf_r+0x9cc>
 8008ca6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ca8:	18eb      	adds	r3, r5, r3
 8008caa:	441a      	add	r2, r3
 8008cac:	9207      	str	r2, [sp, #28]
 8008cae:	2366      	movs	r3, #102	; 0x66
 8008cb0:	930a      	str	r3, [sp, #40]	; 0x28
 8008cb2:	e033      	b.n	8008d1c <_vfprintf_r+0x9d8>
 8008cb4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008cb8:	f802 6b01 	strb.w	r6, [r2], #1
 8008cbc:	e679      	b.n	80089b2 <_vfprintf_r+0x66e>
 8008cbe:	b941      	cbnz	r1, 8008cd2 <_vfprintf_r+0x98e>
 8008cc0:	2230      	movs	r2, #48	; 0x30
 8008cc2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008cc6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008cca:	3330      	adds	r3, #48	; 0x30
 8008ccc:	f802 3b01 	strb.w	r3, [r2], #1
 8008cd0:	e67b      	b.n	80089ca <_vfprintf_r+0x686>
 8008cd2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008cd6:	e7f8      	b.n	8008cca <_vfprintf_r+0x986>
 8008cd8:	b1e3      	cbz	r3, 8008d14 <_vfprintf_r+0x9d0>
 8008cda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cdc:	9a07      	ldr	r2, [sp, #28]
 8008cde:	3301      	adds	r3, #1
 8008ce0:	e7e3      	b.n	8008caa <_vfprintf_r+0x966>
 8008ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce4:	42ab      	cmp	r3, r5
 8008ce6:	dc07      	bgt.n	8008cf8 <_vfprintf_r+0x9b4>
 8008ce8:	f01b 0f01 	tst.w	fp, #1
 8008cec:	d02d      	beq.n	8008d4a <_vfprintf_r+0xa06>
 8008cee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cf0:	18eb      	adds	r3, r5, r3
 8008cf2:	9307      	str	r3, [sp, #28]
 8008cf4:	2367      	movs	r3, #103	; 0x67
 8008cf6:	e7db      	b.n	8008cb0 <_vfprintf_r+0x96c>
 8008cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008cfc:	2d00      	cmp	r5, #0
 8008cfe:	4413      	add	r3, r2
 8008d00:	9307      	str	r3, [sp, #28]
 8008d02:	dcf7      	bgt.n	8008cf4 <_vfprintf_r+0x9b0>
 8008d04:	9a07      	ldr	r2, [sp, #28]
 8008d06:	f1c5 0301 	rsb	r3, r5, #1
 8008d0a:	441a      	add	r2, r3
 8008d0c:	9207      	str	r2, [sp, #28]
 8008d0e:	e7f1      	b.n	8008cf4 <_vfprintf_r+0x9b0>
 8008d10:	9507      	str	r5, [sp, #28]
 8008d12:	e7cc      	b.n	8008cae <_vfprintf_r+0x96a>
 8008d14:	2366      	movs	r3, #102	; 0x66
 8008d16:	930a      	str	r3, [sp, #40]	; 0x28
 8008d18:	2301      	movs	r3, #1
 8008d1a:	9307      	str	r3, [sp, #28]
 8008d1c:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8008d20:	930d      	str	r3, [sp, #52]	; 0x34
 8008d22:	d025      	beq.n	8008d70 <_vfprintf_r+0xa2c>
 8008d24:	2300      	movs	r3, #0
 8008d26:	2d00      	cmp	r5, #0
 8008d28:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008d2c:	f77f ae65 	ble.w	80089fa <_vfprintf_r+0x6b6>
 8008d30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	2bff      	cmp	r3, #255	; 0xff
 8008d36:	d10a      	bne.n	8008d4e <_vfprintf_r+0xa0a>
 8008d38:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008d3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d3e:	4413      	add	r3, r2
 8008d40:	9a07      	ldr	r2, [sp, #28]
 8008d42:	fb01 2303 	mla	r3, r1, r3, r2
 8008d46:	9307      	str	r3, [sp, #28]
 8008d48:	e657      	b.n	80089fa <_vfprintf_r+0x6b6>
 8008d4a:	9507      	str	r5, [sp, #28]
 8008d4c:	e7d2      	b.n	8008cf4 <_vfprintf_r+0x9b0>
 8008d4e:	42ab      	cmp	r3, r5
 8008d50:	daf2      	bge.n	8008d38 <_vfprintf_r+0x9f4>
 8008d52:	1aed      	subs	r5, r5, r3
 8008d54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d56:	785b      	ldrb	r3, [r3, #1]
 8008d58:	b133      	cbz	r3, 8008d68 <_vfprintf_r+0xa24>
 8008d5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	930d      	str	r3, [sp, #52]	; 0x34
 8008d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d62:	3301      	adds	r3, #1
 8008d64:	930e      	str	r3, [sp, #56]	; 0x38
 8008d66:	e7e3      	b.n	8008d30 <_vfprintf_r+0x9ec>
 8008d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	930c      	str	r3, [sp, #48]	; 0x30
 8008d6e:	e7df      	b.n	8008d30 <_vfprintf_r+0x9ec>
 8008d70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d72:	930c      	str	r3, [sp, #48]	; 0x30
 8008d74:	e641      	b.n	80089fa <_vfprintf_r+0x6b6>
 8008d76:	1d33      	adds	r3, r6, #4
 8008d78:	f01b 0f20 	tst.w	fp, #32
 8008d7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d7e:	d00a      	beq.n	8008d96 <_vfprintf_r+0xa52>
 8008d80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d82:	6833      	ldr	r3, [r6, #0]
 8008d84:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008d86:	17d2      	asrs	r2, r2, #31
 8008d88:	e9c3 1200 	strd	r1, r2, [r3]
 8008d8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008d8e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8008d92:	f7ff bb57 	b.w	8008444 <_vfprintf_r+0x100>
 8008d96:	f01b 0f10 	tst.w	fp, #16
 8008d9a:	d003      	beq.n	8008da4 <_vfprintf_r+0xa60>
 8008d9c:	6833      	ldr	r3, [r6, #0]
 8008d9e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008da0:	601a      	str	r2, [r3, #0]
 8008da2:	e7f3      	b.n	8008d8c <_vfprintf_r+0xa48>
 8008da4:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8008da8:	d003      	beq.n	8008db2 <_vfprintf_r+0xa6e>
 8008daa:	6833      	ldr	r3, [r6, #0]
 8008dac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dae:	801a      	strh	r2, [r3, #0]
 8008db0:	e7ec      	b.n	8008d8c <_vfprintf_r+0xa48>
 8008db2:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8008db6:	d0f1      	beq.n	8008d9c <_vfprintf_r+0xa58>
 8008db8:	6833      	ldr	r3, [r6, #0]
 8008dba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dbc:	701a      	strb	r2, [r3, #0]
 8008dbe:	e7e5      	b.n	8008d8c <_vfprintf_r+0xa48>
 8008dc0:	f04b 0b10 	orr.w	fp, fp, #16
 8008dc4:	f01b 0320 	ands.w	r3, fp, #32
 8008dc8:	d01f      	beq.n	8008e0a <_vfprintf_r+0xac6>
 8008dca:	3607      	adds	r6, #7
 8008dcc:	f026 0307 	bic.w	r3, r6, #7
 8008dd0:	461a      	mov	r2, r3
 8008dd2:	f852 6b08 	ldr.w	r6, [r2], #8
 8008dd6:	685d      	ldr	r5, [r3, #4]
 8008dd8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008dda:	2300      	movs	r3, #0
 8008ddc:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8008de0:	2200      	movs	r2, #0
 8008de2:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008de6:	9a07      	ldr	r2, [sp, #28]
 8008de8:	3201      	adds	r2, #1
 8008dea:	f000 8494 	beq.w	8009716 <_vfprintf_r+0x13d2>
 8008dee:	ea56 0205 	orrs.w	r2, r6, r5
 8008df2:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8008df6:	f040 8493 	bne.w	8009720 <_vfprintf_r+0x13dc>
 8008dfa:	9a07      	ldr	r2, [sp, #28]
 8008dfc:	2a00      	cmp	r2, #0
 8008dfe:	f000 80fa 	beq.w	8008ff6 <_vfprintf_r+0xcb2>
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	f040 848f 	bne.w	8009726 <_vfprintf_r+0x13e2>
 8008e08:	e09f      	b.n	8008f4a <_vfprintf_r+0xc06>
 8008e0a:	4632      	mov	r2, r6
 8008e0c:	f852 6b04 	ldr.w	r6, [r2], #4
 8008e10:	f01b 0510 	ands.w	r5, fp, #16
 8008e14:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e16:	d001      	beq.n	8008e1c <_vfprintf_r+0xad8>
 8008e18:	461d      	mov	r5, r3
 8008e1a:	e7de      	b.n	8008dda <_vfprintf_r+0xa96>
 8008e1c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8008e20:	d001      	beq.n	8008e26 <_vfprintf_r+0xae2>
 8008e22:	b2b6      	uxth	r6, r6
 8008e24:	e7d9      	b.n	8008dda <_vfprintf_r+0xa96>
 8008e26:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8008e2a:	d0d6      	beq.n	8008dda <_vfprintf_r+0xa96>
 8008e2c:	b2f6      	uxtb	r6, r6
 8008e2e:	e7f3      	b.n	8008e18 <_vfprintf_r+0xad4>
 8008e30:	4633      	mov	r3, r6
 8008e32:	f853 6b04 	ldr.w	r6, [r3], #4
 8008e36:	2278      	movs	r2, #120	; 0x78
 8008e38:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e3a:	2330      	movs	r3, #48	; 0x30
 8008e3c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008e40:	4ba3      	ldr	r3, [pc, #652]	; (80090d0 <_vfprintf_r+0xd8c>)
 8008e42:	2500      	movs	r5, #0
 8008e44:	931a      	str	r3, [sp, #104]	; 0x68
 8008e46:	f04b 0b02 	orr.w	fp, fp, #2
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 8008e50:	920a      	str	r2, [sp, #40]	; 0x28
 8008e52:	e7c5      	b.n	8008de0 <_vfprintf_r+0xa9c>
 8008e54:	4633      	mov	r3, r6
 8008e56:	2500      	movs	r5, #0
 8008e58:	f853 9b04 	ldr.w	r9, [r3], #4
 8008e5c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008e60:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e62:	9b07      	ldr	r3, [sp, #28]
 8008e64:	1c5e      	adds	r6, r3, #1
 8008e66:	d010      	beq.n	8008e8a <_vfprintf_r+0xb46>
 8008e68:	461a      	mov	r2, r3
 8008e6a:	4629      	mov	r1, r5
 8008e6c:	4648      	mov	r0, r9
 8008e6e:	f001 ffcd 	bl	800ae0c <memchr>
 8008e72:	9008      	str	r0, [sp, #32]
 8008e74:	2800      	cmp	r0, #0
 8008e76:	f000 80d5 	beq.w	8009024 <_vfprintf_r+0xce0>
 8008e7a:	eba0 0309 	sub.w	r3, r0, r9
 8008e7e:	462e      	mov	r6, r5
 8008e80:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8008e84:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008e88:	e5bf      	b.n	8008a0a <_vfprintf_r+0x6c6>
 8008e8a:	4648      	mov	r0, r9
 8008e8c:	f7f7 f960 	bl	8000150 <strlen>
 8008e90:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8008e94:	e461      	b.n	800875a <_vfprintf_r+0x416>
 8008e96:	f04b 0b10 	orr.w	fp, fp, #16
 8008e9a:	f01b 0320 	ands.w	r3, fp, #32
 8008e9e:	d009      	beq.n	8008eb4 <_vfprintf_r+0xb70>
 8008ea0:	3607      	adds	r6, #7
 8008ea2:	f026 0307 	bic.w	r3, r6, #7
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	f852 6b08 	ldr.w	r6, [r2], #8
 8008eac:	685d      	ldr	r5, [r3, #4]
 8008eae:	920b      	str	r2, [sp, #44]	; 0x2c
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e795      	b.n	8008de0 <_vfprintf_r+0xa9c>
 8008eb4:	4632      	mov	r2, r6
 8008eb6:	f852 6b04 	ldr.w	r6, [r2], #4
 8008eba:	f01b 0510 	ands.w	r5, fp, #16
 8008ebe:	920b      	str	r2, [sp, #44]	; 0x2c
 8008ec0:	d001      	beq.n	8008ec6 <_vfprintf_r+0xb82>
 8008ec2:	461d      	mov	r5, r3
 8008ec4:	e7f4      	b.n	8008eb0 <_vfprintf_r+0xb6c>
 8008ec6:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8008eca:	d001      	beq.n	8008ed0 <_vfprintf_r+0xb8c>
 8008ecc:	b2b6      	uxth	r6, r6
 8008ece:	e7ef      	b.n	8008eb0 <_vfprintf_r+0xb6c>
 8008ed0:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8008ed4:	d0ec      	beq.n	8008eb0 <_vfprintf_r+0xb6c>
 8008ed6:	b2f6      	uxtb	r6, r6
 8008ed8:	e7f3      	b.n	8008ec2 <_vfprintf_r+0xb7e>
 8008eda:	4b7e      	ldr	r3, [pc, #504]	; (80090d4 <_vfprintf_r+0xd90>)
 8008edc:	931a      	str	r3, [sp, #104]	; 0x68
 8008ede:	f01b 0320 	ands.w	r3, fp, #32
 8008ee2:	d01b      	beq.n	8008f1c <_vfprintf_r+0xbd8>
 8008ee4:	3607      	adds	r6, #7
 8008ee6:	f026 0307 	bic.w	r3, r6, #7
 8008eea:	461a      	mov	r2, r3
 8008eec:	f852 6b08 	ldr.w	r6, [r2], #8
 8008ef0:	685d      	ldr	r5, [r3, #4]
 8008ef2:	920b      	str	r2, [sp, #44]	; 0x2c
 8008ef4:	f01b 0f01 	tst.w	fp, #1
 8008ef8:	d00a      	beq.n	8008f10 <_vfprintf_r+0xbcc>
 8008efa:	ea56 0305 	orrs.w	r3, r6, r5
 8008efe:	d007      	beq.n	8008f10 <_vfprintf_r+0xbcc>
 8008f00:	2330      	movs	r3, #48	; 0x30
 8008f02:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f08:	f04b 0b02 	orr.w	fp, fp, #2
 8008f0c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008f10:	2302      	movs	r3, #2
 8008f12:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8008f16:	e763      	b.n	8008de0 <_vfprintf_r+0xa9c>
 8008f18:	4b6d      	ldr	r3, [pc, #436]	; (80090d0 <_vfprintf_r+0xd8c>)
 8008f1a:	e7df      	b.n	8008edc <_vfprintf_r+0xb98>
 8008f1c:	4632      	mov	r2, r6
 8008f1e:	f852 6b04 	ldr.w	r6, [r2], #4
 8008f22:	f01b 0510 	ands.w	r5, fp, #16
 8008f26:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f28:	d001      	beq.n	8008f2e <_vfprintf_r+0xbea>
 8008f2a:	461d      	mov	r5, r3
 8008f2c:	e7e2      	b.n	8008ef4 <_vfprintf_r+0xbb0>
 8008f2e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8008f32:	d001      	beq.n	8008f38 <_vfprintf_r+0xbf4>
 8008f34:	b2b6      	uxth	r6, r6
 8008f36:	e7dd      	b.n	8008ef4 <_vfprintf_r+0xbb0>
 8008f38:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8008f3c:	d0da      	beq.n	8008ef4 <_vfprintf_r+0xbb0>
 8008f3e:	b2f6      	uxtb	r6, r6
 8008f40:	e7f3      	b.n	8008f2a <_vfprintf_r+0xbe6>
 8008f42:	2e0a      	cmp	r6, #10
 8008f44:	f175 0300 	sbcs.w	r3, r5, #0
 8008f48:	d206      	bcs.n	8008f58 <_vfprintf_r+0xc14>
 8008f4a:	3630      	adds	r6, #48	; 0x30
 8008f4c:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008f50:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8008f54:	f000 bc02 	b.w	800975c <_vfprintf_r+0x1418>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f5c:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 8008f60:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8008f64:	9308      	str	r3, [sp, #32]
 8008f66:	220a      	movs	r2, #10
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	f7f8 f859 	bl	8001024 <__aeabi_uldivmod>
 8008f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f74:	3230      	adds	r2, #48	; 0x30
 8008f76:	3301      	adds	r3, #1
 8008f78:	9309      	str	r3, [sp, #36]	; 0x24
 8008f7a:	9b08      	ldr	r3, [sp, #32]
 8008f7c:	f10b 39ff 	add.w	r9, fp, #4294967295
 8008f80:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8008f84:	b1d3      	cbz	r3, 8008fbc <_vfprintf_r+0xc78>
 8008f86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d115      	bne.n	8008fbc <_vfprintf_r+0xc78>
 8008f90:	2aff      	cmp	r2, #255	; 0xff
 8008f92:	d013      	beq.n	8008fbc <_vfprintf_r+0xc78>
 8008f94:	2e0a      	cmp	r6, #10
 8008f96:	f175 0300 	sbcs.w	r3, r5, #0
 8008f9a:	d30f      	bcc.n	8008fbc <_vfprintf_r+0xc78>
 8008f9c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008fa0:	eba9 0903 	sub.w	r9, r9, r3
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	4648      	mov	r0, r9
 8008fa8:	f002 fcb9 	bl	800b91e <strncpy>
 8008fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fae:	785b      	ldrb	r3, [r3, #1]
 8008fb0:	b11b      	cbz	r3, 8008fba <_vfprintf_r+0xc76>
 8008fb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	930e      	str	r3, [sp, #56]	; 0x38
 8008fb8:	2300      	movs	r3, #0
 8008fba:	9309      	str	r3, [sp, #36]	; 0x24
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	220a      	movs	r2, #10
 8008fc0:	4630      	mov	r0, r6
 8008fc2:	4629      	mov	r1, r5
 8008fc4:	f7f8 f82e 	bl	8001024 <__aeabi_uldivmod>
 8008fc8:	2e0a      	cmp	r6, #10
 8008fca:	f175 0300 	sbcs.w	r3, r5, #0
 8008fce:	f0c0 83c5 	bcc.w	800975c <_vfprintf_r+0x1418>
 8008fd2:	4606      	mov	r6, r0
 8008fd4:	460d      	mov	r5, r1
 8008fd6:	46cb      	mov	fp, r9
 8008fd8:	e7c5      	b.n	8008f66 <_vfprintf_r+0xc22>
 8008fda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008fdc:	f006 030f 	and.w	r3, r6, #15
 8008fe0:	5cd3      	ldrb	r3, [r2, r3]
 8008fe2:	0936      	lsrs	r6, r6, #4
 8008fe4:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8008fe8:	092d      	lsrs	r5, r5, #4
 8008fea:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008fee:	ea56 0305 	orrs.w	r3, r6, r5
 8008ff2:	d1f2      	bne.n	8008fda <_vfprintf_r+0xc96>
 8008ff4:	e3b2      	b.n	800975c <_vfprintf_r+0x1418>
 8008ff6:	b933      	cbnz	r3, 8009006 <_vfprintf_r+0xcc2>
 8008ff8:	f01b 0f01 	tst.w	fp, #1
 8008ffc:	d003      	beq.n	8009006 <_vfprintf_r+0xcc2>
 8008ffe:	2330      	movs	r3, #48	; 0x30
 8009000:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009004:	e7a4      	b.n	8008f50 <_vfprintf_r+0xc0c>
 8009006:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800900a:	e3a7      	b.n	800975c <_vfprintf_r+0x1418>
 800900c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800900e:	2b00      	cmp	r3, #0
 8009010:	f000 8372 	beq.w	80096f8 <_vfprintf_r+0x13b4>
 8009014:	2000      	movs	r0, #0
 8009016:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800901a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800901e:	960b      	str	r6, [sp, #44]	; 0x2c
 8009020:	f7ff bb2e 	b.w	8008680 <_vfprintf_r+0x33c>
 8009024:	9e08      	ldr	r6, [sp, #32]
 8009026:	f7ff bb99 	b.w	800875c <_vfprintf_r+0x418>
 800902a:	2010      	movs	r0, #16
 800902c:	2b07      	cmp	r3, #7
 800902e:	4402      	add	r2, r0
 8009030:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009034:	6060      	str	r0, [r4, #4]
 8009036:	dd08      	ble.n	800904a <_vfprintf_r+0xd06>
 8009038:	4651      	mov	r1, sl
 800903a:	4640      	mov	r0, r8
 800903c:	aa26      	add	r2, sp, #152	; 0x98
 800903e:	f002 fcfc 	bl	800ba3a <__sprint_r>
 8009042:	2800      	cmp	r0, #0
 8009044:	f040 8336 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009048:	a929      	add	r1, sp, #164	; 0xa4
 800904a:	460c      	mov	r4, r1
 800904c:	3f10      	subs	r7, #16
 800904e:	e4f7      	b.n	8008a40 <_vfprintf_r+0x6fc>
 8009050:	460c      	mov	r4, r1
 8009052:	e510      	b.n	8008a76 <_vfprintf_r+0x732>
 8009054:	4651      	mov	r1, sl
 8009056:	4640      	mov	r0, r8
 8009058:	aa26      	add	r2, sp, #152	; 0x98
 800905a:	f002 fcee 	bl	800ba3a <__sprint_r>
 800905e:	2800      	cmp	r0, #0
 8009060:	f040 8328 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009064:	ac29      	add	r4, sp, #164	; 0xa4
 8009066:	e518      	b.n	8008a9a <_vfprintf_r+0x756>
 8009068:	4651      	mov	r1, sl
 800906a:	4640      	mov	r0, r8
 800906c:	aa26      	add	r2, sp, #152	; 0x98
 800906e:	f002 fce4 	bl	800ba3a <__sprint_r>
 8009072:	2800      	cmp	r0, #0
 8009074:	f040 831e 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009078:	ac29      	add	r4, sp, #164	; 0xa4
 800907a:	e51e      	b.n	8008aba <_vfprintf_r+0x776>
 800907c:	2010      	movs	r0, #16
 800907e:	2b07      	cmp	r3, #7
 8009080:	4402      	add	r2, r0
 8009082:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009086:	6060      	str	r0, [r4, #4]
 8009088:	dd08      	ble.n	800909c <_vfprintf_r+0xd58>
 800908a:	4651      	mov	r1, sl
 800908c:	4640      	mov	r0, r8
 800908e:	aa26      	add	r2, sp, #152	; 0x98
 8009090:	f002 fcd3 	bl	800ba3a <__sprint_r>
 8009094:	2800      	cmp	r0, #0
 8009096:	f040 830d 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800909a:	a929      	add	r1, sp, #164	; 0xa4
 800909c:	460c      	mov	r4, r1
 800909e:	3f10      	subs	r7, #16
 80090a0:	e513      	b.n	8008aca <_vfprintf_r+0x786>
 80090a2:	460c      	mov	r4, r1
 80090a4:	e52c      	b.n	8008b00 <_vfprintf_r+0x7bc>
 80090a6:	2010      	movs	r0, #16
 80090a8:	2b07      	cmp	r3, #7
 80090aa:	4402      	add	r2, r0
 80090ac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090b0:	6060      	str	r0, [r4, #4]
 80090b2:	dd08      	ble.n	80090c6 <_vfprintf_r+0xd82>
 80090b4:	4651      	mov	r1, sl
 80090b6:	4640      	mov	r0, r8
 80090b8:	aa26      	add	r2, sp, #152	; 0x98
 80090ba:	f002 fcbe 	bl	800ba3a <__sprint_r>
 80090be:	2800      	cmp	r0, #0
 80090c0:	f040 82f8 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80090c4:	a929      	add	r1, sp, #164	; 0xa4
 80090c6:	460c      	mov	r4, r1
 80090c8:	3e10      	subs	r6, #16
 80090ca:	e52b      	b.n	8008b24 <_vfprintf_r+0x7e0>
 80090cc:	460c      	mov	r4, r1
 80090ce:	e543      	b.n	8008b58 <_vfprintf_r+0x814>
 80090d0:	0800ddd0 	.word	0x0800ddd0
 80090d4:	0800dde1 	.word	0x0800dde1
 80090d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090da:	2b65      	cmp	r3, #101	; 0x65
 80090dc:	f340 8232 	ble.w	8009544 <_vfprintf_r+0x1200>
 80090e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090e4:	2200      	movs	r2, #0
 80090e6:	2300      	movs	r3, #0
 80090e8:	f7f7 fc5e 	bl	80009a8 <__aeabi_dcmpeq>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d068      	beq.n	80091c2 <_vfprintf_r+0xe7e>
 80090f0:	4b6d      	ldr	r3, [pc, #436]	; (80092a8 <_vfprintf_r+0xf64>)
 80090f2:	6023      	str	r3, [r4, #0]
 80090f4:	2301      	movs	r3, #1
 80090f6:	441e      	add	r6, r3
 80090f8:	6063      	str	r3, [r4, #4]
 80090fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090fc:	9628      	str	r6, [sp, #160]	; 0xa0
 80090fe:	3301      	adds	r3, #1
 8009100:	2b07      	cmp	r3, #7
 8009102:	9327      	str	r3, [sp, #156]	; 0x9c
 8009104:	dc37      	bgt.n	8009176 <_vfprintf_r+0xe32>
 8009106:	3408      	adds	r4, #8
 8009108:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800910a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800910c:	4293      	cmp	r3, r2
 800910e:	db03      	blt.n	8009118 <_vfprintf_r+0xdd4>
 8009110:	f01b 0f01 	tst.w	fp, #1
 8009114:	f43f ad32 	beq.w	8008b7c <_vfprintf_r+0x838>
 8009118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800911a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009120:	6063      	str	r3, [r4, #4]
 8009122:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009124:	4413      	add	r3, r2
 8009126:	9328      	str	r3, [sp, #160]	; 0xa0
 8009128:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800912a:	3301      	adds	r3, #1
 800912c:	2b07      	cmp	r3, #7
 800912e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009130:	dc2b      	bgt.n	800918a <_vfprintf_r+0xe46>
 8009132:	3408      	adds	r4, #8
 8009134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009136:	1e5d      	subs	r5, r3, #1
 8009138:	2d00      	cmp	r5, #0
 800913a:	f77f ad1f 	ble.w	8008b7c <_vfprintf_r+0x838>
 800913e:	2710      	movs	r7, #16
 8009140:	4e5a      	ldr	r6, [pc, #360]	; (80092ac <_vfprintf_r+0xf68>)
 8009142:	2d10      	cmp	r5, #16
 8009144:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009148:	f104 0108 	add.w	r1, r4, #8
 800914c:	f103 0301 	add.w	r3, r3, #1
 8009150:	6026      	str	r6, [r4, #0]
 8009152:	dc24      	bgt.n	800919e <_vfprintf_r+0xe5a>
 8009154:	442a      	add	r2, r5
 8009156:	6065      	str	r5, [r4, #4]
 8009158:	9228      	str	r2, [sp, #160]	; 0xa0
 800915a:	2b07      	cmp	r3, #7
 800915c:	9327      	str	r3, [sp, #156]	; 0x9c
 800915e:	f340 8288 	ble.w	8009672 <_vfprintf_r+0x132e>
 8009162:	4651      	mov	r1, sl
 8009164:	4640      	mov	r0, r8
 8009166:	aa26      	add	r2, sp, #152	; 0x98
 8009168:	f002 fc67 	bl	800ba3a <__sprint_r>
 800916c:	2800      	cmp	r0, #0
 800916e:	f040 82a1 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009172:	ac29      	add	r4, sp, #164	; 0xa4
 8009174:	e502      	b.n	8008b7c <_vfprintf_r+0x838>
 8009176:	4651      	mov	r1, sl
 8009178:	4640      	mov	r0, r8
 800917a:	aa26      	add	r2, sp, #152	; 0x98
 800917c:	f002 fc5d 	bl	800ba3a <__sprint_r>
 8009180:	2800      	cmp	r0, #0
 8009182:	f040 8297 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009186:	ac29      	add	r4, sp, #164	; 0xa4
 8009188:	e7be      	b.n	8009108 <_vfprintf_r+0xdc4>
 800918a:	4651      	mov	r1, sl
 800918c:	4640      	mov	r0, r8
 800918e:	aa26      	add	r2, sp, #152	; 0x98
 8009190:	f002 fc53 	bl	800ba3a <__sprint_r>
 8009194:	2800      	cmp	r0, #0
 8009196:	f040 828d 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800919a:	ac29      	add	r4, sp, #164	; 0xa4
 800919c:	e7ca      	b.n	8009134 <_vfprintf_r+0xdf0>
 800919e:	3210      	adds	r2, #16
 80091a0:	2b07      	cmp	r3, #7
 80091a2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091a6:	6067      	str	r7, [r4, #4]
 80091a8:	dd08      	ble.n	80091bc <_vfprintf_r+0xe78>
 80091aa:	4651      	mov	r1, sl
 80091ac:	4640      	mov	r0, r8
 80091ae:	aa26      	add	r2, sp, #152	; 0x98
 80091b0:	f002 fc43 	bl	800ba3a <__sprint_r>
 80091b4:	2800      	cmp	r0, #0
 80091b6:	f040 827d 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80091ba:	a929      	add	r1, sp, #164	; 0xa4
 80091bc:	460c      	mov	r4, r1
 80091be:	3d10      	subs	r5, #16
 80091c0:	e7bf      	b.n	8009142 <_vfprintf_r+0xdfe>
 80091c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	dc73      	bgt.n	80092b0 <_vfprintf_r+0xf6c>
 80091c8:	4b37      	ldr	r3, [pc, #220]	; (80092a8 <_vfprintf_r+0xf64>)
 80091ca:	6023      	str	r3, [r4, #0]
 80091cc:	2301      	movs	r3, #1
 80091ce:	441e      	add	r6, r3
 80091d0:	6063      	str	r3, [r4, #4]
 80091d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091d4:	9628      	str	r6, [sp, #160]	; 0xa0
 80091d6:	3301      	adds	r3, #1
 80091d8:	2b07      	cmp	r3, #7
 80091da:	9327      	str	r3, [sp, #156]	; 0x9c
 80091dc:	dc3d      	bgt.n	800925a <_vfprintf_r+0xf16>
 80091de:	3408      	adds	r4, #8
 80091e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091e2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80091e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091e6:	430a      	orrs	r2, r1
 80091e8:	f00b 0101 	and.w	r1, fp, #1
 80091ec:	430a      	orrs	r2, r1
 80091ee:	f43f acc5 	beq.w	8008b7c <_vfprintf_r+0x838>
 80091f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091f4:	6022      	str	r2, [r4, #0]
 80091f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80091f8:	4413      	add	r3, r2
 80091fa:	9328      	str	r3, [sp, #160]	; 0xa0
 80091fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091fe:	6062      	str	r2, [r4, #4]
 8009200:	3301      	adds	r3, #1
 8009202:	2b07      	cmp	r3, #7
 8009204:	9327      	str	r3, [sp, #156]	; 0x9c
 8009206:	dc32      	bgt.n	800926e <_vfprintf_r+0xf2a>
 8009208:	3408      	adds	r4, #8
 800920a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800920c:	2d00      	cmp	r5, #0
 800920e:	da1b      	bge.n	8009248 <_vfprintf_r+0xf04>
 8009210:	4623      	mov	r3, r4
 8009212:	2710      	movs	r7, #16
 8009214:	4e25      	ldr	r6, [pc, #148]	; (80092ac <_vfprintf_r+0xf68>)
 8009216:	426d      	negs	r5, r5
 8009218:	2d10      	cmp	r5, #16
 800921a:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800921e:	f104 0408 	add.w	r4, r4, #8
 8009222:	f102 0201 	add.w	r2, r2, #1
 8009226:	601e      	str	r6, [r3, #0]
 8009228:	dc2b      	bgt.n	8009282 <_vfprintf_r+0xf3e>
 800922a:	605d      	str	r5, [r3, #4]
 800922c:	2a07      	cmp	r2, #7
 800922e:	440d      	add	r5, r1
 8009230:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009234:	dd08      	ble.n	8009248 <_vfprintf_r+0xf04>
 8009236:	4651      	mov	r1, sl
 8009238:	4640      	mov	r0, r8
 800923a:	aa26      	add	r2, sp, #152	; 0x98
 800923c:	f002 fbfd 	bl	800ba3a <__sprint_r>
 8009240:	2800      	cmp	r0, #0
 8009242:	f040 8237 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009246:	ac29      	add	r4, sp, #164	; 0xa4
 8009248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800924a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800924c:	6063      	str	r3, [r4, #4]
 800924e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009250:	f8c4 9000 	str.w	r9, [r4]
 8009254:	4413      	add	r3, r2
 8009256:	9328      	str	r3, [sp, #160]	; 0xa0
 8009258:	e489      	b.n	8008b6e <_vfprintf_r+0x82a>
 800925a:	4651      	mov	r1, sl
 800925c:	4640      	mov	r0, r8
 800925e:	aa26      	add	r2, sp, #152	; 0x98
 8009260:	f002 fbeb 	bl	800ba3a <__sprint_r>
 8009264:	2800      	cmp	r0, #0
 8009266:	f040 8225 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800926a:	ac29      	add	r4, sp, #164	; 0xa4
 800926c:	e7b8      	b.n	80091e0 <_vfprintf_r+0xe9c>
 800926e:	4651      	mov	r1, sl
 8009270:	4640      	mov	r0, r8
 8009272:	aa26      	add	r2, sp, #152	; 0x98
 8009274:	f002 fbe1 	bl	800ba3a <__sprint_r>
 8009278:	2800      	cmp	r0, #0
 800927a:	f040 821b 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800927e:	ac29      	add	r4, sp, #164	; 0xa4
 8009280:	e7c3      	b.n	800920a <_vfprintf_r+0xec6>
 8009282:	3110      	adds	r1, #16
 8009284:	2a07      	cmp	r2, #7
 8009286:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800928a:	605f      	str	r7, [r3, #4]
 800928c:	dd08      	ble.n	80092a0 <_vfprintf_r+0xf5c>
 800928e:	4651      	mov	r1, sl
 8009290:	4640      	mov	r0, r8
 8009292:	aa26      	add	r2, sp, #152	; 0x98
 8009294:	f002 fbd1 	bl	800ba3a <__sprint_r>
 8009298:	2800      	cmp	r0, #0
 800929a:	f040 820b 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800929e:	ac29      	add	r4, sp, #164	; 0xa4
 80092a0:	4623      	mov	r3, r4
 80092a2:	3d10      	subs	r5, #16
 80092a4:	e7b8      	b.n	8009218 <_vfprintf_r+0xed4>
 80092a6:	bf00      	nop
 80092a8:	0800ddf2 	.word	0x0800ddf2
 80092ac:	0800de24 	.word	0x0800de24
 80092b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80092b2:	42af      	cmp	r7, r5
 80092b4:	bfa8      	it	ge
 80092b6:	462f      	movge	r7, r5
 80092b8:	2f00      	cmp	r7, #0
 80092ba:	dd09      	ble.n	80092d0 <_vfprintf_r+0xf8c>
 80092bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092be:	443e      	add	r6, r7
 80092c0:	3301      	adds	r3, #1
 80092c2:	2b07      	cmp	r3, #7
 80092c4:	e9c4 9700 	strd	r9, r7, [r4]
 80092c8:	9628      	str	r6, [sp, #160]	; 0xa0
 80092ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80092cc:	dc75      	bgt.n	80093ba <_vfprintf_r+0x1076>
 80092ce:	3408      	adds	r4, #8
 80092d0:	2f00      	cmp	r7, #0
 80092d2:	bfb4      	ite	lt
 80092d4:	462e      	movlt	r6, r5
 80092d6:	1bee      	subge	r6, r5, r7
 80092d8:	2e00      	cmp	r6, #0
 80092da:	dd18      	ble.n	800930e <_vfprintf_r+0xfca>
 80092dc:	4f98      	ldr	r7, [pc, #608]	; (8009540 <_vfprintf_r+0x11fc>)
 80092de:	2e10      	cmp	r6, #16
 80092e0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80092e4:	f104 0108 	add.w	r1, r4, #8
 80092e8:	f103 0301 	add.w	r3, r3, #1
 80092ec:	6027      	str	r7, [r4, #0]
 80092ee:	dc6e      	bgt.n	80093ce <_vfprintf_r+0x108a>
 80092f0:	6066      	str	r6, [r4, #4]
 80092f2:	2b07      	cmp	r3, #7
 80092f4:	4416      	add	r6, r2
 80092f6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80092fa:	dd7b      	ble.n	80093f4 <_vfprintf_r+0x10b0>
 80092fc:	4651      	mov	r1, sl
 80092fe:	4640      	mov	r0, r8
 8009300:	aa26      	add	r2, sp, #152	; 0x98
 8009302:	f002 fb9a 	bl	800ba3a <__sprint_r>
 8009306:	2800      	cmp	r0, #0
 8009308:	f040 81d4 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800930c:	ac29      	add	r4, sp, #164	; 0xa4
 800930e:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8009312:	444d      	add	r5, r9
 8009314:	d00a      	beq.n	800932c <_vfprintf_r+0xfe8>
 8009316:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009318:	2b00      	cmp	r3, #0
 800931a:	d16d      	bne.n	80093f8 <_vfprintf_r+0x10b4>
 800931c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800931e:	2b00      	cmp	r3, #0
 8009320:	d16d      	bne.n	80093fe <_vfprintf_r+0x10ba>
 8009322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009324:	444b      	add	r3, r9
 8009326:	429d      	cmp	r5, r3
 8009328:	bf28      	it	cs
 800932a:	461d      	movcs	r5, r3
 800932c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800932e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009330:	4293      	cmp	r3, r2
 8009332:	db02      	blt.n	800933a <_vfprintf_r+0xff6>
 8009334:	f01b 0f01 	tst.w	fp, #1
 8009338:	d00e      	beq.n	8009358 <_vfprintf_r+0x1014>
 800933a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800933c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009342:	6063      	str	r3, [r4, #4]
 8009344:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009346:	4413      	add	r3, r2
 8009348:	9328      	str	r3, [sp, #160]	; 0xa0
 800934a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800934c:	3301      	adds	r3, #1
 800934e:	2b07      	cmp	r3, #7
 8009350:	9327      	str	r3, [sp, #156]	; 0x9c
 8009352:	f300 80cf 	bgt.w	80094f4 <_vfprintf_r+0x11b0>
 8009356:	3408      	adds	r4, #8
 8009358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800935a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800935c:	eb09 0203 	add.w	r2, r9, r3
 8009360:	1b9e      	subs	r6, r3, r6
 8009362:	1b52      	subs	r2, r2, r5
 8009364:	4296      	cmp	r6, r2
 8009366:	bfa8      	it	ge
 8009368:	4616      	movge	r6, r2
 800936a:	2e00      	cmp	r6, #0
 800936c:	dd0b      	ble.n	8009386 <_vfprintf_r+0x1042>
 800936e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009370:	e9c4 5600 	strd	r5, r6, [r4]
 8009374:	4433      	add	r3, r6
 8009376:	9328      	str	r3, [sp, #160]	; 0xa0
 8009378:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800937a:	3301      	adds	r3, #1
 800937c:	2b07      	cmp	r3, #7
 800937e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009380:	f300 80c2 	bgt.w	8009508 <_vfprintf_r+0x11c4>
 8009384:	3408      	adds	r4, #8
 8009386:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800938a:	2e00      	cmp	r6, #0
 800938c:	eba3 0505 	sub.w	r5, r3, r5
 8009390:	bfa8      	it	ge
 8009392:	1bad      	subge	r5, r5, r6
 8009394:	2d00      	cmp	r5, #0
 8009396:	f77f abf1 	ble.w	8008b7c <_vfprintf_r+0x838>
 800939a:	2710      	movs	r7, #16
 800939c:	4e68      	ldr	r6, [pc, #416]	; (8009540 <_vfprintf_r+0x11fc>)
 800939e:	2d10      	cmp	r5, #16
 80093a0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80093a4:	f104 0108 	add.w	r1, r4, #8
 80093a8:	f103 0301 	add.w	r3, r3, #1
 80093ac:	6026      	str	r6, [r4, #0]
 80093ae:	f300 80b5 	bgt.w	800951c <_vfprintf_r+0x11d8>
 80093b2:	6065      	str	r5, [r4, #4]
 80093b4:	4415      	add	r5, r2
 80093b6:	9528      	str	r5, [sp, #160]	; 0xa0
 80093b8:	e6cf      	b.n	800915a <_vfprintf_r+0xe16>
 80093ba:	4651      	mov	r1, sl
 80093bc:	4640      	mov	r0, r8
 80093be:	aa26      	add	r2, sp, #152	; 0x98
 80093c0:	f002 fb3b 	bl	800ba3a <__sprint_r>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	f040 8175 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80093ca:	ac29      	add	r4, sp, #164	; 0xa4
 80093cc:	e780      	b.n	80092d0 <_vfprintf_r+0xf8c>
 80093ce:	2010      	movs	r0, #16
 80093d0:	2b07      	cmp	r3, #7
 80093d2:	4402      	add	r2, r0
 80093d4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80093d8:	6060      	str	r0, [r4, #4]
 80093da:	dd08      	ble.n	80093ee <_vfprintf_r+0x10aa>
 80093dc:	4651      	mov	r1, sl
 80093de:	4640      	mov	r0, r8
 80093e0:	aa26      	add	r2, sp, #152	; 0x98
 80093e2:	f002 fb2a 	bl	800ba3a <__sprint_r>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	f040 8164 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80093ec:	a929      	add	r1, sp, #164	; 0xa4
 80093ee:	460c      	mov	r4, r1
 80093f0:	3e10      	subs	r6, #16
 80093f2:	e774      	b.n	80092de <_vfprintf_r+0xf9a>
 80093f4:	460c      	mov	r4, r1
 80093f6:	e78a      	b.n	800930e <_vfprintf_r+0xfca>
 80093f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d04a      	beq.n	8009494 <_vfprintf_r+0x1150>
 80093fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009400:	3b01      	subs	r3, #1
 8009402:	930c      	str	r3, [sp, #48]	; 0x30
 8009404:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009406:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800940c:	6063      	str	r3, [r4, #4]
 800940e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009410:	4413      	add	r3, r2
 8009412:	9328      	str	r3, [sp, #160]	; 0xa0
 8009414:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009416:	3301      	adds	r3, #1
 8009418:	2b07      	cmp	r3, #7
 800941a:	9327      	str	r3, [sp, #156]	; 0x9c
 800941c:	dc41      	bgt.n	80094a2 <_vfprintf_r+0x115e>
 800941e:	3408      	adds	r4, #8
 8009420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009422:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009424:	eb09 0703 	add.w	r7, r9, r3
 8009428:	1b7b      	subs	r3, r7, r5
 800942a:	7817      	ldrb	r7, [r2, #0]
 800942c:	429f      	cmp	r7, r3
 800942e:	bfa8      	it	ge
 8009430:	461f      	movge	r7, r3
 8009432:	2f00      	cmp	r7, #0
 8009434:	dd0a      	ble.n	800944c <_vfprintf_r+0x1108>
 8009436:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009438:	e9c4 5700 	strd	r5, r7, [r4]
 800943c:	443b      	add	r3, r7
 800943e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009440:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009442:	3301      	adds	r3, #1
 8009444:	2b07      	cmp	r3, #7
 8009446:	9327      	str	r3, [sp, #156]	; 0x9c
 8009448:	dc35      	bgt.n	80094b6 <_vfprintf_r+0x1172>
 800944a:	3408      	adds	r4, #8
 800944c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800944e:	2f00      	cmp	r7, #0
 8009450:	781e      	ldrb	r6, [r3, #0]
 8009452:	bfa8      	it	ge
 8009454:	1bf6      	subge	r6, r6, r7
 8009456:	2e00      	cmp	r6, #0
 8009458:	dd18      	ble.n	800948c <_vfprintf_r+0x1148>
 800945a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800945e:	4838      	ldr	r0, [pc, #224]	; (8009540 <_vfprintf_r+0x11fc>)
 8009460:	2e10      	cmp	r6, #16
 8009462:	f103 0301 	add.w	r3, r3, #1
 8009466:	f104 0108 	add.w	r1, r4, #8
 800946a:	6020      	str	r0, [r4, #0]
 800946c:	dc2d      	bgt.n	80094ca <_vfprintf_r+0x1186>
 800946e:	6066      	str	r6, [r4, #4]
 8009470:	2b07      	cmp	r3, #7
 8009472:	4416      	add	r6, r2
 8009474:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009478:	dd3a      	ble.n	80094f0 <_vfprintf_r+0x11ac>
 800947a:	4651      	mov	r1, sl
 800947c:	4640      	mov	r0, r8
 800947e:	aa26      	add	r2, sp, #152	; 0x98
 8009480:	f002 fadb 	bl	800ba3a <__sprint_r>
 8009484:	2800      	cmp	r0, #0
 8009486:	f040 8115 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800948a:	ac29      	add	r4, sp, #164	; 0xa4
 800948c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	441d      	add	r5, r3
 8009492:	e740      	b.n	8009316 <_vfprintf_r+0xfd2>
 8009494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009496:	3b01      	subs	r3, #1
 8009498:	930e      	str	r3, [sp, #56]	; 0x38
 800949a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800949c:	3b01      	subs	r3, #1
 800949e:	930d      	str	r3, [sp, #52]	; 0x34
 80094a0:	e7b0      	b.n	8009404 <_vfprintf_r+0x10c0>
 80094a2:	4651      	mov	r1, sl
 80094a4:	4640      	mov	r0, r8
 80094a6:	aa26      	add	r2, sp, #152	; 0x98
 80094a8:	f002 fac7 	bl	800ba3a <__sprint_r>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	f040 8101 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80094b2:	ac29      	add	r4, sp, #164	; 0xa4
 80094b4:	e7b4      	b.n	8009420 <_vfprintf_r+0x10dc>
 80094b6:	4651      	mov	r1, sl
 80094b8:	4640      	mov	r0, r8
 80094ba:	aa26      	add	r2, sp, #152	; 0x98
 80094bc:	f002 fabd 	bl	800ba3a <__sprint_r>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	f040 80f7 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80094c6:	ac29      	add	r4, sp, #164	; 0xa4
 80094c8:	e7c0      	b.n	800944c <_vfprintf_r+0x1108>
 80094ca:	2010      	movs	r0, #16
 80094cc:	2b07      	cmp	r3, #7
 80094ce:	4402      	add	r2, r0
 80094d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80094d4:	6060      	str	r0, [r4, #4]
 80094d6:	dd08      	ble.n	80094ea <_vfprintf_r+0x11a6>
 80094d8:	4651      	mov	r1, sl
 80094da:	4640      	mov	r0, r8
 80094dc:	aa26      	add	r2, sp, #152	; 0x98
 80094de:	f002 faac 	bl	800ba3a <__sprint_r>
 80094e2:	2800      	cmp	r0, #0
 80094e4:	f040 80e6 	bne.w	80096b4 <_vfprintf_r+0x1370>
 80094e8:	a929      	add	r1, sp, #164	; 0xa4
 80094ea:	460c      	mov	r4, r1
 80094ec:	3e10      	subs	r6, #16
 80094ee:	e7b4      	b.n	800945a <_vfprintf_r+0x1116>
 80094f0:	460c      	mov	r4, r1
 80094f2:	e7cb      	b.n	800948c <_vfprintf_r+0x1148>
 80094f4:	4651      	mov	r1, sl
 80094f6:	4640      	mov	r0, r8
 80094f8:	aa26      	add	r2, sp, #152	; 0x98
 80094fa:	f002 fa9e 	bl	800ba3a <__sprint_r>
 80094fe:	2800      	cmp	r0, #0
 8009500:	f040 80d8 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009504:	ac29      	add	r4, sp, #164	; 0xa4
 8009506:	e727      	b.n	8009358 <_vfprintf_r+0x1014>
 8009508:	4651      	mov	r1, sl
 800950a:	4640      	mov	r0, r8
 800950c:	aa26      	add	r2, sp, #152	; 0x98
 800950e:	f002 fa94 	bl	800ba3a <__sprint_r>
 8009512:	2800      	cmp	r0, #0
 8009514:	f040 80ce 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009518:	ac29      	add	r4, sp, #164	; 0xa4
 800951a:	e734      	b.n	8009386 <_vfprintf_r+0x1042>
 800951c:	3210      	adds	r2, #16
 800951e:	2b07      	cmp	r3, #7
 8009520:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009524:	6067      	str	r7, [r4, #4]
 8009526:	dd08      	ble.n	800953a <_vfprintf_r+0x11f6>
 8009528:	4651      	mov	r1, sl
 800952a:	4640      	mov	r0, r8
 800952c:	aa26      	add	r2, sp, #152	; 0x98
 800952e:	f002 fa84 	bl	800ba3a <__sprint_r>
 8009532:	2800      	cmp	r0, #0
 8009534:	f040 80be 	bne.w	80096b4 <_vfprintf_r+0x1370>
 8009538:	a929      	add	r1, sp, #164	; 0xa4
 800953a:	460c      	mov	r4, r1
 800953c:	3d10      	subs	r5, #16
 800953e:	e72e      	b.n	800939e <_vfprintf_r+0x105a>
 8009540:	0800de24 	.word	0x0800de24
 8009544:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009546:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009548:	2a01      	cmp	r2, #1
 800954a:	f106 0601 	add.w	r6, r6, #1
 800954e:	f103 0301 	add.w	r3, r3, #1
 8009552:	f104 0508 	add.w	r5, r4, #8
 8009556:	dc02      	bgt.n	800955e <_vfprintf_r+0x121a>
 8009558:	f01b 0f01 	tst.w	fp, #1
 800955c:	d07e      	beq.n	800965c <_vfprintf_r+0x1318>
 800955e:	2201      	movs	r2, #1
 8009560:	2b07      	cmp	r3, #7
 8009562:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009566:	f8c4 9000 	str.w	r9, [r4]
 800956a:	6062      	str	r2, [r4, #4]
 800956c:	dd08      	ble.n	8009580 <_vfprintf_r+0x123c>
 800956e:	4651      	mov	r1, sl
 8009570:	4640      	mov	r0, r8
 8009572:	aa26      	add	r2, sp, #152	; 0x98
 8009574:	f002 fa61 	bl	800ba3a <__sprint_r>
 8009578:	2800      	cmp	r0, #0
 800957a:	f040 809b 	bne.w	80096b4 <_vfprintf_r+0x1370>
 800957e:	ad29      	add	r5, sp, #164	; 0xa4
 8009580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009582:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009584:	602b      	str	r3, [r5, #0]
 8009586:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009588:	606b      	str	r3, [r5, #4]
 800958a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800958c:	4413      	add	r3, r2
 800958e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009590:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009592:	3301      	adds	r3, #1
 8009594:	2b07      	cmp	r3, #7
 8009596:	9327      	str	r3, [sp, #156]	; 0x9c
 8009598:	dc32      	bgt.n	8009600 <_vfprintf_r+0x12bc>
 800959a:	3508      	adds	r5, #8
 800959c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959e:	2200      	movs	r2, #0
 80095a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80095a4:	1e5c      	subs	r4, r3, #1
 80095a6:	2300      	movs	r3, #0
 80095a8:	f7f7 f9fe 	bl	80009a8 <__aeabi_dcmpeq>
 80095ac:	2800      	cmp	r0, #0
 80095ae:	d130      	bne.n	8009612 <_vfprintf_r+0x12ce>
 80095b0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80095b2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80095b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095b6:	3101      	adds	r1, #1
 80095b8:	3b01      	subs	r3, #1
 80095ba:	f109 0001 	add.w	r0, r9, #1
 80095be:	4413      	add	r3, r2
 80095c0:	2907      	cmp	r1, #7
 80095c2:	e9c5 0400 	strd	r0, r4, [r5]
 80095c6:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80095ca:	dd50      	ble.n	800966e <_vfprintf_r+0x132a>
 80095cc:	4651      	mov	r1, sl
 80095ce:	4640      	mov	r0, r8
 80095d0:	aa26      	add	r2, sp, #152	; 0x98
 80095d2:	f002 fa32 	bl	800ba3a <__sprint_r>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	d16c      	bne.n	80096b4 <_vfprintf_r+0x1370>
 80095da:	ad29      	add	r5, sp, #164	; 0xa4
 80095dc:	ab22      	add	r3, sp, #136	; 0x88
 80095de:	602b      	str	r3, [r5, #0]
 80095e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095e4:	606b      	str	r3, [r5, #4]
 80095e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80095e8:	4413      	add	r3, r2
 80095ea:	9328      	str	r3, [sp, #160]	; 0xa0
 80095ec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80095ee:	3301      	adds	r3, #1
 80095f0:	2b07      	cmp	r3, #7
 80095f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80095f4:	f73f adb5 	bgt.w	8009162 <_vfprintf_r+0xe1e>
 80095f8:	f105 0408 	add.w	r4, r5, #8
 80095fc:	f7ff babe 	b.w	8008b7c <_vfprintf_r+0x838>
 8009600:	4651      	mov	r1, sl
 8009602:	4640      	mov	r0, r8
 8009604:	aa26      	add	r2, sp, #152	; 0x98
 8009606:	f002 fa18 	bl	800ba3a <__sprint_r>
 800960a:	2800      	cmp	r0, #0
 800960c:	d152      	bne.n	80096b4 <_vfprintf_r+0x1370>
 800960e:	ad29      	add	r5, sp, #164	; 0xa4
 8009610:	e7c4      	b.n	800959c <_vfprintf_r+0x1258>
 8009612:	2c00      	cmp	r4, #0
 8009614:	dde2      	ble.n	80095dc <_vfprintf_r+0x1298>
 8009616:	2710      	movs	r7, #16
 8009618:	4e57      	ldr	r6, [pc, #348]	; (8009778 <_vfprintf_r+0x1434>)
 800961a:	2c10      	cmp	r4, #16
 800961c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009620:	f105 0108 	add.w	r1, r5, #8
 8009624:	f103 0301 	add.w	r3, r3, #1
 8009628:	602e      	str	r6, [r5, #0]
 800962a:	dc07      	bgt.n	800963c <_vfprintf_r+0x12f8>
 800962c:	606c      	str	r4, [r5, #4]
 800962e:	2b07      	cmp	r3, #7
 8009630:	4414      	add	r4, r2
 8009632:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009636:	dcc9      	bgt.n	80095cc <_vfprintf_r+0x1288>
 8009638:	460d      	mov	r5, r1
 800963a:	e7cf      	b.n	80095dc <_vfprintf_r+0x1298>
 800963c:	3210      	adds	r2, #16
 800963e:	2b07      	cmp	r3, #7
 8009640:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009644:	606f      	str	r7, [r5, #4]
 8009646:	dd06      	ble.n	8009656 <_vfprintf_r+0x1312>
 8009648:	4651      	mov	r1, sl
 800964a:	4640      	mov	r0, r8
 800964c:	aa26      	add	r2, sp, #152	; 0x98
 800964e:	f002 f9f4 	bl	800ba3a <__sprint_r>
 8009652:	bb78      	cbnz	r0, 80096b4 <_vfprintf_r+0x1370>
 8009654:	a929      	add	r1, sp, #164	; 0xa4
 8009656:	460d      	mov	r5, r1
 8009658:	3c10      	subs	r4, #16
 800965a:	e7de      	b.n	800961a <_vfprintf_r+0x12d6>
 800965c:	2201      	movs	r2, #1
 800965e:	2b07      	cmp	r3, #7
 8009660:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009664:	f8c4 9000 	str.w	r9, [r4]
 8009668:	6062      	str	r2, [r4, #4]
 800966a:	ddb7      	ble.n	80095dc <_vfprintf_r+0x1298>
 800966c:	e7ae      	b.n	80095cc <_vfprintf_r+0x1288>
 800966e:	3508      	adds	r5, #8
 8009670:	e7b4      	b.n	80095dc <_vfprintf_r+0x1298>
 8009672:	460c      	mov	r4, r1
 8009674:	f7ff ba82 	b.w	8008b7c <_vfprintf_r+0x838>
 8009678:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800967c:	1a9d      	subs	r5, r3, r2
 800967e:	2d00      	cmp	r5, #0
 8009680:	f77f aa80 	ble.w	8008b84 <_vfprintf_r+0x840>
 8009684:	2710      	movs	r7, #16
 8009686:	4e3d      	ldr	r6, [pc, #244]	; (800977c <_vfprintf_r+0x1438>)
 8009688:	2d10      	cmp	r5, #16
 800968a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800968e:	6026      	str	r6, [r4, #0]
 8009690:	f103 0301 	add.w	r3, r3, #1
 8009694:	dc18      	bgt.n	80096c8 <_vfprintf_r+0x1384>
 8009696:	6065      	str	r5, [r4, #4]
 8009698:	2b07      	cmp	r3, #7
 800969a:	4415      	add	r5, r2
 800969c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80096a0:	f77f aa70 	ble.w	8008b84 <_vfprintf_r+0x840>
 80096a4:	4651      	mov	r1, sl
 80096a6:	4640      	mov	r0, r8
 80096a8:	aa26      	add	r2, sp, #152	; 0x98
 80096aa:	f002 f9c6 	bl	800ba3a <__sprint_r>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f43f aa68 	beq.w	8008b84 <_vfprintf_r+0x840>
 80096b4:	9b08      	ldr	r3, [sp, #32]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f43f a887 	beq.w	80087ca <_vfprintf_r+0x486>
 80096bc:	4619      	mov	r1, r3
 80096be:	4640      	mov	r0, r8
 80096c0:	f001 f908 	bl	800a8d4 <_free_r>
 80096c4:	f7ff b881 	b.w	80087ca <_vfprintf_r+0x486>
 80096c8:	3210      	adds	r2, #16
 80096ca:	2b07      	cmp	r3, #7
 80096cc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80096d0:	6067      	str	r7, [r4, #4]
 80096d2:	dc02      	bgt.n	80096da <_vfprintf_r+0x1396>
 80096d4:	3408      	adds	r4, #8
 80096d6:	3d10      	subs	r5, #16
 80096d8:	e7d6      	b.n	8009688 <_vfprintf_r+0x1344>
 80096da:	4651      	mov	r1, sl
 80096dc:	4640      	mov	r0, r8
 80096de:	aa26      	add	r2, sp, #152	; 0x98
 80096e0:	f002 f9ab 	bl	800ba3a <__sprint_r>
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d1e5      	bne.n	80096b4 <_vfprintf_r+0x1370>
 80096e8:	ac29      	add	r4, sp, #164	; 0xa4
 80096ea:	e7f4      	b.n	80096d6 <_vfprintf_r+0x1392>
 80096ec:	4640      	mov	r0, r8
 80096ee:	9908      	ldr	r1, [sp, #32]
 80096f0:	f001 f8f0 	bl	800a8d4 <_free_r>
 80096f4:	f7ff ba5e 	b.w	8008bb4 <_vfprintf_r+0x870>
 80096f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80096fa:	b91b      	cbnz	r3, 8009704 <_vfprintf_r+0x13c0>
 80096fc:	2300      	movs	r3, #0
 80096fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8009700:	f7ff b863 	b.w	80087ca <_vfprintf_r+0x486>
 8009704:	4651      	mov	r1, sl
 8009706:	4640      	mov	r0, r8
 8009708:	aa26      	add	r2, sp, #152	; 0x98
 800970a:	f002 f996 	bl	800ba3a <__sprint_r>
 800970e:	2800      	cmp	r0, #0
 8009710:	d0f4      	beq.n	80096fc <_vfprintf_r+0x13b8>
 8009712:	f7ff b85a 	b.w	80087ca <_vfprintf_r+0x486>
 8009716:	ea56 0205 	orrs.w	r2, r6, r5
 800971a:	465f      	mov	r7, fp
 800971c:	f43f ab71 	beq.w	8008e02 <_vfprintf_r+0xabe>
 8009720:	2b01      	cmp	r3, #1
 8009722:	f43f ac0e 	beq.w	8008f42 <_vfprintf_r+0xbfe>
 8009726:	2b02      	cmp	r3, #2
 8009728:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800972c:	f43f ac55 	beq.w	8008fda <_vfprintf_r+0xc96>
 8009730:	f006 0307 	and.w	r3, r6, #7
 8009734:	08f6      	lsrs	r6, r6, #3
 8009736:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 800973a:	08ed      	lsrs	r5, r5, #3
 800973c:	3330      	adds	r3, #48	; 0x30
 800973e:	ea56 0105 	orrs.w	r1, r6, r5
 8009742:	464a      	mov	r2, r9
 8009744:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009748:	d1f2      	bne.n	8009730 <_vfprintf_r+0x13ec>
 800974a:	07f8      	lsls	r0, r7, #31
 800974c:	d506      	bpl.n	800975c <_vfprintf_r+0x1418>
 800974e:	2b30      	cmp	r3, #48	; 0x30
 8009750:	d004      	beq.n	800975c <_vfprintf_r+0x1418>
 8009752:	2330      	movs	r3, #48	; 0x30
 8009754:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009758:	f1a2 0902 	sub.w	r9, r2, #2
 800975c:	ab52      	add	r3, sp, #328	; 0x148
 800975e:	eba3 0309 	sub.w	r3, r3, r9
 8009762:	9e07      	ldr	r6, [sp, #28]
 8009764:	9307      	str	r3, [sp, #28]
 8009766:	2300      	movs	r3, #0
 8009768:	46bb      	mov	fp, r7
 800976a:	9308      	str	r3, [sp, #32]
 800976c:	461d      	mov	r5, r3
 800976e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009772:	f7ff b94a 	b.w	8008a0a <_vfprintf_r+0x6c6>
 8009776:	bf00      	nop
 8009778:	0800de24 	.word	0x0800de24
 800977c:	0800de14 	.word	0x0800de14

08009780 <__sbprintf>:
 8009780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009782:	461f      	mov	r7, r3
 8009784:	898b      	ldrh	r3, [r1, #12]
 8009786:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800978a:	f023 0302 	bic.w	r3, r3, #2
 800978e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009792:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009794:	4615      	mov	r5, r2
 8009796:	9319      	str	r3, [sp, #100]	; 0x64
 8009798:	89cb      	ldrh	r3, [r1, #14]
 800979a:	4606      	mov	r6, r0
 800979c:	f8ad 300e 	strh.w	r3, [sp, #14]
 80097a0:	69cb      	ldr	r3, [r1, #28]
 80097a2:	a816      	add	r0, sp, #88	; 0x58
 80097a4:	9307      	str	r3, [sp, #28]
 80097a6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80097a8:	460c      	mov	r4, r1
 80097aa:	9309      	str	r3, [sp, #36]	; 0x24
 80097ac:	ab1a      	add	r3, sp, #104	; 0x68
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	9304      	str	r3, [sp, #16]
 80097b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097b6:	9302      	str	r3, [sp, #8]
 80097b8:	9305      	str	r3, [sp, #20]
 80097ba:	2300      	movs	r3, #0
 80097bc:	9306      	str	r3, [sp, #24]
 80097be:	f001 fab5 	bl	800ad2c <__retarget_lock_init_recursive>
 80097c2:	462a      	mov	r2, r5
 80097c4:	463b      	mov	r3, r7
 80097c6:	4669      	mov	r1, sp
 80097c8:	4630      	mov	r0, r6
 80097ca:	f7fe fdbb 	bl	8008344 <_vfprintf_r>
 80097ce:	1e05      	subs	r5, r0, #0
 80097d0:	db07      	blt.n	80097e2 <__sbprintf+0x62>
 80097d2:	4669      	mov	r1, sp
 80097d4:	4630      	mov	r0, r6
 80097d6:	f000 ff81 	bl	800a6dc <_fflush_r>
 80097da:	2800      	cmp	r0, #0
 80097dc:	bf18      	it	ne
 80097de:	f04f 35ff 	movne.w	r5, #4294967295
 80097e2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80097e6:	9816      	ldr	r0, [sp, #88]	; 0x58
 80097e8:	065b      	lsls	r3, r3, #25
 80097ea:	bf42      	ittt	mi
 80097ec:	89a3      	ldrhmi	r3, [r4, #12]
 80097ee:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80097f2:	81a3      	strhmi	r3, [r4, #12]
 80097f4:	f001 fa9b 	bl	800ad2e <__retarget_lock_close_recursive>
 80097f8:	4628      	mov	r0, r5
 80097fa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80097fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009800 <_vsnprintf_r>:
 8009800:	b530      	push	{r4, r5, lr}
 8009802:	4614      	mov	r4, r2
 8009804:	2c00      	cmp	r4, #0
 8009806:	4605      	mov	r5, r0
 8009808:	461a      	mov	r2, r3
 800980a:	b09b      	sub	sp, #108	; 0x6c
 800980c:	da05      	bge.n	800981a <_vsnprintf_r+0x1a>
 800980e:	238b      	movs	r3, #139	; 0x8b
 8009810:	6003      	str	r3, [r0, #0]
 8009812:	f04f 30ff 	mov.w	r0, #4294967295
 8009816:	b01b      	add	sp, #108	; 0x6c
 8009818:	bd30      	pop	{r4, r5, pc}
 800981a:	f44f 7302 	mov.w	r3, #520	; 0x208
 800981e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009822:	bf0c      	ite	eq
 8009824:	4623      	moveq	r3, r4
 8009826:	f104 33ff 	addne.w	r3, r4, #4294967295
 800982a:	9302      	str	r3, [sp, #8]
 800982c:	9305      	str	r3, [sp, #20]
 800982e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009832:	9100      	str	r1, [sp, #0]
 8009834:	9104      	str	r1, [sp, #16]
 8009836:	f8ad 300e 	strh.w	r3, [sp, #14]
 800983a:	4669      	mov	r1, sp
 800983c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800983e:	f7fd fb9f 	bl	8006f80 <_svfprintf_r>
 8009842:	1c43      	adds	r3, r0, #1
 8009844:	bfbc      	itt	lt
 8009846:	238b      	movlt	r3, #139	; 0x8b
 8009848:	602b      	strlt	r3, [r5, #0]
 800984a:	2c00      	cmp	r4, #0
 800984c:	d0e3      	beq.n	8009816 <_vsnprintf_r+0x16>
 800984e:	2200      	movs	r2, #0
 8009850:	9b00      	ldr	r3, [sp, #0]
 8009852:	701a      	strb	r2, [r3, #0]
 8009854:	e7df      	b.n	8009816 <_vsnprintf_r+0x16>
	...

08009858 <vsnprintf>:
 8009858:	b507      	push	{r0, r1, r2, lr}
 800985a:	9300      	str	r3, [sp, #0]
 800985c:	4613      	mov	r3, r2
 800985e:	460a      	mov	r2, r1
 8009860:	4601      	mov	r1, r0
 8009862:	4803      	ldr	r0, [pc, #12]	; (8009870 <vsnprintf+0x18>)
 8009864:	6800      	ldr	r0, [r0, #0]
 8009866:	f7ff ffcb 	bl	8009800 <_vsnprintf_r>
 800986a:	b003      	add	sp, #12
 800986c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009870:	20000038 	.word	0x20000038

08009874 <__swsetup_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	4b2a      	ldr	r3, [pc, #168]	; (8009920 <__swsetup_r+0xac>)
 8009878:	4605      	mov	r5, r0
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	460c      	mov	r4, r1
 800987e:	b118      	cbz	r0, 8009888 <__swsetup_r+0x14>
 8009880:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009882:	b90b      	cbnz	r3, 8009888 <__swsetup_r+0x14>
 8009884:	f000 ff96 	bl	800a7b4 <__sinit>
 8009888:	89a3      	ldrh	r3, [r4, #12]
 800988a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800988e:	0718      	lsls	r0, r3, #28
 8009890:	d422      	bmi.n	80098d8 <__swsetup_r+0x64>
 8009892:	06d9      	lsls	r1, r3, #27
 8009894:	d407      	bmi.n	80098a6 <__swsetup_r+0x32>
 8009896:	2309      	movs	r3, #9
 8009898:	602b      	str	r3, [r5, #0]
 800989a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800989e:	f04f 30ff 	mov.w	r0, #4294967295
 80098a2:	81a3      	strh	r3, [r4, #12]
 80098a4:	e034      	b.n	8009910 <__swsetup_r+0x9c>
 80098a6:	0758      	lsls	r0, r3, #29
 80098a8:	d512      	bpl.n	80098d0 <__swsetup_r+0x5c>
 80098aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80098ac:	b141      	cbz	r1, 80098c0 <__swsetup_r+0x4c>
 80098ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80098b2:	4299      	cmp	r1, r3
 80098b4:	d002      	beq.n	80098bc <__swsetup_r+0x48>
 80098b6:	4628      	mov	r0, r5
 80098b8:	f001 f80c 	bl	800a8d4 <_free_r>
 80098bc:	2300      	movs	r3, #0
 80098be:	6323      	str	r3, [r4, #48]	; 0x30
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80098c6:	81a3      	strh	r3, [r4, #12]
 80098c8:	2300      	movs	r3, #0
 80098ca:	6063      	str	r3, [r4, #4]
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	6023      	str	r3, [r4, #0]
 80098d0:	89a3      	ldrh	r3, [r4, #12]
 80098d2:	f043 0308 	orr.w	r3, r3, #8
 80098d6:	81a3      	strh	r3, [r4, #12]
 80098d8:	6923      	ldr	r3, [r4, #16]
 80098da:	b94b      	cbnz	r3, 80098f0 <__swsetup_r+0x7c>
 80098dc:	89a3      	ldrh	r3, [r4, #12]
 80098de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80098e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098e6:	d003      	beq.n	80098f0 <__swsetup_r+0x7c>
 80098e8:	4621      	mov	r1, r4
 80098ea:	4628      	mov	r0, r5
 80098ec:	f001 fa4e 	bl	800ad8c <__smakebuf_r>
 80098f0:	89a0      	ldrh	r0, [r4, #12]
 80098f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098f6:	f010 0301 	ands.w	r3, r0, #1
 80098fa:	d00a      	beq.n	8009912 <__swsetup_r+0x9e>
 80098fc:	2300      	movs	r3, #0
 80098fe:	60a3      	str	r3, [r4, #8]
 8009900:	6963      	ldr	r3, [r4, #20]
 8009902:	425b      	negs	r3, r3
 8009904:	61a3      	str	r3, [r4, #24]
 8009906:	6923      	ldr	r3, [r4, #16]
 8009908:	b943      	cbnz	r3, 800991c <__swsetup_r+0xa8>
 800990a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800990e:	d1c4      	bne.n	800989a <__swsetup_r+0x26>
 8009910:	bd38      	pop	{r3, r4, r5, pc}
 8009912:	0781      	lsls	r1, r0, #30
 8009914:	bf58      	it	pl
 8009916:	6963      	ldrpl	r3, [r4, #20]
 8009918:	60a3      	str	r3, [r4, #8]
 800991a:	e7f4      	b.n	8009906 <__swsetup_r+0x92>
 800991c:	2000      	movs	r0, #0
 800991e:	e7f7      	b.n	8009910 <__swsetup_r+0x9c>
 8009920:	20000038 	.word	0x20000038

08009924 <register_fini>:
 8009924:	4b02      	ldr	r3, [pc, #8]	; (8009930 <register_fini+0xc>)
 8009926:	b113      	cbz	r3, 800992e <register_fini+0xa>
 8009928:	4802      	ldr	r0, [pc, #8]	; (8009934 <register_fini+0x10>)
 800992a:	f000 b805 	b.w	8009938 <atexit>
 800992e:	4770      	bx	lr
 8009930:	00000000 	.word	0x00000000
 8009934:	0800a805 	.word	0x0800a805

08009938 <atexit>:
 8009938:	2300      	movs	r3, #0
 800993a:	4601      	mov	r1, r0
 800993c:	461a      	mov	r2, r3
 800993e:	4618      	mov	r0, r3
 8009940:	f002 bd8e 	b.w	800c460 <__register_exitproc>

08009944 <quorem>:
 8009944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009948:	6903      	ldr	r3, [r0, #16]
 800994a:	690c      	ldr	r4, [r1, #16]
 800994c:	4607      	mov	r7, r0
 800994e:	42a3      	cmp	r3, r4
 8009950:	f2c0 8082 	blt.w	8009a58 <quorem+0x114>
 8009954:	3c01      	subs	r4, #1
 8009956:	f100 0514 	add.w	r5, r0, #20
 800995a:	f101 0814 	add.w	r8, r1, #20
 800995e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009962:	9301      	str	r3, [sp, #4]
 8009964:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009968:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800996c:	3301      	adds	r3, #1
 800996e:	429a      	cmp	r2, r3
 8009970:	fbb2 f6f3 	udiv	r6, r2, r3
 8009974:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009978:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800997c:	d331      	bcc.n	80099e2 <quorem+0x9e>
 800997e:	f04f 0e00 	mov.w	lr, #0
 8009982:	4640      	mov	r0, r8
 8009984:	46ac      	mov	ip, r5
 8009986:	46f2      	mov	sl, lr
 8009988:	f850 2b04 	ldr.w	r2, [r0], #4
 800998c:	b293      	uxth	r3, r2
 800998e:	fb06 e303 	mla	r3, r6, r3, lr
 8009992:	0c12      	lsrs	r2, r2, #16
 8009994:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009998:	b29b      	uxth	r3, r3
 800999a:	fb06 e202 	mla	r2, r6, r2, lr
 800999e:	ebaa 0303 	sub.w	r3, sl, r3
 80099a2:	f8dc a000 	ldr.w	sl, [ip]
 80099a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80099aa:	fa1f fa8a 	uxth.w	sl, sl
 80099ae:	4453      	add	r3, sl
 80099b0:	f8dc a000 	ldr.w	sl, [ip]
 80099b4:	b292      	uxth	r2, r2
 80099b6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80099ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80099be:	b29b      	uxth	r3, r3
 80099c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099c4:	4581      	cmp	r9, r0
 80099c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80099ca:	f84c 3b04 	str.w	r3, [ip], #4
 80099ce:	d2db      	bcs.n	8009988 <quorem+0x44>
 80099d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80099d4:	b92b      	cbnz	r3, 80099e2 <quorem+0x9e>
 80099d6:	9b01      	ldr	r3, [sp, #4]
 80099d8:	3b04      	subs	r3, #4
 80099da:	429d      	cmp	r5, r3
 80099dc:	461a      	mov	r2, r3
 80099de:	d32f      	bcc.n	8009a40 <quorem+0xfc>
 80099e0:	613c      	str	r4, [r7, #16]
 80099e2:	4638      	mov	r0, r7
 80099e4:	f001 fc78 	bl	800b2d8 <__mcmp>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	db25      	blt.n	8009a38 <quorem+0xf4>
 80099ec:	4628      	mov	r0, r5
 80099ee:	f04f 0c00 	mov.w	ip, #0
 80099f2:	3601      	adds	r6, #1
 80099f4:	f858 1b04 	ldr.w	r1, [r8], #4
 80099f8:	f8d0 e000 	ldr.w	lr, [r0]
 80099fc:	b28b      	uxth	r3, r1
 80099fe:	ebac 0303 	sub.w	r3, ip, r3
 8009a02:	fa1f f28e 	uxth.w	r2, lr
 8009a06:	4413      	add	r3, r2
 8009a08:	0c0a      	lsrs	r2, r1, #16
 8009a0a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a18:	45c1      	cmp	r9, r8
 8009a1a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009a1e:	f840 3b04 	str.w	r3, [r0], #4
 8009a22:	d2e7      	bcs.n	80099f4 <quorem+0xb0>
 8009a24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a2c:	b922      	cbnz	r2, 8009a38 <quorem+0xf4>
 8009a2e:	3b04      	subs	r3, #4
 8009a30:	429d      	cmp	r5, r3
 8009a32:	461a      	mov	r2, r3
 8009a34:	d30a      	bcc.n	8009a4c <quorem+0x108>
 8009a36:	613c      	str	r4, [r7, #16]
 8009a38:	4630      	mov	r0, r6
 8009a3a:	b003      	add	sp, #12
 8009a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a40:	6812      	ldr	r2, [r2, #0]
 8009a42:	3b04      	subs	r3, #4
 8009a44:	2a00      	cmp	r2, #0
 8009a46:	d1cb      	bne.n	80099e0 <quorem+0x9c>
 8009a48:	3c01      	subs	r4, #1
 8009a4a:	e7c6      	b.n	80099da <quorem+0x96>
 8009a4c:	6812      	ldr	r2, [r2, #0]
 8009a4e:	3b04      	subs	r3, #4
 8009a50:	2a00      	cmp	r2, #0
 8009a52:	d1f0      	bne.n	8009a36 <quorem+0xf2>
 8009a54:	3c01      	subs	r4, #1
 8009a56:	e7eb      	b.n	8009a30 <quorem+0xec>
 8009a58:	2000      	movs	r0, #0
 8009a5a:	e7ee      	b.n	8009a3a <quorem+0xf6>
 8009a5c:	0000      	movs	r0, r0
	...

08009a60 <_dtoa_r>:
 8009a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8009a66:	b097      	sub	sp, #92	; 0x5c
 8009a68:	4681      	mov	r9, r0
 8009a6a:	4614      	mov	r4, r2
 8009a6c:	461d      	mov	r5, r3
 8009a6e:	4692      	mov	sl, r2
 8009a70:	469b      	mov	fp, r3
 8009a72:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8009a74:	b149      	cbz	r1, 8009a8a <_dtoa_r+0x2a>
 8009a76:	2301      	movs	r3, #1
 8009a78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a7a:	4093      	lsls	r3, r2
 8009a7c:	608b      	str	r3, [r1, #8]
 8009a7e:	604a      	str	r2, [r1, #4]
 8009a80:	f001 fa1f 	bl	800aec2 <_Bfree>
 8009a84:	2300      	movs	r3, #0
 8009a86:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009a8a:	1e2b      	subs	r3, r5, #0
 8009a8c:	bfad      	iteet	ge
 8009a8e:	2300      	movge	r3, #0
 8009a90:	2201      	movlt	r2, #1
 8009a92:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009a96:	6033      	strge	r3, [r6, #0]
 8009a98:	4b9f      	ldr	r3, [pc, #636]	; (8009d18 <_dtoa_r+0x2b8>)
 8009a9a:	bfb8      	it	lt
 8009a9c:	6032      	strlt	r2, [r6, #0]
 8009a9e:	ea33 030b 	bics.w	r3, r3, fp
 8009aa2:	d119      	bne.n	8009ad8 <_dtoa_r+0x78>
 8009aa4:	f242 730f 	movw	r3, #9999	; 0x270f
 8009aa8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009aaa:	6013      	str	r3, [r2, #0]
 8009aac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ab0:	4323      	orrs	r3, r4
 8009ab2:	f000 8574 	beq.w	800a59e <_dtoa_r+0xb3e>
 8009ab6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009ab8:	b90b      	cbnz	r3, 8009abe <_dtoa_r+0x5e>
 8009aba:	4b98      	ldr	r3, [pc, #608]	; (8009d1c <_dtoa_r+0x2bc>)
 8009abc:	e020      	b.n	8009b00 <_dtoa_r+0xa0>
 8009abe:	4b97      	ldr	r3, [pc, #604]	; (8009d1c <_dtoa_r+0x2bc>)
 8009ac0:	9304      	str	r3, [sp, #16]
 8009ac2:	3303      	adds	r3, #3
 8009ac4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ac6:	6013      	str	r3, [r2, #0]
 8009ac8:	9804      	ldr	r0, [sp, #16]
 8009aca:	b017      	add	sp, #92	; 0x5c
 8009acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad0:	4b93      	ldr	r3, [pc, #588]	; (8009d20 <_dtoa_r+0x2c0>)
 8009ad2:	9304      	str	r3, [sp, #16]
 8009ad4:	3308      	adds	r3, #8
 8009ad6:	e7f5      	b.n	8009ac4 <_dtoa_r+0x64>
 8009ad8:	2200      	movs	r2, #0
 8009ada:	2300      	movs	r3, #0
 8009adc:	4650      	mov	r0, sl
 8009ade:	4659      	mov	r1, fp
 8009ae0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8009ae4:	f7f6 ff60 	bl	80009a8 <__aeabi_dcmpeq>
 8009ae8:	4607      	mov	r7, r0
 8009aea:	b158      	cbz	r0, 8009b04 <_dtoa_r+0xa4>
 8009aec:	2301      	movs	r3, #1
 8009aee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009af0:	6013      	str	r3, [r2, #0]
 8009af2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 854f 	beq.w	800a598 <_dtoa_r+0xb38>
 8009afa:	488a      	ldr	r0, [pc, #552]	; (8009d24 <_dtoa_r+0x2c4>)
 8009afc:	6018      	str	r0, [r3, #0]
 8009afe:	1e43      	subs	r3, r0, #1
 8009b00:	9304      	str	r3, [sp, #16]
 8009b02:	e7e1      	b.n	8009ac8 <_dtoa_r+0x68>
 8009b04:	ab14      	add	r3, sp, #80	; 0x50
 8009b06:	9301      	str	r3, [sp, #4]
 8009b08:	ab15      	add	r3, sp, #84	; 0x54
 8009b0a:	9300      	str	r3, [sp, #0]
 8009b0c:	4648      	mov	r0, r9
 8009b0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009b12:	f001 fc89 	bl	800b428 <__d2b>
 8009b16:	f3cb 560a 	ubfx	r6, fp, #20, #11
 8009b1a:	9003      	str	r0, [sp, #12]
 8009b1c:	2e00      	cmp	r6, #0
 8009b1e:	d07c      	beq.n	8009c1a <_dtoa_r+0x1ba>
 8009b20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b26:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8009b2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b2e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009b32:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009b36:	9713      	str	r7, [sp, #76]	; 0x4c
 8009b38:	2200      	movs	r2, #0
 8009b3a:	4b7b      	ldr	r3, [pc, #492]	; (8009d28 <_dtoa_r+0x2c8>)
 8009b3c:	f7f6 fb14 	bl	8000168 <__aeabi_dsub>
 8009b40:	a36f      	add	r3, pc, #444	; (adr r3, 8009d00 <_dtoa_r+0x2a0>)
 8009b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b46:	f7f6 fcc7 	bl	80004d8 <__aeabi_dmul>
 8009b4a:	a36f      	add	r3, pc, #444	; (adr r3, 8009d08 <_dtoa_r+0x2a8>)
 8009b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b50:	f7f6 fb0c 	bl	800016c <__adddf3>
 8009b54:	4604      	mov	r4, r0
 8009b56:	4630      	mov	r0, r6
 8009b58:	460d      	mov	r5, r1
 8009b5a:	f7f6 fc53 	bl	8000404 <__aeabi_i2d>
 8009b5e:	a36c      	add	r3, pc, #432	; (adr r3, 8009d10 <_dtoa_r+0x2b0>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f7f6 fcb8 	bl	80004d8 <__aeabi_dmul>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	4629      	mov	r1, r5
 8009b70:	f7f6 fafc 	bl	800016c <__adddf3>
 8009b74:	4604      	mov	r4, r0
 8009b76:	460d      	mov	r5, r1
 8009b78:	f7f6 ff5e 	bl	8000a38 <__aeabi_d2iz>
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	4680      	mov	r8, r0
 8009b80:	2300      	movs	r3, #0
 8009b82:	4620      	mov	r0, r4
 8009b84:	4629      	mov	r1, r5
 8009b86:	f7f6 ff19 	bl	80009bc <__aeabi_dcmplt>
 8009b8a:	b148      	cbz	r0, 8009ba0 <_dtoa_r+0x140>
 8009b8c:	4640      	mov	r0, r8
 8009b8e:	f7f6 fc39 	bl	8000404 <__aeabi_i2d>
 8009b92:	4622      	mov	r2, r4
 8009b94:	462b      	mov	r3, r5
 8009b96:	f7f6 ff07 	bl	80009a8 <__aeabi_dcmpeq>
 8009b9a:	b908      	cbnz	r0, 8009ba0 <_dtoa_r+0x140>
 8009b9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ba0:	f1b8 0f16 	cmp.w	r8, #22
 8009ba4:	d856      	bhi.n	8009c54 <_dtoa_r+0x1f4>
 8009ba6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009baa:	4b60      	ldr	r3, [pc, #384]	; (8009d2c <_dtoa_r+0x2cc>)
 8009bac:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	f7f6 ff02 	bl	80009bc <__aeabi_dcmplt>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	d04d      	beq.n	8009c58 <_dtoa_r+0x1f8>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8009bc2:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bc6:	1b9e      	subs	r6, r3, r6
 8009bc8:	1e73      	subs	r3, r6, #1
 8009bca:	9309      	str	r3, [sp, #36]	; 0x24
 8009bcc:	bf49      	itett	mi
 8009bce:	f1c6 0301 	rsbmi	r3, r6, #1
 8009bd2:	2300      	movpl	r3, #0
 8009bd4:	9306      	strmi	r3, [sp, #24]
 8009bd6:	2300      	movmi	r3, #0
 8009bd8:	bf54      	ite	pl
 8009bda:	9306      	strpl	r3, [sp, #24]
 8009bdc:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009bde:	f1b8 0f00 	cmp.w	r8, #0
 8009be2:	db3b      	blt.n	8009c5c <_dtoa_r+0x1fc>
 8009be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009be6:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009bea:	4443      	add	r3, r8
 8009bec:	9309      	str	r3, [sp, #36]	; 0x24
 8009bee:	2300      	movs	r3, #0
 8009bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8009bf2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009bf4:	2b09      	cmp	r3, #9
 8009bf6:	d86b      	bhi.n	8009cd0 <_dtoa_r+0x270>
 8009bf8:	2b05      	cmp	r3, #5
 8009bfa:	bfc4      	itt	gt
 8009bfc:	3b04      	subgt	r3, #4
 8009bfe:	9320      	strgt	r3, [sp, #128]	; 0x80
 8009c00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c02:	bfc8      	it	gt
 8009c04:	2400      	movgt	r4, #0
 8009c06:	f1a3 0302 	sub.w	r3, r3, #2
 8009c0a:	bfd8      	it	le
 8009c0c:	2401      	movle	r4, #1
 8009c0e:	2b03      	cmp	r3, #3
 8009c10:	d869      	bhi.n	8009ce6 <_dtoa_r+0x286>
 8009c12:	e8df f003 	tbb	[pc, r3]
 8009c16:	3a2d      	.short	0x3a2d
 8009c18:	5b38      	.short	0x5b38
 8009c1a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8009c1e:	441e      	add	r6, r3
 8009c20:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8009c24:	2b20      	cmp	r3, #32
 8009c26:	bfc3      	ittte	gt
 8009c28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009c2c:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 8009c30:	fa0b f303 	lslgt.w	r3, fp, r3
 8009c34:	f1c3 0320 	rsble	r3, r3, #32
 8009c38:	bfc6      	itte	gt
 8009c3a:	fa24 f000 	lsrgt.w	r0, r4, r0
 8009c3e:	4318      	orrgt	r0, r3
 8009c40:	fa04 f003 	lslle.w	r0, r4, r3
 8009c44:	f7f6 fbce 	bl	80003e4 <__aeabi_ui2d>
 8009c48:	2301      	movs	r3, #1
 8009c4a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009c4e:	3e01      	subs	r6, #1
 8009c50:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c52:	e771      	b.n	8009b38 <_dtoa_r+0xd8>
 8009c54:	2301      	movs	r3, #1
 8009c56:	e7b4      	b.n	8009bc2 <_dtoa_r+0x162>
 8009c58:	900f      	str	r0, [sp, #60]	; 0x3c
 8009c5a:	e7b3      	b.n	8009bc4 <_dtoa_r+0x164>
 8009c5c:	9b06      	ldr	r3, [sp, #24]
 8009c5e:	eba3 0308 	sub.w	r3, r3, r8
 8009c62:	9306      	str	r3, [sp, #24]
 8009c64:	f1c8 0300 	rsb	r3, r8, #0
 8009c68:	930a      	str	r3, [sp, #40]	; 0x28
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	930e      	str	r3, [sp, #56]	; 0x38
 8009c6e:	e7c0      	b.n	8009bf2 <_dtoa_r+0x192>
 8009c70:	2300      	movs	r3, #0
 8009c72:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	dc38      	bgt.n	8009cec <_dtoa_r+0x28c>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	9308      	str	r3, [sp, #32]
 8009c80:	9305      	str	r3, [sp, #20]
 8009c82:	9221      	str	r2, [sp, #132]	; 0x84
 8009c84:	e00b      	b.n	8009c9e <_dtoa_r+0x23e>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e7f3      	b.n	8009c72 <_dtoa_r+0x212>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c90:	4443      	add	r3, r8
 8009c92:	9308      	str	r3, [sp, #32]
 8009c94:	3301      	adds	r3, #1
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	9305      	str	r3, [sp, #20]
 8009c9a:	bfb8      	it	lt
 8009c9c:	2301      	movlt	r3, #1
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8009ca4:	2204      	movs	r2, #4
 8009ca6:	f102 0014 	add.w	r0, r2, #20
 8009caa:	4298      	cmp	r0, r3
 8009cac:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8009cb0:	d920      	bls.n	8009cf4 <_dtoa_r+0x294>
 8009cb2:	4648      	mov	r0, r9
 8009cb4:	f001 f8e0 	bl	800ae78 <_Balloc>
 8009cb8:	9004      	str	r0, [sp, #16]
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d13c      	bne.n	8009d38 <_dtoa_r+0x2d8>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009cc4:	4b1a      	ldr	r3, [pc, #104]	; (8009d30 <_dtoa_r+0x2d0>)
 8009cc6:	481b      	ldr	r0, [pc, #108]	; (8009d34 <_dtoa_r+0x2d4>)
 8009cc8:	f002 fc0c 	bl	800c4e4 <__assert_func>
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e7dd      	b.n	8009c8c <_dtoa_r+0x22c>
 8009cd0:	2401      	movs	r4, #1
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	940b      	str	r4, [sp, #44]	; 0x2c
 8009cd6:	9320      	str	r3, [sp, #128]	; 0x80
 8009cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cdc:	2200      	movs	r2, #0
 8009cde:	9308      	str	r3, [sp, #32]
 8009ce0:	9305      	str	r3, [sp, #20]
 8009ce2:	2312      	movs	r3, #18
 8009ce4:	e7cd      	b.n	8009c82 <_dtoa_r+0x222>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cea:	e7f5      	b.n	8009cd8 <_dtoa_r+0x278>
 8009cec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cee:	9308      	str	r3, [sp, #32]
 8009cf0:	9305      	str	r3, [sp, #20]
 8009cf2:	e7d4      	b.n	8009c9e <_dtoa_r+0x23e>
 8009cf4:	3101      	adds	r1, #1
 8009cf6:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8009cfa:	0052      	lsls	r2, r2, #1
 8009cfc:	e7d3      	b.n	8009ca6 <_dtoa_r+0x246>
 8009cfe:	bf00      	nop
 8009d00:	636f4361 	.word	0x636f4361
 8009d04:	3fd287a7 	.word	0x3fd287a7
 8009d08:	8b60c8b3 	.word	0x8b60c8b3
 8009d0c:	3fc68a28 	.word	0x3fc68a28
 8009d10:	509f79fb 	.word	0x509f79fb
 8009d14:	3fd34413 	.word	0x3fd34413
 8009d18:	7ff00000 	.word	0x7ff00000
 8009d1c:	0800de34 	.word	0x0800de34
 8009d20:	0800de38 	.word	0x0800de38
 8009d24:	0800ddf3 	.word	0x0800ddf3
 8009d28:	3ff80000 	.word	0x3ff80000
 8009d2c:	0800df38 	.word	0x0800df38
 8009d30:	0800de41 	.word	0x0800de41
 8009d34:	0800de52 	.word	0x0800de52
 8009d38:	9b04      	ldr	r3, [sp, #16]
 8009d3a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009d3e:	9b05      	ldr	r3, [sp, #20]
 8009d40:	2b0e      	cmp	r3, #14
 8009d42:	f200 80a1 	bhi.w	8009e88 <_dtoa_r+0x428>
 8009d46:	2c00      	cmp	r4, #0
 8009d48:	f000 809e 	beq.w	8009e88 <_dtoa_r+0x428>
 8009d4c:	f1b8 0f00 	cmp.w	r8, #0
 8009d50:	dd34      	ble.n	8009dbc <_dtoa_r+0x35c>
 8009d52:	4a96      	ldr	r2, [pc, #600]	; (8009fac <_dtoa_r+0x54c>)
 8009d54:	f008 030f 	and.w	r3, r8, #15
 8009d58:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009d5c:	f418 7f80 	tst.w	r8, #256	; 0x100
 8009d60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009d64:	ea4f 1528 	mov.w	r5, r8, asr #4
 8009d68:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009d6c:	d016      	beq.n	8009d9c <_dtoa_r+0x33c>
 8009d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d72:	4b8f      	ldr	r3, [pc, #572]	; (8009fb0 <_dtoa_r+0x550>)
 8009d74:	2603      	movs	r6, #3
 8009d76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d7a:	f7f6 fcd7 	bl	800072c <__aeabi_ddiv>
 8009d7e:	4682      	mov	sl, r0
 8009d80:	468b      	mov	fp, r1
 8009d82:	f005 050f 	and.w	r5, r5, #15
 8009d86:	4c8a      	ldr	r4, [pc, #552]	; (8009fb0 <_dtoa_r+0x550>)
 8009d88:	b955      	cbnz	r5, 8009da0 <_dtoa_r+0x340>
 8009d8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d8e:	4650      	mov	r0, sl
 8009d90:	4659      	mov	r1, fp
 8009d92:	f7f6 fccb 	bl	800072c <__aeabi_ddiv>
 8009d96:	4682      	mov	sl, r0
 8009d98:	468b      	mov	fp, r1
 8009d9a:	e028      	b.n	8009dee <_dtoa_r+0x38e>
 8009d9c:	2602      	movs	r6, #2
 8009d9e:	e7f2      	b.n	8009d86 <_dtoa_r+0x326>
 8009da0:	07e9      	lsls	r1, r5, #31
 8009da2:	d508      	bpl.n	8009db6 <_dtoa_r+0x356>
 8009da4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009da8:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009dac:	f7f6 fb94 	bl	80004d8 <__aeabi_dmul>
 8009db0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009db4:	3601      	adds	r6, #1
 8009db6:	106d      	asrs	r5, r5, #1
 8009db8:	3408      	adds	r4, #8
 8009dba:	e7e5      	b.n	8009d88 <_dtoa_r+0x328>
 8009dbc:	f000 809e 	beq.w	8009efc <_dtoa_r+0x49c>
 8009dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009dc4:	f1c8 0400 	rsb	r4, r8, #0
 8009dc8:	4b78      	ldr	r3, [pc, #480]	; (8009fac <_dtoa_r+0x54c>)
 8009dca:	f004 020f 	and.w	r2, r4, #15
 8009dce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd6:	f7f6 fb7f 	bl	80004d8 <__aeabi_dmul>
 8009dda:	2602      	movs	r6, #2
 8009ddc:	4682      	mov	sl, r0
 8009dde:	468b      	mov	fp, r1
 8009de0:	2300      	movs	r3, #0
 8009de2:	4d73      	ldr	r5, [pc, #460]	; (8009fb0 <_dtoa_r+0x550>)
 8009de4:	1124      	asrs	r4, r4, #4
 8009de6:	2c00      	cmp	r4, #0
 8009de8:	d17d      	bne.n	8009ee6 <_dtoa_r+0x486>
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1d3      	bne.n	8009d96 <_dtoa_r+0x336>
 8009dee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 8085 	beq.w	8009f00 <_dtoa_r+0x4a0>
 8009df6:	2200      	movs	r2, #0
 8009df8:	4650      	mov	r0, sl
 8009dfa:	4659      	mov	r1, fp
 8009dfc:	4b6d      	ldr	r3, [pc, #436]	; (8009fb4 <_dtoa_r+0x554>)
 8009dfe:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8009e02:	f7f6 fddb 	bl	80009bc <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d07a      	beq.n	8009f00 <_dtoa_r+0x4a0>
 8009e0a:	9b05      	ldr	r3, [sp, #20]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d077      	beq.n	8009f00 <_dtoa_r+0x4a0>
 8009e10:	9b08      	ldr	r3, [sp, #32]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	dd36      	ble.n	8009e84 <_dtoa_r+0x424>
 8009e16:	4650      	mov	r0, sl
 8009e18:	4659      	mov	r1, fp
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	4b66      	ldr	r3, [pc, #408]	; (8009fb8 <_dtoa_r+0x558>)
 8009e1e:	f7f6 fb5b 	bl	80004d8 <__aeabi_dmul>
 8009e22:	4682      	mov	sl, r0
 8009e24:	468b      	mov	fp, r1
 8009e26:	9c08      	ldr	r4, [sp, #32]
 8009e28:	f108 35ff 	add.w	r5, r8, #4294967295
 8009e2c:	3601      	adds	r6, #1
 8009e2e:	4630      	mov	r0, r6
 8009e30:	f7f6 fae8 	bl	8000404 <__aeabi_i2d>
 8009e34:	4652      	mov	r2, sl
 8009e36:	465b      	mov	r3, fp
 8009e38:	f7f6 fb4e 	bl	80004d8 <__aeabi_dmul>
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	4b5f      	ldr	r3, [pc, #380]	; (8009fbc <_dtoa_r+0x55c>)
 8009e40:	f7f6 f994 	bl	800016c <__adddf3>
 8009e44:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009e48:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009e4c:	9611      	str	r6, [sp, #68]	; 0x44
 8009e4e:	2c00      	cmp	r4, #0
 8009e50:	d159      	bne.n	8009f06 <_dtoa_r+0x4a6>
 8009e52:	2200      	movs	r2, #0
 8009e54:	4650      	mov	r0, sl
 8009e56:	4659      	mov	r1, fp
 8009e58:	4b59      	ldr	r3, [pc, #356]	; (8009fc0 <_dtoa_r+0x560>)
 8009e5a:	f7f6 f985 	bl	8000168 <__aeabi_dsub>
 8009e5e:	4633      	mov	r3, r6
 8009e60:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009e62:	4682      	mov	sl, r0
 8009e64:	468b      	mov	fp, r1
 8009e66:	f7f6 fdc7 	bl	80009f8 <__aeabi_dcmpgt>
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	f040 828b 	bne.w	800a386 <_dtoa_r+0x926>
 8009e70:	4650      	mov	r0, sl
 8009e72:	4659      	mov	r1, fp
 8009e74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009e76:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009e7a:	f7f6 fd9f 	bl	80009bc <__aeabi_dcmplt>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	f040 827f 	bne.w	800a382 <_dtoa_r+0x922>
 8009e84:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8009e88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f2c0 814d 	blt.w	800a12a <_dtoa_r+0x6ca>
 8009e90:	f1b8 0f0e 	cmp.w	r8, #14
 8009e94:	f300 8149 	bgt.w	800a12a <_dtoa_r+0x6ca>
 8009e98:	4b44      	ldr	r3, [pc, #272]	; (8009fac <_dtoa_r+0x54c>)
 8009e9a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009e9e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009ea2:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009ea6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f280 80d6 	bge.w	800a05a <_dtoa_r+0x5fa>
 8009eae:	9b05      	ldr	r3, [sp, #20]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	f300 80d2 	bgt.w	800a05a <_dtoa_r+0x5fa>
 8009eb6:	f040 8263 	bne.w	800a380 <_dtoa_r+0x920>
 8009eba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	4b3f      	ldr	r3, [pc, #252]	; (8009fc0 <_dtoa_r+0x560>)
 8009ec2:	f7f6 fb09 	bl	80004d8 <__aeabi_dmul>
 8009ec6:	4652      	mov	r2, sl
 8009ec8:	465b      	mov	r3, fp
 8009eca:	f7f6 fd8b 	bl	80009e4 <__aeabi_dcmpge>
 8009ece:	9c05      	ldr	r4, [sp, #20]
 8009ed0:	4625      	mov	r5, r4
 8009ed2:	2800      	cmp	r0, #0
 8009ed4:	f040 823c 	bne.w	800a350 <_dtoa_r+0x8f0>
 8009ed8:	2331      	movs	r3, #49	; 0x31
 8009eda:	9e04      	ldr	r6, [sp, #16]
 8009edc:	f108 0801 	add.w	r8, r8, #1
 8009ee0:	f806 3b01 	strb.w	r3, [r6], #1
 8009ee4:	e238      	b.n	800a358 <_dtoa_r+0x8f8>
 8009ee6:	07e2      	lsls	r2, r4, #31
 8009ee8:	d505      	bpl.n	8009ef6 <_dtoa_r+0x496>
 8009eea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009eee:	f7f6 faf3 	bl	80004d8 <__aeabi_dmul>
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	3601      	adds	r6, #1
 8009ef6:	1064      	asrs	r4, r4, #1
 8009ef8:	3508      	adds	r5, #8
 8009efa:	e774      	b.n	8009de6 <_dtoa_r+0x386>
 8009efc:	2602      	movs	r6, #2
 8009efe:	e776      	b.n	8009dee <_dtoa_r+0x38e>
 8009f00:	4645      	mov	r5, r8
 8009f02:	9c05      	ldr	r4, [sp, #20]
 8009f04:	e793      	b.n	8009e2e <_dtoa_r+0x3ce>
 8009f06:	9904      	ldr	r1, [sp, #16]
 8009f08:	4b28      	ldr	r3, [pc, #160]	; (8009fac <_dtoa_r+0x54c>)
 8009f0a:	4421      	add	r1, r4
 8009f0c:	9112      	str	r1, [sp, #72]	; 0x48
 8009f0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f14:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009f18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f1c:	2900      	cmp	r1, #0
 8009f1e:	d053      	beq.n	8009fc8 <_dtoa_r+0x568>
 8009f20:	2000      	movs	r0, #0
 8009f22:	4928      	ldr	r1, [pc, #160]	; (8009fc4 <_dtoa_r+0x564>)
 8009f24:	f7f6 fc02 	bl	800072c <__aeabi_ddiv>
 8009f28:	4632      	mov	r2, r6
 8009f2a:	463b      	mov	r3, r7
 8009f2c:	f7f6 f91c 	bl	8000168 <__aeabi_dsub>
 8009f30:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009f34:	9e04      	ldr	r6, [sp, #16]
 8009f36:	4659      	mov	r1, fp
 8009f38:	4650      	mov	r0, sl
 8009f3a:	f7f6 fd7d 	bl	8000a38 <__aeabi_d2iz>
 8009f3e:	4604      	mov	r4, r0
 8009f40:	f7f6 fa60 	bl	8000404 <__aeabi_i2d>
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4650      	mov	r0, sl
 8009f4a:	4659      	mov	r1, fp
 8009f4c:	f7f6 f90c 	bl	8000168 <__aeabi_dsub>
 8009f50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f54:	3430      	adds	r4, #48	; 0x30
 8009f56:	f806 4b01 	strb.w	r4, [r6], #1
 8009f5a:	4682      	mov	sl, r0
 8009f5c:	468b      	mov	fp, r1
 8009f5e:	f7f6 fd2d 	bl	80009bc <__aeabi_dcmplt>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d171      	bne.n	800a04a <_dtoa_r+0x5ea>
 8009f66:	4652      	mov	r2, sl
 8009f68:	465b      	mov	r3, fp
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	4911      	ldr	r1, [pc, #68]	; (8009fb4 <_dtoa_r+0x554>)
 8009f6e:	f7f6 f8fb 	bl	8000168 <__aeabi_dsub>
 8009f72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f76:	f7f6 fd21 	bl	80009bc <__aeabi_dcmplt>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	f040 80b7 	bne.w	800a0ee <_dtoa_r+0x68e>
 8009f80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f82:	429e      	cmp	r6, r3
 8009f84:	f43f af7e 	beq.w	8009e84 <_dtoa_r+0x424>
 8009f88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	4b0a      	ldr	r3, [pc, #40]	; (8009fb8 <_dtoa_r+0x558>)
 8009f90:	f7f6 faa2 	bl	80004d8 <__aeabi_dmul>
 8009f94:	2200      	movs	r2, #0
 8009f96:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009f9a:	4b07      	ldr	r3, [pc, #28]	; (8009fb8 <_dtoa_r+0x558>)
 8009f9c:	4650      	mov	r0, sl
 8009f9e:	4659      	mov	r1, fp
 8009fa0:	f7f6 fa9a 	bl	80004d8 <__aeabi_dmul>
 8009fa4:	4682      	mov	sl, r0
 8009fa6:	468b      	mov	fp, r1
 8009fa8:	e7c5      	b.n	8009f36 <_dtoa_r+0x4d6>
 8009faa:	bf00      	nop
 8009fac:	0800df38 	.word	0x0800df38
 8009fb0:	0800df10 	.word	0x0800df10
 8009fb4:	3ff00000 	.word	0x3ff00000
 8009fb8:	40240000 	.word	0x40240000
 8009fbc:	401c0000 	.word	0x401c0000
 8009fc0:	40140000 	.word	0x40140000
 8009fc4:	3fe00000 	.word	0x3fe00000
 8009fc8:	4630      	mov	r0, r6
 8009fca:	4639      	mov	r1, r7
 8009fcc:	f7f6 fa84 	bl	80004d8 <__aeabi_dmul>
 8009fd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009fd4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009fd6:	9e04      	ldr	r6, [sp, #16]
 8009fd8:	4659      	mov	r1, fp
 8009fda:	4650      	mov	r0, sl
 8009fdc:	f7f6 fd2c 	bl	8000a38 <__aeabi_d2iz>
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	f7f6 fa0f 	bl	8000404 <__aeabi_i2d>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	460b      	mov	r3, r1
 8009fea:	4650      	mov	r0, sl
 8009fec:	4659      	mov	r1, fp
 8009fee:	f7f6 f8bb 	bl	8000168 <__aeabi_dsub>
 8009ff2:	3430      	adds	r4, #48	; 0x30
 8009ff4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ff6:	f806 4b01 	strb.w	r4, [r6], #1
 8009ffa:	429e      	cmp	r6, r3
 8009ffc:	4682      	mov	sl, r0
 8009ffe:	468b      	mov	fp, r1
 800a000:	f04f 0200 	mov.w	r2, #0
 800a004:	d123      	bne.n	800a04e <_dtoa_r+0x5ee>
 800a006:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a00a:	4baf      	ldr	r3, [pc, #700]	; (800a2c8 <_dtoa_r+0x868>)
 800a00c:	f7f6 f8ae 	bl	800016c <__adddf3>
 800a010:	4602      	mov	r2, r0
 800a012:	460b      	mov	r3, r1
 800a014:	4650      	mov	r0, sl
 800a016:	4659      	mov	r1, fp
 800a018:	f7f6 fcee 	bl	80009f8 <__aeabi_dcmpgt>
 800a01c:	2800      	cmp	r0, #0
 800a01e:	d166      	bne.n	800a0ee <_dtoa_r+0x68e>
 800a020:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a024:	2000      	movs	r0, #0
 800a026:	49a8      	ldr	r1, [pc, #672]	; (800a2c8 <_dtoa_r+0x868>)
 800a028:	f7f6 f89e 	bl	8000168 <__aeabi_dsub>
 800a02c:	4602      	mov	r2, r0
 800a02e:	460b      	mov	r3, r1
 800a030:	4650      	mov	r0, sl
 800a032:	4659      	mov	r1, fp
 800a034:	f7f6 fcc2 	bl	80009bc <__aeabi_dcmplt>
 800a038:	2800      	cmp	r0, #0
 800a03a:	f43f af23 	beq.w	8009e84 <_dtoa_r+0x424>
 800a03e:	463e      	mov	r6, r7
 800a040:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a044:	3f01      	subs	r7, #1
 800a046:	2b30      	cmp	r3, #48	; 0x30
 800a048:	d0f9      	beq.n	800a03e <_dtoa_r+0x5de>
 800a04a:	46a8      	mov	r8, r5
 800a04c:	e03e      	b.n	800a0cc <_dtoa_r+0x66c>
 800a04e:	4b9f      	ldr	r3, [pc, #636]	; (800a2cc <_dtoa_r+0x86c>)
 800a050:	f7f6 fa42 	bl	80004d8 <__aeabi_dmul>
 800a054:	4682      	mov	sl, r0
 800a056:	468b      	mov	fp, r1
 800a058:	e7be      	b.n	8009fd8 <_dtoa_r+0x578>
 800a05a:	4654      	mov	r4, sl
 800a05c:	f04f 0a00 	mov.w	sl, #0
 800a060:	465d      	mov	r5, fp
 800a062:	9e04      	ldr	r6, [sp, #16]
 800a064:	f8df b264 	ldr.w	fp, [pc, #612]	; 800a2cc <_dtoa_r+0x86c>
 800a068:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a06c:	4620      	mov	r0, r4
 800a06e:	4629      	mov	r1, r5
 800a070:	f7f6 fb5c 	bl	800072c <__aeabi_ddiv>
 800a074:	f7f6 fce0 	bl	8000a38 <__aeabi_d2iz>
 800a078:	4607      	mov	r7, r0
 800a07a:	f7f6 f9c3 	bl	8000404 <__aeabi_i2d>
 800a07e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a082:	f7f6 fa29 	bl	80004d8 <__aeabi_dmul>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4620      	mov	r0, r4
 800a08c:	4629      	mov	r1, r5
 800a08e:	f7f6 f86b 	bl	8000168 <__aeabi_dsub>
 800a092:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800a096:	f806 4b01 	strb.w	r4, [r6], #1
 800a09a:	9c04      	ldr	r4, [sp, #16]
 800a09c:	9d05      	ldr	r5, [sp, #20]
 800a09e:	1b34      	subs	r4, r6, r4
 800a0a0:	42a5      	cmp	r5, r4
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	d133      	bne.n	800a110 <_dtoa_r+0x6b0>
 800a0a8:	f7f6 f860 	bl	800016c <__adddf3>
 800a0ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	460d      	mov	r5, r1
 800a0b4:	f7f6 fca0 	bl	80009f8 <__aeabi_dcmpgt>
 800a0b8:	b9c0      	cbnz	r0, 800a0ec <_dtoa_r+0x68c>
 800a0ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0be:	4620      	mov	r0, r4
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	f7f6 fc71 	bl	80009a8 <__aeabi_dcmpeq>
 800a0c6:	b108      	cbz	r0, 800a0cc <_dtoa_r+0x66c>
 800a0c8:	07fb      	lsls	r3, r7, #31
 800a0ca:	d40f      	bmi.n	800a0ec <_dtoa_r+0x68c>
 800a0cc:	4648      	mov	r0, r9
 800a0ce:	9903      	ldr	r1, [sp, #12]
 800a0d0:	f000 fef7 	bl	800aec2 <_Bfree>
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	7033      	strb	r3, [r6, #0]
 800a0d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a0da:	f108 0001 	add.w	r0, r8, #1
 800a0de:	6018      	str	r0, [r3, #0]
 800a0e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f43f acf0 	beq.w	8009ac8 <_dtoa_r+0x68>
 800a0e8:	601e      	str	r6, [r3, #0]
 800a0ea:	e4ed      	b.n	8009ac8 <_dtoa_r+0x68>
 800a0ec:	4645      	mov	r5, r8
 800a0ee:	4633      	mov	r3, r6
 800a0f0:	461e      	mov	r6, r3
 800a0f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0f6:	2a39      	cmp	r2, #57	; 0x39
 800a0f8:	d106      	bne.n	800a108 <_dtoa_r+0x6a8>
 800a0fa:	9a04      	ldr	r2, [sp, #16]
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d1f7      	bne.n	800a0f0 <_dtoa_r+0x690>
 800a100:	2230      	movs	r2, #48	; 0x30
 800a102:	9904      	ldr	r1, [sp, #16]
 800a104:	3501      	adds	r5, #1
 800a106:	700a      	strb	r2, [r1, #0]
 800a108:	781a      	ldrb	r2, [r3, #0]
 800a10a:	3201      	adds	r2, #1
 800a10c:	701a      	strb	r2, [r3, #0]
 800a10e:	e79c      	b.n	800a04a <_dtoa_r+0x5ea>
 800a110:	4652      	mov	r2, sl
 800a112:	465b      	mov	r3, fp
 800a114:	f7f6 f9e0 	bl	80004d8 <__aeabi_dmul>
 800a118:	2200      	movs	r2, #0
 800a11a:	2300      	movs	r3, #0
 800a11c:	4604      	mov	r4, r0
 800a11e:	460d      	mov	r5, r1
 800a120:	f7f6 fc42 	bl	80009a8 <__aeabi_dcmpeq>
 800a124:	2800      	cmp	r0, #0
 800a126:	d09f      	beq.n	800a068 <_dtoa_r+0x608>
 800a128:	e7d0      	b.n	800a0cc <_dtoa_r+0x66c>
 800a12a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a12c:	2a00      	cmp	r2, #0
 800a12e:	f000 80cf 	beq.w	800a2d0 <_dtoa_r+0x870>
 800a132:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a134:	2a01      	cmp	r2, #1
 800a136:	f300 80ad 	bgt.w	800a294 <_dtoa_r+0x834>
 800a13a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a13c:	2a00      	cmp	r2, #0
 800a13e:	f000 80a5 	beq.w	800a28c <_dtoa_r+0x82c>
 800a142:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a146:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a148:	9e06      	ldr	r6, [sp, #24]
 800a14a:	9a06      	ldr	r2, [sp, #24]
 800a14c:	2101      	movs	r1, #1
 800a14e:	441a      	add	r2, r3
 800a150:	9206      	str	r2, [sp, #24]
 800a152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a154:	4648      	mov	r0, r9
 800a156:	441a      	add	r2, r3
 800a158:	9209      	str	r2, [sp, #36]	; 0x24
 800a15a:	f000 ff4f 	bl	800affc <__i2b>
 800a15e:	4605      	mov	r5, r0
 800a160:	2e00      	cmp	r6, #0
 800a162:	dd0c      	ble.n	800a17e <_dtoa_r+0x71e>
 800a164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a166:	2b00      	cmp	r3, #0
 800a168:	dd09      	ble.n	800a17e <_dtoa_r+0x71e>
 800a16a:	42b3      	cmp	r3, r6
 800a16c:	bfa8      	it	ge
 800a16e:	4633      	movge	r3, r6
 800a170:	9a06      	ldr	r2, [sp, #24]
 800a172:	1af6      	subs	r6, r6, r3
 800a174:	1ad2      	subs	r2, r2, r3
 800a176:	9206      	str	r2, [sp, #24]
 800a178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	9309      	str	r3, [sp, #36]	; 0x24
 800a17e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a180:	b1f3      	cbz	r3, 800a1c0 <_dtoa_r+0x760>
 800a182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a184:	2b00      	cmp	r3, #0
 800a186:	f000 80a7 	beq.w	800a2d8 <_dtoa_r+0x878>
 800a18a:	2c00      	cmp	r4, #0
 800a18c:	dd10      	ble.n	800a1b0 <_dtoa_r+0x750>
 800a18e:	4629      	mov	r1, r5
 800a190:	4622      	mov	r2, r4
 800a192:	4648      	mov	r0, r9
 800a194:	f000 fff0 	bl	800b178 <__pow5mult>
 800a198:	9a03      	ldr	r2, [sp, #12]
 800a19a:	4601      	mov	r1, r0
 800a19c:	4605      	mov	r5, r0
 800a19e:	4648      	mov	r0, r9
 800a1a0:	f000 ff42 	bl	800b028 <__multiply>
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	9903      	ldr	r1, [sp, #12]
 800a1a8:	4648      	mov	r0, r9
 800a1aa:	f000 fe8a 	bl	800aec2 <_Bfree>
 800a1ae:	9703      	str	r7, [sp, #12]
 800a1b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1b2:	1b1a      	subs	r2, r3, r4
 800a1b4:	d004      	beq.n	800a1c0 <_dtoa_r+0x760>
 800a1b6:	4648      	mov	r0, r9
 800a1b8:	9903      	ldr	r1, [sp, #12]
 800a1ba:	f000 ffdd 	bl	800b178 <__pow5mult>
 800a1be:	9003      	str	r0, [sp, #12]
 800a1c0:	2101      	movs	r1, #1
 800a1c2:	4648      	mov	r0, r9
 800a1c4:	f000 ff1a 	bl	800affc <__i2b>
 800a1c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f340 8085 	ble.w	800a2dc <_dtoa_r+0x87c>
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	4601      	mov	r1, r0
 800a1d6:	4648      	mov	r0, r9
 800a1d8:	f000 ffce 	bl	800b178 <__pow5mult>
 800a1dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1de:	4604      	mov	r4, r0
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	dd7e      	ble.n	800a2e2 <_dtoa_r+0x882>
 800a1e4:	2700      	movs	r7, #0
 800a1e6:	6923      	ldr	r3, [r4, #16]
 800a1e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a1ec:	6918      	ldr	r0, [r3, #16]
 800a1ee:	f000 feb7 	bl	800af60 <__hi0bits>
 800a1f2:	f1c0 0020 	rsb	r0, r0, #32
 800a1f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1f8:	4418      	add	r0, r3
 800a1fa:	f010 001f 	ands.w	r0, r0, #31
 800a1fe:	f000 808e 	beq.w	800a31e <_dtoa_r+0x8be>
 800a202:	f1c0 0320 	rsb	r3, r0, #32
 800a206:	2b04      	cmp	r3, #4
 800a208:	f340 8087 	ble.w	800a31a <_dtoa_r+0x8ba>
 800a20c:	f1c0 001c 	rsb	r0, r0, #28
 800a210:	9b06      	ldr	r3, [sp, #24]
 800a212:	4406      	add	r6, r0
 800a214:	4403      	add	r3, r0
 800a216:	9306      	str	r3, [sp, #24]
 800a218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a21a:	4403      	add	r3, r0
 800a21c:	9309      	str	r3, [sp, #36]	; 0x24
 800a21e:	9b06      	ldr	r3, [sp, #24]
 800a220:	2b00      	cmp	r3, #0
 800a222:	dd05      	ble.n	800a230 <_dtoa_r+0x7d0>
 800a224:	461a      	mov	r2, r3
 800a226:	4648      	mov	r0, r9
 800a228:	9903      	ldr	r1, [sp, #12]
 800a22a:	f000 ffe5 	bl	800b1f8 <__lshift>
 800a22e:	9003      	str	r0, [sp, #12]
 800a230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a232:	2b00      	cmp	r3, #0
 800a234:	dd05      	ble.n	800a242 <_dtoa_r+0x7e2>
 800a236:	4621      	mov	r1, r4
 800a238:	461a      	mov	r2, r3
 800a23a:	4648      	mov	r0, r9
 800a23c:	f000 ffdc 	bl	800b1f8 <__lshift>
 800a240:	4604      	mov	r4, r0
 800a242:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a244:	2b00      	cmp	r3, #0
 800a246:	d06c      	beq.n	800a322 <_dtoa_r+0x8c2>
 800a248:	4621      	mov	r1, r4
 800a24a:	9803      	ldr	r0, [sp, #12]
 800a24c:	f001 f844 	bl	800b2d8 <__mcmp>
 800a250:	2800      	cmp	r0, #0
 800a252:	da66      	bge.n	800a322 <_dtoa_r+0x8c2>
 800a254:	2300      	movs	r3, #0
 800a256:	220a      	movs	r2, #10
 800a258:	4648      	mov	r0, r9
 800a25a:	9903      	ldr	r1, [sp, #12]
 800a25c:	f000 fe3a 	bl	800aed4 <__multadd>
 800a260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a262:	f108 38ff 	add.w	r8, r8, #4294967295
 800a266:	9003      	str	r0, [sp, #12]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 819f 	beq.w	800a5ac <_dtoa_r+0xb4c>
 800a26e:	2300      	movs	r3, #0
 800a270:	4629      	mov	r1, r5
 800a272:	220a      	movs	r2, #10
 800a274:	4648      	mov	r0, r9
 800a276:	f000 fe2d 	bl	800aed4 <__multadd>
 800a27a:	9b08      	ldr	r3, [sp, #32]
 800a27c:	4605      	mov	r5, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f300 808a 	bgt.w	800a398 <_dtoa_r+0x938>
 800a284:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a286:	2b02      	cmp	r3, #2
 800a288:	dc53      	bgt.n	800a332 <_dtoa_r+0x8d2>
 800a28a:	e085      	b.n	800a398 <_dtoa_r+0x938>
 800a28c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a28e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a292:	e758      	b.n	800a146 <_dtoa_r+0x6e6>
 800a294:	9b05      	ldr	r3, [sp, #20]
 800a296:	1e5c      	subs	r4, r3, #1
 800a298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a29a:	42a3      	cmp	r3, r4
 800a29c:	bfb7      	itett	lt
 800a29e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a2a0:	1b1c      	subge	r4, r3, r4
 800a2a2:	1ae2      	sublt	r2, r4, r3
 800a2a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a2a6:	bfbe      	ittt	lt
 800a2a8:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a2aa:	189b      	addlt	r3, r3, r2
 800a2ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a2ae:	9b05      	ldr	r3, [sp, #20]
 800a2b0:	bfb8      	it	lt
 800a2b2:	2400      	movlt	r4, #0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	bfb7      	itett	lt
 800a2b8:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 800a2bc:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 800a2c0:	1a9e      	sublt	r6, r3, r2
 800a2c2:	2300      	movlt	r3, #0
 800a2c4:	e741      	b.n	800a14a <_dtoa_r+0x6ea>
 800a2c6:	bf00      	nop
 800a2c8:	3fe00000 	.word	0x3fe00000
 800a2cc:	40240000 	.word	0x40240000
 800a2d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a2d2:	9e06      	ldr	r6, [sp, #24]
 800a2d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a2d6:	e743      	b.n	800a160 <_dtoa_r+0x700>
 800a2d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2da:	e76c      	b.n	800a1b6 <_dtoa_r+0x756>
 800a2dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	dc17      	bgt.n	800a312 <_dtoa_r+0x8b2>
 800a2e2:	f1ba 0f00 	cmp.w	sl, #0
 800a2e6:	d114      	bne.n	800a312 <_dtoa_r+0x8b2>
 800a2e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2ec:	b99b      	cbnz	r3, 800a316 <_dtoa_r+0x8b6>
 800a2ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a2f2:	0d3f      	lsrs	r7, r7, #20
 800a2f4:	053f      	lsls	r7, r7, #20
 800a2f6:	b137      	cbz	r7, 800a306 <_dtoa_r+0x8a6>
 800a2f8:	2701      	movs	r7, #1
 800a2fa:	9b06      	ldr	r3, [sp, #24]
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	9306      	str	r3, [sp, #24]
 800a300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a302:	3301      	adds	r3, #1
 800a304:	9309      	str	r3, [sp, #36]	; 0x24
 800a306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a308:	2b00      	cmp	r3, #0
 800a30a:	f47f af6c 	bne.w	800a1e6 <_dtoa_r+0x786>
 800a30e:	2001      	movs	r0, #1
 800a310:	e771      	b.n	800a1f6 <_dtoa_r+0x796>
 800a312:	2700      	movs	r7, #0
 800a314:	e7f7      	b.n	800a306 <_dtoa_r+0x8a6>
 800a316:	4657      	mov	r7, sl
 800a318:	e7f5      	b.n	800a306 <_dtoa_r+0x8a6>
 800a31a:	d080      	beq.n	800a21e <_dtoa_r+0x7be>
 800a31c:	4618      	mov	r0, r3
 800a31e:	301c      	adds	r0, #28
 800a320:	e776      	b.n	800a210 <_dtoa_r+0x7b0>
 800a322:	9b05      	ldr	r3, [sp, #20]
 800a324:	2b00      	cmp	r3, #0
 800a326:	dc31      	bgt.n	800a38c <_dtoa_r+0x92c>
 800a328:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	dd2e      	ble.n	800a38c <_dtoa_r+0x92c>
 800a32e:	9b05      	ldr	r3, [sp, #20]
 800a330:	9308      	str	r3, [sp, #32]
 800a332:	9b08      	ldr	r3, [sp, #32]
 800a334:	b963      	cbnz	r3, 800a350 <_dtoa_r+0x8f0>
 800a336:	4621      	mov	r1, r4
 800a338:	2205      	movs	r2, #5
 800a33a:	4648      	mov	r0, r9
 800a33c:	f000 fdca 	bl	800aed4 <__multadd>
 800a340:	4601      	mov	r1, r0
 800a342:	4604      	mov	r4, r0
 800a344:	9803      	ldr	r0, [sp, #12]
 800a346:	f000 ffc7 	bl	800b2d8 <__mcmp>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	f73f adc4 	bgt.w	8009ed8 <_dtoa_r+0x478>
 800a350:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a352:	9e04      	ldr	r6, [sp, #16]
 800a354:	ea6f 0803 	mvn.w	r8, r3
 800a358:	2700      	movs	r7, #0
 800a35a:	4621      	mov	r1, r4
 800a35c:	4648      	mov	r0, r9
 800a35e:	f000 fdb0 	bl	800aec2 <_Bfree>
 800a362:	2d00      	cmp	r5, #0
 800a364:	f43f aeb2 	beq.w	800a0cc <_dtoa_r+0x66c>
 800a368:	b12f      	cbz	r7, 800a376 <_dtoa_r+0x916>
 800a36a:	42af      	cmp	r7, r5
 800a36c:	d003      	beq.n	800a376 <_dtoa_r+0x916>
 800a36e:	4639      	mov	r1, r7
 800a370:	4648      	mov	r0, r9
 800a372:	f000 fda6 	bl	800aec2 <_Bfree>
 800a376:	4629      	mov	r1, r5
 800a378:	4648      	mov	r0, r9
 800a37a:	f000 fda2 	bl	800aec2 <_Bfree>
 800a37e:	e6a5      	b.n	800a0cc <_dtoa_r+0x66c>
 800a380:	2400      	movs	r4, #0
 800a382:	4625      	mov	r5, r4
 800a384:	e7e4      	b.n	800a350 <_dtoa_r+0x8f0>
 800a386:	46a8      	mov	r8, r5
 800a388:	4625      	mov	r5, r4
 800a38a:	e5a5      	b.n	8009ed8 <_dtoa_r+0x478>
 800a38c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a38e:	2b00      	cmp	r3, #0
 800a390:	f000 80c4 	beq.w	800a51c <_dtoa_r+0xabc>
 800a394:	9b05      	ldr	r3, [sp, #20]
 800a396:	9308      	str	r3, [sp, #32]
 800a398:	2e00      	cmp	r6, #0
 800a39a:	dd05      	ble.n	800a3a8 <_dtoa_r+0x948>
 800a39c:	4629      	mov	r1, r5
 800a39e:	4632      	mov	r2, r6
 800a3a0:	4648      	mov	r0, r9
 800a3a2:	f000 ff29 	bl	800b1f8 <__lshift>
 800a3a6:	4605      	mov	r5, r0
 800a3a8:	2f00      	cmp	r7, #0
 800a3aa:	d058      	beq.n	800a45e <_dtoa_r+0x9fe>
 800a3ac:	4648      	mov	r0, r9
 800a3ae:	6869      	ldr	r1, [r5, #4]
 800a3b0:	f000 fd62 	bl	800ae78 <_Balloc>
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	b920      	cbnz	r0, 800a3c2 <_dtoa_r+0x962>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a3be:	4b7f      	ldr	r3, [pc, #508]	; (800a5bc <_dtoa_r+0xb5c>)
 800a3c0:	e481      	b.n	8009cc6 <_dtoa_r+0x266>
 800a3c2:	692a      	ldr	r2, [r5, #16]
 800a3c4:	f105 010c 	add.w	r1, r5, #12
 800a3c8:	3202      	adds	r2, #2
 800a3ca:	0092      	lsls	r2, r2, #2
 800a3cc:	300c      	adds	r0, #12
 800a3ce:	f000 fd2b 	bl	800ae28 <memcpy>
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	4631      	mov	r1, r6
 800a3d6:	4648      	mov	r0, r9
 800a3d8:	f000 ff0e 	bl	800b1f8 <__lshift>
 800a3dc:	462f      	mov	r7, r5
 800a3de:	4605      	mov	r5, r0
 800a3e0:	9b04      	ldr	r3, [sp, #16]
 800a3e2:	9a04      	ldr	r2, [sp, #16]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	9305      	str	r3, [sp, #20]
 800a3e8:	9b08      	ldr	r3, [sp, #32]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	930a      	str	r3, [sp, #40]	; 0x28
 800a3ee:	f00a 0301 	and.w	r3, sl, #1
 800a3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3f4:	9b05      	ldr	r3, [sp, #20]
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	9803      	ldr	r0, [sp, #12]
 800a3fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800a3fe:	f7ff faa1 	bl	8009944 <quorem>
 800a402:	4639      	mov	r1, r7
 800a404:	9006      	str	r0, [sp, #24]
 800a406:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a40a:	9803      	ldr	r0, [sp, #12]
 800a40c:	f000 ff64 	bl	800b2d8 <__mcmp>
 800a410:	462a      	mov	r2, r5
 800a412:	9008      	str	r0, [sp, #32]
 800a414:	4621      	mov	r1, r4
 800a416:	4648      	mov	r0, r9
 800a418:	f000 ff7a 	bl	800b310 <__mdiff>
 800a41c:	68c2      	ldr	r2, [r0, #12]
 800a41e:	4606      	mov	r6, r0
 800a420:	b9fa      	cbnz	r2, 800a462 <_dtoa_r+0xa02>
 800a422:	4601      	mov	r1, r0
 800a424:	9803      	ldr	r0, [sp, #12]
 800a426:	f000 ff57 	bl	800b2d8 <__mcmp>
 800a42a:	4602      	mov	r2, r0
 800a42c:	4631      	mov	r1, r6
 800a42e:	4648      	mov	r0, r9
 800a430:	920b      	str	r2, [sp, #44]	; 0x2c
 800a432:	f000 fd46 	bl	800aec2 <_Bfree>
 800a436:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a438:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a43a:	9e05      	ldr	r6, [sp, #20]
 800a43c:	ea43 0102 	orr.w	r1, r3, r2
 800a440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a442:	430b      	orrs	r3, r1
 800a444:	d10f      	bne.n	800a466 <_dtoa_r+0xa06>
 800a446:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a44a:	d028      	beq.n	800a49e <_dtoa_r+0xa3e>
 800a44c:	9b08      	ldr	r3, [sp, #32]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	dd02      	ble.n	800a458 <_dtoa_r+0x9f8>
 800a452:	9b06      	ldr	r3, [sp, #24]
 800a454:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a458:	f88b a000 	strb.w	sl, [fp]
 800a45c:	e77d      	b.n	800a35a <_dtoa_r+0x8fa>
 800a45e:	4628      	mov	r0, r5
 800a460:	e7bc      	b.n	800a3dc <_dtoa_r+0x97c>
 800a462:	2201      	movs	r2, #1
 800a464:	e7e2      	b.n	800a42c <_dtoa_r+0x9cc>
 800a466:	9b08      	ldr	r3, [sp, #32]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	db04      	blt.n	800a476 <_dtoa_r+0xa16>
 800a46c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a46e:	430b      	orrs	r3, r1
 800a470:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a472:	430b      	orrs	r3, r1
 800a474:	d120      	bne.n	800a4b8 <_dtoa_r+0xa58>
 800a476:	2a00      	cmp	r2, #0
 800a478:	ddee      	ble.n	800a458 <_dtoa_r+0x9f8>
 800a47a:	2201      	movs	r2, #1
 800a47c:	9903      	ldr	r1, [sp, #12]
 800a47e:	4648      	mov	r0, r9
 800a480:	f000 feba 	bl	800b1f8 <__lshift>
 800a484:	4621      	mov	r1, r4
 800a486:	9003      	str	r0, [sp, #12]
 800a488:	f000 ff26 	bl	800b2d8 <__mcmp>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	dc03      	bgt.n	800a498 <_dtoa_r+0xa38>
 800a490:	d1e2      	bne.n	800a458 <_dtoa_r+0x9f8>
 800a492:	f01a 0f01 	tst.w	sl, #1
 800a496:	d0df      	beq.n	800a458 <_dtoa_r+0x9f8>
 800a498:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a49c:	d1d9      	bne.n	800a452 <_dtoa_r+0x9f2>
 800a49e:	2339      	movs	r3, #57	; 0x39
 800a4a0:	f88b 3000 	strb.w	r3, [fp]
 800a4a4:	4633      	mov	r3, r6
 800a4a6:	461e      	mov	r6, r3
 800a4a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a4ac:	3b01      	subs	r3, #1
 800a4ae:	2a39      	cmp	r2, #57	; 0x39
 800a4b0:	d06a      	beq.n	800a588 <_dtoa_r+0xb28>
 800a4b2:	3201      	adds	r2, #1
 800a4b4:	701a      	strb	r2, [r3, #0]
 800a4b6:	e750      	b.n	800a35a <_dtoa_r+0x8fa>
 800a4b8:	2a00      	cmp	r2, #0
 800a4ba:	dd07      	ble.n	800a4cc <_dtoa_r+0xa6c>
 800a4bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a4c0:	d0ed      	beq.n	800a49e <_dtoa_r+0xa3e>
 800a4c2:	f10a 0301 	add.w	r3, sl, #1
 800a4c6:	f88b 3000 	strb.w	r3, [fp]
 800a4ca:	e746      	b.n	800a35a <_dtoa_r+0x8fa>
 800a4cc:	9b05      	ldr	r3, [sp, #20]
 800a4ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4d0:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d041      	beq.n	800a55c <_dtoa_r+0xafc>
 800a4d8:	2300      	movs	r3, #0
 800a4da:	220a      	movs	r2, #10
 800a4dc:	9903      	ldr	r1, [sp, #12]
 800a4de:	4648      	mov	r0, r9
 800a4e0:	f000 fcf8 	bl	800aed4 <__multadd>
 800a4e4:	42af      	cmp	r7, r5
 800a4e6:	9003      	str	r0, [sp, #12]
 800a4e8:	f04f 0300 	mov.w	r3, #0
 800a4ec:	f04f 020a 	mov.w	r2, #10
 800a4f0:	4639      	mov	r1, r7
 800a4f2:	4648      	mov	r0, r9
 800a4f4:	d107      	bne.n	800a506 <_dtoa_r+0xaa6>
 800a4f6:	f000 fced 	bl	800aed4 <__multadd>
 800a4fa:	4607      	mov	r7, r0
 800a4fc:	4605      	mov	r5, r0
 800a4fe:	9b05      	ldr	r3, [sp, #20]
 800a500:	3301      	adds	r3, #1
 800a502:	9305      	str	r3, [sp, #20]
 800a504:	e776      	b.n	800a3f4 <_dtoa_r+0x994>
 800a506:	f000 fce5 	bl	800aed4 <__multadd>
 800a50a:	4629      	mov	r1, r5
 800a50c:	4607      	mov	r7, r0
 800a50e:	2300      	movs	r3, #0
 800a510:	220a      	movs	r2, #10
 800a512:	4648      	mov	r0, r9
 800a514:	f000 fcde 	bl	800aed4 <__multadd>
 800a518:	4605      	mov	r5, r0
 800a51a:	e7f0      	b.n	800a4fe <_dtoa_r+0xa9e>
 800a51c:	9b05      	ldr	r3, [sp, #20]
 800a51e:	9308      	str	r3, [sp, #32]
 800a520:	9e04      	ldr	r6, [sp, #16]
 800a522:	4621      	mov	r1, r4
 800a524:	9803      	ldr	r0, [sp, #12]
 800a526:	f7ff fa0d 	bl	8009944 <quorem>
 800a52a:	9b04      	ldr	r3, [sp, #16]
 800a52c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a530:	f806 ab01 	strb.w	sl, [r6], #1
 800a534:	1af2      	subs	r2, r6, r3
 800a536:	9b08      	ldr	r3, [sp, #32]
 800a538:	4293      	cmp	r3, r2
 800a53a:	dd07      	ble.n	800a54c <_dtoa_r+0xaec>
 800a53c:	2300      	movs	r3, #0
 800a53e:	220a      	movs	r2, #10
 800a540:	4648      	mov	r0, r9
 800a542:	9903      	ldr	r1, [sp, #12]
 800a544:	f000 fcc6 	bl	800aed4 <__multadd>
 800a548:	9003      	str	r0, [sp, #12]
 800a54a:	e7ea      	b.n	800a522 <_dtoa_r+0xac2>
 800a54c:	9b08      	ldr	r3, [sp, #32]
 800a54e:	2700      	movs	r7, #0
 800a550:	2b00      	cmp	r3, #0
 800a552:	bfcc      	ite	gt
 800a554:	461e      	movgt	r6, r3
 800a556:	2601      	movle	r6, #1
 800a558:	9b04      	ldr	r3, [sp, #16]
 800a55a:	441e      	add	r6, r3
 800a55c:	2201      	movs	r2, #1
 800a55e:	9903      	ldr	r1, [sp, #12]
 800a560:	4648      	mov	r0, r9
 800a562:	f000 fe49 	bl	800b1f8 <__lshift>
 800a566:	4621      	mov	r1, r4
 800a568:	9003      	str	r0, [sp, #12]
 800a56a:	f000 feb5 	bl	800b2d8 <__mcmp>
 800a56e:	2800      	cmp	r0, #0
 800a570:	dc98      	bgt.n	800a4a4 <_dtoa_r+0xa44>
 800a572:	d102      	bne.n	800a57a <_dtoa_r+0xb1a>
 800a574:	f01a 0f01 	tst.w	sl, #1
 800a578:	d194      	bne.n	800a4a4 <_dtoa_r+0xa44>
 800a57a:	4633      	mov	r3, r6
 800a57c:	461e      	mov	r6, r3
 800a57e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a582:	2a30      	cmp	r2, #48	; 0x30
 800a584:	d0fa      	beq.n	800a57c <_dtoa_r+0xb1c>
 800a586:	e6e8      	b.n	800a35a <_dtoa_r+0x8fa>
 800a588:	9a04      	ldr	r2, [sp, #16]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d18b      	bne.n	800a4a6 <_dtoa_r+0xa46>
 800a58e:	2331      	movs	r3, #49	; 0x31
 800a590:	f108 0801 	add.w	r8, r8, #1
 800a594:	7013      	strb	r3, [r2, #0]
 800a596:	e6e0      	b.n	800a35a <_dtoa_r+0x8fa>
 800a598:	4b09      	ldr	r3, [pc, #36]	; (800a5c0 <_dtoa_r+0xb60>)
 800a59a:	f7ff bab1 	b.w	8009b00 <_dtoa_r+0xa0>
 800a59e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f47f aa95 	bne.w	8009ad0 <_dtoa_r+0x70>
 800a5a6:	4b07      	ldr	r3, [pc, #28]	; (800a5c4 <_dtoa_r+0xb64>)
 800a5a8:	f7ff baaa 	b.w	8009b00 <_dtoa_r+0xa0>
 800a5ac:	9b08      	ldr	r3, [sp, #32]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	dcb6      	bgt.n	800a520 <_dtoa_r+0xac0>
 800a5b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	f73f aebc 	bgt.w	800a332 <_dtoa_r+0x8d2>
 800a5ba:	e7b1      	b.n	800a520 <_dtoa_r+0xac0>
 800a5bc:	0800de41 	.word	0x0800de41
 800a5c0:	0800ddf2 	.word	0x0800ddf2
 800a5c4:	0800de38 	.word	0x0800de38

0800a5c8 <__sflush_r>:
 800a5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ca:	898b      	ldrh	r3, [r1, #12]
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	0718      	lsls	r0, r3, #28
 800a5d0:	460c      	mov	r4, r1
 800a5d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5d6:	d45e      	bmi.n	800a696 <__sflush_r+0xce>
 800a5d8:	684b      	ldr	r3, [r1, #4]
 800a5da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	818a      	strh	r2, [r1, #12]
 800a5e2:	dc04      	bgt.n	800a5ee <__sflush_r+0x26>
 800a5e4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	dc01      	bgt.n	800a5ee <__sflush_r+0x26>
 800a5ea:	2000      	movs	r0, #0
 800a5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a5f0:	2e00      	cmp	r6, #0
 800a5f2:	d0fa      	beq.n	800a5ea <__sflush_r+0x22>
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5fa:	682f      	ldr	r7, [r5, #0]
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	d036      	beq.n	800a66e <__sflush_r+0xa6>
 800a600:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800a602:	89a3      	ldrh	r3, [r4, #12]
 800a604:	075a      	lsls	r2, r3, #29
 800a606:	d505      	bpl.n	800a614 <__sflush_r+0x4c>
 800a608:	6863      	ldr	r3, [r4, #4]
 800a60a:	1ac0      	subs	r0, r0, r3
 800a60c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a60e:	b10b      	cbz	r3, 800a614 <__sflush_r+0x4c>
 800a610:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a612:	1ac0      	subs	r0, r0, r3
 800a614:	2300      	movs	r3, #0
 800a616:	4602      	mov	r2, r0
 800a618:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a61a:	4628      	mov	r0, r5
 800a61c:	69e1      	ldr	r1, [r4, #28]
 800a61e:	47b0      	blx	r6
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	89a3      	ldrh	r3, [r4, #12]
 800a624:	d106      	bne.n	800a634 <__sflush_r+0x6c>
 800a626:	6829      	ldr	r1, [r5, #0]
 800a628:	291d      	cmp	r1, #29
 800a62a:	d830      	bhi.n	800a68e <__sflush_r+0xc6>
 800a62c:	4a2a      	ldr	r2, [pc, #168]	; (800a6d8 <__sflush_r+0x110>)
 800a62e:	40ca      	lsrs	r2, r1
 800a630:	07d6      	lsls	r6, r2, #31
 800a632:	d52c      	bpl.n	800a68e <__sflush_r+0xc6>
 800a634:	2200      	movs	r2, #0
 800a636:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a63a:	b21b      	sxth	r3, r3
 800a63c:	6062      	str	r2, [r4, #4]
 800a63e:	6922      	ldr	r2, [r4, #16]
 800a640:	04d9      	lsls	r1, r3, #19
 800a642:	81a3      	strh	r3, [r4, #12]
 800a644:	6022      	str	r2, [r4, #0]
 800a646:	d504      	bpl.n	800a652 <__sflush_r+0x8a>
 800a648:	1c42      	adds	r2, r0, #1
 800a64a:	d101      	bne.n	800a650 <__sflush_r+0x88>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	b903      	cbnz	r3, 800a652 <__sflush_r+0x8a>
 800a650:	6520      	str	r0, [r4, #80]	; 0x50
 800a652:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a654:	602f      	str	r7, [r5, #0]
 800a656:	2900      	cmp	r1, #0
 800a658:	d0c7      	beq.n	800a5ea <__sflush_r+0x22>
 800a65a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a65e:	4299      	cmp	r1, r3
 800a660:	d002      	beq.n	800a668 <__sflush_r+0xa0>
 800a662:	4628      	mov	r0, r5
 800a664:	f000 f936 	bl	800a8d4 <_free_r>
 800a668:	2000      	movs	r0, #0
 800a66a:	6320      	str	r0, [r4, #48]	; 0x30
 800a66c:	e7be      	b.n	800a5ec <__sflush_r+0x24>
 800a66e:	69e1      	ldr	r1, [r4, #28]
 800a670:	2301      	movs	r3, #1
 800a672:	4628      	mov	r0, r5
 800a674:	47b0      	blx	r6
 800a676:	1c41      	adds	r1, r0, #1
 800a678:	d1c3      	bne.n	800a602 <__sflush_r+0x3a>
 800a67a:	682b      	ldr	r3, [r5, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d0c0      	beq.n	800a602 <__sflush_r+0x3a>
 800a680:	2b1d      	cmp	r3, #29
 800a682:	d001      	beq.n	800a688 <__sflush_r+0xc0>
 800a684:	2b16      	cmp	r3, #22
 800a686:	d101      	bne.n	800a68c <__sflush_r+0xc4>
 800a688:	602f      	str	r7, [r5, #0]
 800a68a:	e7ae      	b.n	800a5ea <__sflush_r+0x22>
 800a68c:	89a3      	ldrh	r3, [r4, #12]
 800a68e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a692:	81a3      	strh	r3, [r4, #12]
 800a694:	e7aa      	b.n	800a5ec <__sflush_r+0x24>
 800a696:	690f      	ldr	r7, [r1, #16]
 800a698:	2f00      	cmp	r7, #0
 800a69a:	d0a6      	beq.n	800a5ea <__sflush_r+0x22>
 800a69c:	079b      	lsls	r3, r3, #30
 800a69e:	bf18      	it	ne
 800a6a0:	2300      	movne	r3, #0
 800a6a2:	680e      	ldr	r6, [r1, #0]
 800a6a4:	bf08      	it	eq
 800a6a6:	694b      	ldreq	r3, [r1, #20]
 800a6a8:	1bf6      	subs	r6, r6, r7
 800a6aa:	600f      	str	r7, [r1, #0]
 800a6ac:	608b      	str	r3, [r1, #8]
 800a6ae:	2e00      	cmp	r6, #0
 800a6b0:	dd9b      	ble.n	800a5ea <__sflush_r+0x22>
 800a6b2:	4633      	mov	r3, r6
 800a6b4:	463a      	mov	r2, r7
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	69e1      	ldr	r1, [r4, #28]
 800a6ba:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800a6be:	47e0      	blx	ip
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	dc06      	bgt.n	800a6d2 <__sflush_r+0x10a>
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6ce:	81a3      	strh	r3, [r4, #12]
 800a6d0:	e78c      	b.n	800a5ec <__sflush_r+0x24>
 800a6d2:	4407      	add	r7, r0
 800a6d4:	1a36      	subs	r6, r6, r0
 800a6d6:	e7ea      	b.n	800a6ae <__sflush_r+0xe6>
 800a6d8:	20400001 	.word	0x20400001

0800a6dc <_fflush_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	460c      	mov	r4, r1
 800a6e0:	4605      	mov	r5, r0
 800a6e2:	b118      	cbz	r0, 800a6ec <_fflush_r+0x10>
 800a6e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a6e6:	b90b      	cbnz	r3, 800a6ec <_fflush_r+0x10>
 800a6e8:	f000 f864 	bl	800a7b4 <__sinit>
 800a6ec:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a6f0:	b1b8      	cbz	r0, 800a722 <_fflush_r+0x46>
 800a6f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6f4:	07db      	lsls	r3, r3, #31
 800a6f6:	d404      	bmi.n	800a702 <_fflush_r+0x26>
 800a6f8:	0581      	lsls	r1, r0, #22
 800a6fa:	d402      	bmi.n	800a702 <_fflush_r+0x26>
 800a6fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6fe:	f000 fb17 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800a702:	4628      	mov	r0, r5
 800a704:	4621      	mov	r1, r4
 800a706:	f7ff ff5f 	bl	800a5c8 <__sflush_r>
 800a70a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a70c:	4605      	mov	r5, r0
 800a70e:	07da      	lsls	r2, r3, #31
 800a710:	d405      	bmi.n	800a71e <_fflush_r+0x42>
 800a712:	89a3      	ldrh	r3, [r4, #12]
 800a714:	059b      	lsls	r3, r3, #22
 800a716:	d402      	bmi.n	800a71e <_fflush_r+0x42>
 800a718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a71a:	f000 fb0a 	bl	800ad32 <__retarget_lock_release_recursive>
 800a71e:	4628      	mov	r0, r5
 800a720:	bd38      	pop	{r3, r4, r5, pc}
 800a722:	4605      	mov	r5, r0
 800a724:	e7fb      	b.n	800a71e <_fflush_r+0x42>
	...

0800a728 <std>:
 800a728:	2300      	movs	r3, #0
 800a72a:	b510      	push	{r4, lr}
 800a72c:	4604      	mov	r4, r0
 800a72e:	e9c0 3300 	strd	r3, r3, [r0]
 800a732:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a736:	6083      	str	r3, [r0, #8]
 800a738:	8181      	strh	r1, [r0, #12]
 800a73a:	6643      	str	r3, [r0, #100]	; 0x64
 800a73c:	81c2      	strh	r2, [r0, #14]
 800a73e:	6183      	str	r3, [r0, #24]
 800a740:	4619      	mov	r1, r3
 800a742:	2208      	movs	r2, #8
 800a744:	305c      	adds	r0, #92	; 0x5c
 800a746:	f7fc fb3d 	bl	8006dc4 <memset>
 800a74a:	4b07      	ldr	r3, [pc, #28]	; (800a768 <std+0x40>)
 800a74c:	61e4      	str	r4, [r4, #28]
 800a74e:	6223      	str	r3, [r4, #32]
 800a750:	4b06      	ldr	r3, [pc, #24]	; (800a76c <std+0x44>)
 800a752:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a756:	6263      	str	r3, [r4, #36]	; 0x24
 800a758:	4b05      	ldr	r3, [pc, #20]	; (800a770 <std+0x48>)
 800a75a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a75c:	4b05      	ldr	r3, [pc, #20]	; (800a774 <std+0x4c>)
 800a75e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a764:	f000 bae2 	b.w	800ad2c <__retarget_lock_init_recursive>
 800a768:	0800b899 	.word	0x0800b899
 800a76c:	0800b8bb 	.word	0x0800b8bb
 800a770:	0800b8f3 	.word	0x0800b8f3
 800a774:	0800b917 	.word	0x0800b917

0800a778 <_cleanup_r>:
 800a778:	4901      	ldr	r1, [pc, #4]	; (800a780 <_cleanup_r+0x8>)
 800a77a:	f000 bab3 	b.w	800ace4 <_fwalk_reent>
 800a77e:	bf00      	nop
 800a780:	0800c5ad 	.word	0x0800c5ad

0800a784 <__sfp_lock_acquire>:
 800a784:	4801      	ldr	r0, [pc, #4]	; (800a78c <__sfp_lock_acquire+0x8>)
 800a786:	f000 bad3 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 800a78a:	bf00      	nop
 800a78c:	20000f0e 	.word	0x20000f0e

0800a790 <__sfp_lock_release>:
 800a790:	4801      	ldr	r0, [pc, #4]	; (800a798 <__sfp_lock_release+0x8>)
 800a792:	f000 bace 	b.w	800ad32 <__retarget_lock_release_recursive>
 800a796:	bf00      	nop
 800a798:	20000f0e 	.word	0x20000f0e

0800a79c <__sinit_lock_acquire>:
 800a79c:	4801      	ldr	r0, [pc, #4]	; (800a7a4 <__sinit_lock_acquire+0x8>)
 800a79e:	f000 bac7 	b.w	800ad30 <__retarget_lock_acquire_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	20000f0f 	.word	0x20000f0f

0800a7a8 <__sinit_lock_release>:
 800a7a8:	4801      	ldr	r0, [pc, #4]	; (800a7b0 <__sinit_lock_release+0x8>)
 800a7aa:	f000 bac2 	b.w	800ad32 <__retarget_lock_release_recursive>
 800a7ae:	bf00      	nop
 800a7b0:	20000f0f 	.word	0x20000f0f

0800a7b4 <__sinit>:
 800a7b4:	b510      	push	{r4, lr}
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	f7ff fff0 	bl	800a79c <__sinit_lock_acquire>
 800a7bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a7be:	b11a      	cbz	r2, 800a7c8 <__sinit+0x14>
 800a7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7c4:	f7ff bff0 	b.w	800a7a8 <__sinit_lock_release>
 800a7c8:	4b0d      	ldr	r3, [pc, #52]	; (800a800 <__sinit+0x4c>)
 800a7ca:	2104      	movs	r1, #4
 800a7cc:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a7ce:	2303      	movs	r3, #3
 800a7d0:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800a7d4:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800a7d8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800a7dc:	6860      	ldr	r0, [r4, #4]
 800a7de:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800a7e2:	f7ff ffa1 	bl	800a728 <std>
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	2109      	movs	r1, #9
 800a7ea:	68a0      	ldr	r0, [r4, #8]
 800a7ec:	f7ff ff9c 	bl	800a728 <std>
 800a7f0:	2202      	movs	r2, #2
 800a7f2:	2112      	movs	r1, #18
 800a7f4:	68e0      	ldr	r0, [r4, #12]
 800a7f6:	f7ff ff97 	bl	800a728 <std>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	63a3      	str	r3, [r4, #56]	; 0x38
 800a7fe:	e7df      	b.n	800a7c0 <__sinit+0xc>
 800a800:	0800a779 	.word	0x0800a779

0800a804 <__libc_fini_array>:
 800a804:	b538      	push	{r3, r4, r5, lr}
 800a806:	4d07      	ldr	r5, [pc, #28]	; (800a824 <__libc_fini_array+0x20>)
 800a808:	4c07      	ldr	r4, [pc, #28]	; (800a828 <__libc_fini_array+0x24>)
 800a80a:	1b64      	subs	r4, r4, r5
 800a80c:	10a4      	asrs	r4, r4, #2
 800a80e:	b91c      	cbnz	r4, 800a818 <__libc_fini_array+0x14>
 800a810:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a814:	f002 b976 	b.w	800cb04 <_fini>
 800a818:	3c01      	subs	r4, #1
 800a81a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a81e:	4798      	blx	r3
 800a820:	e7f5      	b.n	800a80e <__libc_fini_array+0xa>
 800a822:	bf00      	nop
 800a824:	0800e184 	.word	0x0800e184
 800a828:	0800e188 	.word	0x0800e188

0800a82c <_malloc_trim_r>:
 800a82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a830:	4606      	mov	r6, r0
 800a832:	2008      	movs	r0, #8
 800a834:	460c      	mov	r4, r1
 800a836:	f7fd fd77 	bl	8008328 <sysconf>
 800a83a:	4680      	mov	r8, r0
 800a83c:	4f22      	ldr	r7, [pc, #136]	; (800a8c8 <_malloc_trim_r+0x9c>)
 800a83e:	4630      	mov	r0, r6
 800a840:	f7fc fac8 	bl	8006dd4 <__malloc_lock>
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	685d      	ldr	r5, [r3, #4]
 800a848:	f025 0503 	bic.w	r5, r5, #3
 800a84c:	1b2c      	subs	r4, r5, r4
 800a84e:	3c11      	subs	r4, #17
 800a850:	4444      	add	r4, r8
 800a852:	fbb4 f4f8 	udiv	r4, r4, r8
 800a856:	3c01      	subs	r4, #1
 800a858:	fb08 f404 	mul.w	r4, r8, r4
 800a85c:	45a0      	cmp	r8, r4
 800a85e:	dd05      	ble.n	800a86c <_malloc_trim_r+0x40>
 800a860:	4630      	mov	r0, r6
 800a862:	f7fc fabd 	bl	8006de0 <__malloc_unlock>
 800a866:	2000      	movs	r0, #0
 800a868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a86c:	2100      	movs	r1, #0
 800a86e:	4630      	mov	r0, r6
 800a870:	f7f7 fb80 	bl	8001f74 <_sbrk_r>
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	442b      	add	r3, r5
 800a878:	4298      	cmp	r0, r3
 800a87a:	d1f1      	bne.n	800a860 <_malloc_trim_r+0x34>
 800a87c:	4630      	mov	r0, r6
 800a87e:	4261      	negs	r1, r4
 800a880:	f7f7 fb78 	bl	8001f74 <_sbrk_r>
 800a884:	3001      	adds	r0, #1
 800a886:	d110      	bne.n	800a8aa <_malloc_trim_r+0x7e>
 800a888:	2100      	movs	r1, #0
 800a88a:	4630      	mov	r0, r6
 800a88c:	f7f7 fb72 	bl	8001f74 <_sbrk_r>
 800a890:	68ba      	ldr	r2, [r7, #8]
 800a892:	1a83      	subs	r3, r0, r2
 800a894:	2b0f      	cmp	r3, #15
 800a896:	dde3      	ble.n	800a860 <_malloc_trim_r+0x34>
 800a898:	490c      	ldr	r1, [pc, #48]	; (800a8cc <_malloc_trim_r+0xa0>)
 800a89a:	f043 0301 	orr.w	r3, r3, #1
 800a89e:	6809      	ldr	r1, [r1, #0]
 800a8a0:	6053      	str	r3, [r2, #4]
 800a8a2:	1a40      	subs	r0, r0, r1
 800a8a4:	490a      	ldr	r1, [pc, #40]	; (800a8d0 <_malloc_trim_r+0xa4>)
 800a8a6:	6008      	str	r0, [r1, #0]
 800a8a8:	e7da      	b.n	800a860 <_malloc_trim_r+0x34>
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	4a08      	ldr	r2, [pc, #32]	; (800a8d0 <_malloc_trim_r+0xa4>)
 800a8ae:	1b2d      	subs	r5, r5, r4
 800a8b0:	f045 0501 	orr.w	r5, r5, #1
 800a8b4:	605d      	str	r5, [r3, #4]
 800a8b6:	6813      	ldr	r3, [r2, #0]
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	1b1b      	subs	r3, r3, r4
 800a8bc:	6013      	str	r3, [r2, #0]
 800a8be:	f7fc fa8f 	bl	8006de0 <__malloc_unlock>
 800a8c2:	2001      	movs	r0, #1
 800a8c4:	e7d0      	b.n	800a868 <_malloc_trim_r+0x3c>
 800a8c6:	bf00      	nop
 800a8c8:	20000468 	.word	0x20000468
 800a8cc:	20000870 	.word	0x20000870
 800a8d0:	20000ed8 	.word	0x20000ed8

0800a8d4 <_free_r>:
 800a8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8d6:	4605      	mov	r5, r0
 800a8d8:	460f      	mov	r7, r1
 800a8da:	2900      	cmp	r1, #0
 800a8dc:	f000 80b1 	beq.w	800aa42 <_free_r+0x16e>
 800a8e0:	f7fc fa78 	bl	8006dd4 <__malloc_lock>
 800a8e4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a8e8:	4856      	ldr	r0, [pc, #344]	; (800aa44 <_free_r+0x170>)
 800a8ea:	f022 0401 	bic.w	r4, r2, #1
 800a8ee:	f1a7 0308 	sub.w	r3, r7, #8
 800a8f2:	eb03 0c04 	add.w	ip, r3, r4
 800a8f6:	6881      	ldr	r1, [r0, #8]
 800a8f8:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a8fc:	4561      	cmp	r1, ip
 800a8fe:	f026 0603 	bic.w	r6, r6, #3
 800a902:	f002 0201 	and.w	r2, r2, #1
 800a906:	d11b      	bne.n	800a940 <_free_r+0x6c>
 800a908:	4434      	add	r4, r6
 800a90a:	b93a      	cbnz	r2, 800a91c <_free_r+0x48>
 800a90c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a910:	1a9b      	subs	r3, r3, r2
 800a912:	4414      	add	r4, r2
 800a914:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a918:	60ca      	str	r2, [r1, #12]
 800a91a:	6091      	str	r1, [r2, #8]
 800a91c:	f044 0201 	orr.w	r2, r4, #1
 800a920:	605a      	str	r2, [r3, #4]
 800a922:	6083      	str	r3, [r0, #8]
 800a924:	4b48      	ldr	r3, [pc, #288]	; (800aa48 <_free_r+0x174>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	42a3      	cmp	r3, r4
 800a92a:	d804      	bhi.n	800a936 <_free_r+0x62>
 800a92c:	4b47      	ldr	r3, [pc, #284]	; (800aa4c <_free_r+0x178>)
 800a92e:	4628      	mov	r0, r5
 800a930:	6819      	ldr	r1, [r3, #0]
 800a932:	f7ff ff7b 	bl	800a82c <_malloc_trim_r>
 800a936:	4628      	mov	r0, r5
 800a938:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a93c:	f7fc ba50 	b.w	8006de0 <__malloc_unlock>
 800a940:	f8cc 6004 	str.w	r6, [ip, #4]
 800a944:	2a00      	cmp	r2, #0
 800a946:	d138      	bne.n	800a9ba <_free_r+0xe6>
 800a948:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a94c:	f100 0708 	add.w	r7, r0, #8
 800a950:	1a5b      	subs	r3, r3, r1
 800a952:	440c      	add	r4, r1
 800a954:	6899      	ldr	r1, [r3, #8]
 800a956:	42b9      	cmp	r1, r7
 800a958:	d031      	beq.n	800a9be <_free_r+0xea>
 800a95a:	68df      	ldr	r7, [r3, #12]
 800a95c:	60cf      	str	r7, [r1, #12]
 800a95e:	60b9      	str	r1, [r7, #8]
 800a960:	eb0c 0106 	add.w	r1, ip, r6
 800a964:	6849      	ldr	r1, [r1, #4]
 800a966:	07c9      	lsls	r1, r1, #31
 800a968:	d40b      	bmi.n	800a982 <_free_r+0xae>
 800a96a:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a96e:	4434      	add	r4, r6
 800a970:	bb3a      	cbnz	r2, 800a9c2 <_free_r+0xee>
 800a972:	4e37      	ldr	r6, [pc, #220]	; (800aa50 <_free_r+0x17c>)
 800a974:	42b1      	cmp	r1, r6
 800a976:	d124      	bne.n	800a9c2 <_free_r+0xee>
 800a978:	2201      	movs	r2, #1
 800a97a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a97e:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a982:	f044 0101 	orr.w	r1, r4, #1
 800a986:	6059      	str	r1, [r3, #4]
 800a988:	511c      	str	r4, [r3, r4]
 800a98a:	2a00      	cmp	r2, #0
 800a98c:	d1d3      	bne.n	800a936 <_free_r+0x62>
 800a98e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800a992:	d21b      	bcs.n	800a9cc <_free_r+0xf8>
 800a994:	0961      	lsrs	r1, r4, #5
 800a996:	08e2      	lsrs	r2, r4, #3
 800a998:	2401      	movs	r4, #1
 800a99a:	408c      	lsls	r4, r1
 800a99c:	6841      	ldr	r1, [r0, #4]
 800a99e:	3201      	adds	r2, #1
 800a9a0:	430c      	orrs	r4, r1
 800a9a2:	6044      	str	r4, [r0, #4]
 800a9a4:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800a9a8:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800a9ac:	3908      	subs	r1, #8
 800a9ae:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800a9b2:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800a9b6:	60e3      	str	r3, [r4, #12]
 800a9b8:	e7bd      	b.n	800a936 <_free_r+0x62>
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	e7d0      	b.n	800a960 <_free_r+0x8c>
 800a9be:	2201      	movs	r2, #1
 800a9c0:	e7ce      	b.n	800a960 <_free_r+0x8c>
 800a9c2:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800a9c6:	60ce      	str	r6, [r1, #12]
 800a9c8:	60b1      	str	r1, [r6, #8]
 800a9ca:	e7da      	b.n	800a982 <_free_r+0xae>
 800a9cc:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800a9d0:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800a9d4:	d214      	bcs.n	800aa00 <_free_r+0x12c>
 800a9d6:	09a2      	lsrs	r2, r4, #6
 800a9d8:	3238      	adds	r2, #56	; 0x38
 800a9da:	1c51      	adds	r1, r2, #1
 800a9dc:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800a9e0:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800a9e4:	428e      	cmp	r6, r1
 800a9e6:	d125      	bne.n	800aa34 <_free_r+0x160>
 800a9e8:	2401      	movs	r4, #1
 800a9ea:	1092      	asrs	r2, r2, #2
 800a9ec:	fa04 f202 	lsl.w	r2, r4, r2
 800a9f0:	6844      	ldr	r4, [r0, #4]
 800a9f2:	4322      	orrs	r2, r4
 800a9f4:	6042      	str	r2, [r0, #4]
 800a9f6:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a9fa:	60b3      	str	r3, [r6, #8]
 800a9fc:	60cb      	str	r3, [r1, #12]
 800a9fe:	e79a      	b.n	800a936 <_free_r+0x62>
 800aa00:	2a14      	cmp	r2, #20
 800aa02:	d801      	bhi.n	800aa08 <_free_r+0x134>
 800aa04:	325b      	adds	r2, #91	; 0x5b
 800aa06:	e7e8      	b.n	800a9da <_free_r+0x106>
 800aa08:	2a54      	cmp	r2, #84	; 0x54
 800aa0a:	d802      	bhi.n	800aa12 <_free_r+0x13e>
 800aa0c:	0b22      	lsrs	r2, r4, #12
 800aa0e:	326e      	adds	r2, #110	; 0x6e
 800aa10:	e7e3      	b.n	800a9da <_free_r+0x106>
 800aa12:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800aa16:	d802      	bhi.n	800aa1e <_free_r+0x14a>
 800aa18:	0be2      	lsrs	r2, r4, #15
 800aa1a:	3277      	adds	r2, #119	; 0x77
 800aa1c:	e7dd      	b.n	800a9da <_free_r+0x106>
 800aa1e:	f240 5154 	movw	r1, #1364	; 0x554
 800aa22:	428a      	cmp	r2, r1
 800aa24:	bf96      	itet	ls
 800aa26:	0ca2      	lsrls	r2, r4, #18
 800aa28:	227e      	movhi	r2, #126	; 0x7e
 800aa2a:	327c      	addls	r2, #124	; 0x7c
 800aa2c:	e7d5      	b.n	800a9da <_free_r+0x106>
 800aa2e:	6889      	ldr	r1, [r1, #8]
 800aa30:	428e      	cmp	r6, r1
 800aa32:	d004      	beq.n	800aa3e <_free_r+0x16a>
 800aa34:	684a      	ldr	r2, [r1, #4]
 800aa36:	f022 0203 	bic.w	r2, r2, #3
 800aa3a:	42a2      	cmp	r2, r4
 800aa3c:	d8f7      	bhi.n	800aa2e <_free_r+0x15a>
 800aa3e:	68ce      	ldr	r6, [r1, #12]
 800aa40:	e7d9      	b.n	800a9f6 <_free_r+0x122>
 800aa42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa44:	20000468 	.word	0x20000468
 800aa48:	20000874 	.word	0x20000874
 800aa4c:	20000f08 	.word	0x20000f08
 800aa50:	20000470 	.word	0x20000470

0800aa54 <__sfvwrite_r>:
 800aa54:	6893      	ldr	r3, [r2, #8]
 800aa56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa5a:	4606      	mov	r6, r0
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	4690      	mov	r8, r2
 800aa60:	b91b      	cbnz	r3, 800aa6a <__sfvwrite_r+0x16>
 800aa62:	2000      	movs	r0, #0
 800aa64:	b003      	add	sp, #12
 800aa66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa6a:	898b      	ldrh	r3, [r1, #12]
 800aa6c:	0718      	lsls	r0, r3, #28
 800aa6e:	d550      	bpl.n	800ab12 <__sfvwrite_r+0xbe>
 800aa70:	690b      	ldr	r3, [r1, #16]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d04d      	beq.n	800ab12 <__sfvwrite_r+0xbe>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	f8d8 7000 	ldr.w	r7, [r8]
 800aa7c:	f013 0902 	ands.w	r9, r3, #2
 800aa80:	d16b      	bne.n	800ab5a <__sfvwrite_r+0x106>
 800aa82:	f013 0301 	ands.w	r3, r3, #1
 800aa86:	f000 809b 	beq.w	800abc0 <__sfvwrite_r+0x16c>
 800aa8a:	4648      	mov	r0, r9
 800aa8c:	46ca      	mov	sl, r9
 800aa8e:	46cb      	mov	fp, r9
 800aa90:	f1bb 0f00 	cmp.w	fp, #0
 800aa94:	f000 8102 	beq.w	800ac9c <__sfvwrite_r+0x248>
 800aa98:	b950      	cbnz	r0, 800aab0 <__sfvwrite_r+0x5c>
 800aa9a:	465a      	mov	r2, fp
 800aa9c:	210a      	movs	r1, #10
 800aa9e:	4650      	mov	r0, sl
 800aaa0:	f000 f9b4 	bl	800ae0c <memchr>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f000 80fe 	beq.w	800aca6 <__sfvwrite_r+0x252>
 800aaaa:	3001      	adds	r0, #1
 800aaac:	eba0 090a 	sub.w	r9, r0, sl
 800aab0:	6820      	ldr	r0, [r4, #0]
 800aab2:	6921      	ldr	r1, [r4, #16]
 800aab4:	45d9      	cmp	r9, fp
 800aab6:	464a      	mov	r2, r9
 800aab8:	bf28      	it	cs
 800aaba:	465a      	movcs	r2, fp
 800aabc:	4288      	cmp	r0, r1
 800aabe:	6963      	ldr	r3, [r4, #20]
 800aac0:	f240 80f4 	bls.w	800acac <__sfvwrite_r+0x258>
 800aac4:	68a5      	ldr	r5, [r4, #8]
 800aac6:	441d      	add	r5, r3
 800aac8:	42aa      	cmp	r2, r5
 800aaca:	f340 80ef 	ble.w	800acac <__sfvwrite_r+0x258>
 800aace:	4651      	mov	r1, sl
 800aad0:	462a      	mov	r2, r5
 800aad2:	f000 f9b7 	bl	800ae44 <memmove>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	4621      	mov	r1, r4
 800aada:	442b      	add	r3, r5
 800aadc:	4630      	mov	r0, r6
 800aade:	6023      	str	r3, [r4, #0]
 800aae0:	f7ff fdfc 	bl	800a6dc <_fflush_r>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	d166      	bne.n	800abb6 <__sfvwrite_r+0x162>
 800aae8:	ebb9 0905 	subs.w	r9, r9, r5
 800aaec:	f040 80f6 	bne.w	800acdc <__sfvwrite_r+0x288>
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	4630      	mov	r0, r6
 800aaf4:	f7ff fdf2 	bl	800a6dc <_fflush_r>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d15c      	bne.n	800abb6 <__sfvwrite_r+0x162>
 800aafc:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800ab00:	44aa      	add	sl, r5
 800ab02:	ebab 0b05 	sub.w	fp, fp, r5
 800ab06:	1b55      	subs	r5, r2, r5
 800ab08:	f8c8 5008 	str.w	r5, [r8, #8]
 800ab0c:	2d00      	cmp	r5, #0
 800ab0e:	d1bf      	bne.n	800aa90 <__sfvwrite_r+0x3c>
 800ab10:	e7a7      	b.n	800aa62 <__sfvwrite_r+0xe>
 800ab12:	4621      	mov	r1, r4
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7fe fead 	bl	8009874 <__swsetup_r>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d0ab      	beq.n	800aa76 <__sfvwrite_r+0x22>
 800ab1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab22:	e79f      	b.n	800aa64 <__sfvwrite_r+0x10>
 800ab24:	e9d7 b500 	ldrd	fp, r5, [r7]
 800ab28:	3708      	adds	r7, #8
 800ab2a:	2d00      	cmp	r5, #0
 800ab2c:	d0fa      	beq.n	800ab24 <__sfvwrite_r+0xd0>
 800ab2e:	4555      	cmp	r5, sl
 800ab30:	462b      	mov	r3, r5
 800ab32:	465a      	mov	r2, fp
 800ab34:	bf28      	it	cs
 800ab36:	4653      	movcs	r3, sl
 800ab38:	4630      	mov	r0, r6
 800ab3a:	69e1      	ldr	r1, [r4, #28]
 800ab3c:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800ab40:	47e0      	blx	ip
 800ab42:	2800      	cmp	r0, #0
 800ab44:	dd37      	ble.n	800abb6 <__sfvwrite_r+0x162>
 800ab46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab4a:	4483      	add	fp, r0
 800ab4c:	1a2d      	subs	r5, r5, r0
 800ab4e:	1a18      	subs	r0, r3, r0
 800ab50:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d1e8      	bne.n	800ab2a <__sfvwrite_r+0xd6>
 800ab58:	e783      	b.n	800aa62 <__sfvwrite_r+0xe>
 800ab5a:	f04f 0b00 	mov.w	fp, #0
 800ab5e:	f8df a180 	ldr.w	sl, [pc, #384]	; 800ace0 <__sfvwrite_r+0x28c>
 800ab62:	465d      	mov	r5, fp
 800ab64:	e7e1      	b.n	800ab2a <__sfvwrite_r+0xd6>
 800ab66:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	f1ba 0f00 	cmp.w	sl, #0
 800ab70:	d0f9      	beq.n	800ab66 <__sfvwrite_r+0x112>
 800ab72:	89a3      	ldrh	r3, [r4, #12]
 800ab74:	6820      	ldr	r0, [r4, #0]
 800ab76:	0599      	lsls	r1, r3, #22
 800ab78:	68a2      	ldr	r2, [r4, #8]
 800ab7a:	d563      	bpl.n	800ac44 <__sfvwrite_r+0x1f0>
 800ab7c:	4552      	cmp	r2, sl
 800ab7e:	d836      	bhi.n	800abee <__sfvwrite_r+0x19a>
 800ab80:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800ab84:	d033      	beq.n	800abee <__sfvwrite_r+0x19a>
 800ab86:	6921      	ldr	r1, [r4, #16]
 800ab88:	6965      	ldr	r5, [r4, #20]
 800ab8a:	eba0 0b01 	sub.w	fp, r0, r1
 800ab8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab96:	f10b 0201 	add.w	r2, fp, #1
 800ab9a:	106d      	asrs	r5, r5, #1
 800ab9c:	4452      	add	r2, sl
 800ab9e:	4295      	cmp	r5, r2
 800aba0:	bf38      	it	cc
 800aba2:	4615      	movcc	r5, r2
 800aba4:	055b      	lsls	r3, r3, #21
 800aba6:	d53d      	bpl.n	800ac24 <__sfvwrite_r+0x1d0>
 800aba8:	4629      	mov	r1, r5
 800abaa:	4630      	mov	r0, r6
 800abac:	f7fb fece 	bl	800694c <_malloc_r>
 800abb0:	b948      	cbnz	r0, 800abc6 <__sfvwrite_r+0x172>
 800abb2:	230c      	movs	r3, #12
 800abb4:	6033      	str	r3, [r6, #0]
 800abb6:	89a3      	ldrh	r3, [r4, #12]
 800abb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abbc:	81a3      	strh	r3, [r4, #12]
 800abbe:	e7ae      	b.n	800ab1e <__sfvwrite_r+0xca>
 800abc0:	4699      	mov	r9, r3
 800abc2:	469a      	mov	sl, r3
 800abc4:	e7d2      	b.n	800ab6c <__sfvwrite_r+0x118>
 800abc6:	465a      	mov	r2, fp
 800abc8:	6921      	ldr	r1, [r4, #16]
 800abca:	9001      	str	r0, [sp, #4]
 800abcc:	f000 f92c 	bl	800ae28 <memcpy>
 800abd0:	89a2      	ldrh	r2, [r4, #12]
 800abd2:	9b01      	ldr	r3, [sp, #4]
 800abd4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800abd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800abdc:	81a2      	strh	r2, [r4, #12]
 800abde:	4652      	mov	r2, sl
 800abe0:	6123      	str	r3, [r4, #16]
 800abe2:	6165      	str	r5, [r4, #20]
 800abe4:	445b      	add	r3, fp
 800abe6:	eba5 050b 	sub.w	r5, r5, fp
 800abea:	6023      	str	r3, [r4, #0]
 800abec:	60a5      	str	r5, [r4, #8]
 800abee:	4552      	cmp	r2, sl
 800abf0:	bf28      	it	cs
 800abf2:	4652      	movcs	r2, sl
 800abf4:	4655      	mov	r5, sl
 800abf6:	4649      	mov	r1, r9
 800abf8:	6820      	ldr	r0, [r4, #0]
 800abfa:	9201      	str	r2, [sp, #4]
 800abfc:	f000 f922 	bl	800ae44 <memmove>
 800ac00:	68a3      	ldr	r3, [r4, #8]
 800ac02:	9a01      	ldr	r2, [sp, #4]
 800ac04:	1a9b      	subs	r3, r3, r2
 800ac06:	60a3      	str	r3, [r4, #8]
 800ac08:	6823      	ldr	r3, [r4, #0]
 800ac0a:	441a      	add	r2, r3
 800ac0c:	6022      	str	r2, [r4, #0]
 800ac0e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800ac12:	44a9      	add	r9, r5
 800ac14:	ebaa 0a05 	sub.w	sl, sl, r5
 800ac18:	1b45      	subs	r5, r0, r5
 800ac1a:	f8c8 5008 	str.w	r5, [r8, #8]
 800ac1e:	2d00      	cmp	r5, #0
 800ac20:	d1a4      	bne.n	800ab6c <__sfvwrite_r+0x118>
 800ac22:	e71e      	b.n	800aa62 <__sfvwrite_r+0xe>
 800ac24:	462a      	mov	r2, r5
 800ac26:	4630      	mov	r0, r6
 800ac28:	f000 fc5a 	bl	800b4e0 <_realloc_r>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d1d5      	bne.n	800abde <__sfvwrite_r+0x18a>
 800ac32:	4630      	mov	r0, r6
 800ac34:	6921      	ldr	r1, [r4, #16]
 800ac36:	f7ff fe4d 	bl	800a8d4 <_free_r>
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	e7b6      	b.n	800abb2 <__sfvwrite_r+0x15e>
 800ac44:	6923      	ldr	r3, [r4, #16]
 800ac46:	4283      	cmp	r3, r0
 800ac48:	d302      	bcc.n	800ac50 <__sfvwrite_r+0x1fc>
 800ac4a:	6961      	ldr	r1, [r4, #20]
 800ac4c:	4551      	cmp	r1, sl
 800ac4e:	d915      	bls.n	800ac7c <__sfvwrite_r+0x228>
 800ac50:	4552      	cmp	r2, sl
 800ac52:	bf28      	it	cs
 800ac54:	4652      	movcs	r2, sl
 800ac56:	4615      	mov	r5, r2
 800ac58:	4649      	mov	r1, r9
 800ac5a:	f000 f8f3 	bl	800ae44 <memmove>
 800ac5e:	68a3      	ldr	r3, [r4, #8]
 800ac60:	6822      	ldr	r2, [r4, #0]
 800ac62:	1b5b      	subs	r3, r3, r5
 800ac64:	442a      	add	r2, r5
 800ac66:	60a3      	str	r3, [r4, #8]
 800ac68:	6022      	str	r2, [r4, #0]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d1cf      	bne.n	800ac0e <__sfvwrite_r+0x1ba>
 800ac6e:	4621      	mov	r1, r4
 800ac70:	4630      	mov	r0, r6
 800ac72:	f7ff fd33 	bl	800a6dc <_fflush_r>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d0c9      	beq.n	800ac0e <__sfvwrite_r+0x1ba>
 800ac7a:	e79c      	b.n	800abb6 <__sfvwrite_r+0x162>
 800ac7c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ac80:	459a      	cmp	sl, r3
 800ac82:	bf38      	it	cc
 800ac84:	4653      	movcc	r3, sl
 800ac86:	fb93 f3f1 	sdiv	r3, r3, r1
 800ac8a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ac8c:	434b      	muls	r3, r1
 800ac8e:	464a      	mov	r2, r9
 800ac90:	4630      	mov	r0, r6
 800ac92:	69e1      	ldr	r1, [r4, #28]
 800ac94:	47a8      	blx	r5
 800ac96:	1e05      	subs	r5, r0, #0
 800ac98:	dcb9      	bgt.n	800ac0e <__sfvwrite_r+0x1ba>
 800ac9a:	e78c      	b.n	800abb6 <__sfvwrite_r+0x162>
 800ac9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aca0:	2000      	movs	r0, #0
 800aca2:	3708      	adds	r7, #8
 800aca4:	e6f4      	b.n	800aa90 <__sfvwrite_r+0x3c>
 800aca6:	f10b 0901 	add.w	r9, fp, #1
 800acaa:	e701      	b.n	800aab0 <__sfvwrite_r+0x5c>
 800acac:	4293      	cmp	r3, r2
 800acae:	dc08      	bgt.n	800acc2 <__sfvwrite_r+0x26e>
 800acb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800acb2:	4652      	mov	r2, sl
 800acb4:	4630      	mov	r0, r6
 800acb6:	69e1      	ldr	r1, [r4, #28]
 800acb8:	47a8      	blx	r5
 800acba:	1e05      	subs	r5, r0, #0
 800acbc:	f73f af14 	bgt.w	800aae8 <__sfvwrite_r+0x94>
 800acc0:	e779      	b.n	800abb6 <__sfvwrite_r+0x162>
 800acc2:	4651      	mov	r1, sl
 800acc4:	9201      	str	r2, [sp, #4]
 800acc6:	f000 f8bd 	bl	800ae44 <memmove>
 800acca:	9a01      	ldr	r2, [sp, #4]
 800accc:	68a3      	ldr	r3, [r4, #8]
 800acce:	4615      	mov	r5, r2
 800acd0:	1a9b      	subs	r3, r3, r2
 800acd2:	60a3      	str	r3, [r4, #8]
 800acd4:	6823      	ldr	r3, [r4, #0]
 800acd6:	4413      	add	r3, r2
 800acd8:	6023      	str	r3, [r4, #0]
 800acda:	e705      	b.n	800aae8 <__sfvwrite_r+0x94>
 800acdc:	2001      	movs	r0, #1
 800acde:	e70d      	b.n	800aafc <__sfvwrite_r+0xa8>
 800ace0:	7ffffc00 	.word	0x7ffffc00

0800ace4 <_fwalk_reent>:
 800ace4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ace8:	4606      	mov	r6, r0
 800acea:	4688      	mov	r8, r1
 800acec:	2700      	movs	r7, #0
 800acee:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800acf2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acf6:	f1b9 0901 	subs.w	r9, r9, #1
 800acfa:	d505      	bpl.n	800ad08 <_fwalk_reent+0x24>
 800acfc:	6824      	ldr	r4, [r4, #0]
 800acfe:	2c00      	cmp	r4, #0
 800ad00:	d1f7      	bne.n	800acf2 <_fwalk_reent+0xe>
 800ad02:	4638      	mov	r0, r7
 800ad04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad08:	89ab      	ldrh	r3, [r5, #12]
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d907      	bls.n	800ad1e <_fwalk_reent+0x3a>
 800ad0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad12:	3301      	adds	r3, #1
 800ad14:	d003      	beq.n	800ad1e <_fwalk_reent+0x3a>
 800ad16:	4629      	mov	r1, r5
 800ad18:	4630      	mov	r0, r6
 800ad1a:	47c0      	blx	r8
 800ad1c:	4307      	orrs	r7, r0
 800ad1e:	3568      	adds	r5, #104	; 0x68
 800ad20:	e7e9      	b.n	800acf6 <_fwalk_reent+0x12>
	...

0800ad24 <_localeconv_r>:
 800ad24:	4800      	ldr	r0, [pc, #0]	; (800ad28 <_localeconv_r+0x4>)
 800ad26:	4770      	bx	lr
 800ad28:	2000096c 	.word	0x2000096c

0800ad2c <__retarget_lock_init_recursive>:
 800ad2c:	4770      	bx	lr

0800ad2e <__retarget_lock_close_recursive>:
 800ad2e:	4770      	bx	lr

0800ad30 <__retarget_lock_acquire_recursive>:
 800ad30:	4770      	bx	lr

0800ad32 <__retarget_lock_release_recursive>:
 800ad32:	4770      	bx	lr

0800ad34 <__swhatbuf_r>:
 800ad34:	b570      	push	{r4, r5, r6, lr}
 800ad36:	460e      	mov	r6, r1
 800ad38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad3c:	4614      	mov	r4, r2
 800ad3e:	2900      	cmp	r1, #0
 800ad40:	461d      	mov	r5, r3
 800ad42:	b096      	sub	sp, #88	; 0x58
 800ad44:	da0a      	bge.n	800ad5c <__swhatbuf_r+0x28>
 800ad46:	2300      	movs	r3, #0
 800ad48:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 800ad4c:	602b      	str	r3, [r5, #0]
 800ad4e:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 800ad52:	d116      	bne.n	800ad82 <__swhatbuf_r+0x4e>
 800ad54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad58:	6023      	str	r3, [r4, #0]
 800ad5a:	e015      	b.n	800ad88 <__swhatbuf_r+0x54>
 800ad5c:	466a      	mov	r2, sp
 800ad5e:	f001 fcf9 	bl	800c754 <_fstat_r>
 800ad62:	2800      	cmp	r0, #0
 800ad64:	dbef      	blt.n	800ad46 <__swhatbuf_r+0x12>
 800ad66:	9a01      	ldr	r2, [sp, #4]
 800ad68:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ad6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad74:	425a      	negs	r2, r3
 800ad76:	415a      	adcs	r2, r3
 800ad78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad7c:	602a      	str	r2, [r5, #0]
 800ad7e:	6023      	str	r3, [r4, #0]
 800ad80:	e002      	b.n	800ad88 <__swhatbuf_r+0x54>
 800ad82:	2240      	movs	r2, #64	; 0x40
 800ad84:	4618      	mov	r0, r3
 800ad86:	6022      	str	r2, [r4, #0]
 800ad88:	b016      	add	sp, #88	; 0x58
 800ad8a:	bd70      	pop	{r4, r5, r6, pc}

0800ad8c <__smakebuf_r>:
 800ad8c:	898b      	ldrh	r3, [r1, #12]
 800ad8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad90:	079d      	lsls	r5, r3, #30
 800ad92:	4606      	mov	r6, r0
 800ad94:	460c      	mov	r4, r1
 800ad96:	d507      	bpl.n	800ada8 <__smakebuf_r+0x1c>
 800ad98:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	6123      	str	r3, [r4, #16]
 800ada0:	2301      	movs	r3, #1
 800ada2:	6163      	str	r3, [r4, #20]
 800ada4:	b002      	add	sp, #8
 800ada6:	bd70      	pop	{r4, r5, r6, pc}
 800ada8:	466a      	mov	r2, sp
 800adaa:	ab01      	add	r3, sp, #4
 800adac:	f7ff ffc2 	bl	800ad34 <__swhatbuf_r>
 800adb0:	9900      	ldr	r1, [sp, #0]
 800adb2:	4605      	mov	r5, r0
 800adb4:	4630      	mov	r0, r6
 800adb6:	f7fb fdc9 	bl	800694c <_malloc_r>
 800adba:	b948      	cbnz	r0, 800add0 <__smakebuf_r+0x44>
 800adbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc0:	059a      	lsls	r2, r3, #22
 800adc2:	d4ef      	bmi.n	800ada4 <__smakebuf_r+0x18>
 800adc4:	f023 0303 	bic.w	r3, r3, #3
 800adc8:	f043 0302 	orr.w	r3, r3, #2
 800adcc:	81a3      	strh	r3, [r4, #12]
 800adce:	e7e3      	b.n	800ad98 <__smakebuf_r+0xc>
 800add0:	4b0d      	ldr	r3, [pc, #52]	; (800ae08 <__smakebuf_r+0x7c>)
 800add2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	6020      	str	r0, [r4, #0]
 800add8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800addc:	81a3      	strh	r3, [r4, #12]
 800adde:	9b00      	ldr	r3, [sp, #0]
 800ade0:	6120      	str	r0, [r4, #16]
 800ade2:	6163      	str	r3, [r4, #20]
 800ade4:	9b01      	ldr	r3, [sp, #4]
 800ade6:	b15b      	cbz	r3, 800ae00 <__smakebuf_r+0x74>
 800ade8:	4630      	mov	r0, r6
 800adea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adee:	f001 fcc3 	bl	800c778 <_isatty_r>
 800adf2:	b128      	cbz	r0, 800ae00 <__smakebuf_r+0x74>
 800adf4:	89a3      	ldrh	r3, [r4, #12]
 800adf6:	f023 0303 	bic.w	r3, r3, #3
 800adfa:	f043 0301 	orr.w	r3, r3, #1
 800adfe:	81a3      	strh	r3, [r4, #12]
 800ae00:	89a0      	ldrh	r0, [r4, #12]
 800ae02:	4305      	orrs	r5, r0
 800ae04:	81a5      	strh	r5, [r4, #12]
 800ae06:	e7cd      	b.n	800ada4 <__smakebuf_r+0x18>
 800ae08:	0800a779 	.word	0x0800a779

0800ae0c <memchr>:
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	b510      	push	{r4, lr}
 800ae10:	b2c9      	uxtb	r1, r1
 800ae12:	4402      	add	r2, r0
 800ae14:	4293      	cmp	r3, r2
 800ae16:	4618      	mov	r0, r3
 800ae18:	d101      	bne.n	800ae1e <memchr+0x12>
 800ae1a:	2000      	movs	r0, #0
 800ae1c:	e003      	b.n	800ae26 <memchr+0x1a>
 800ae1e:	7804      	ldrb	r4, [r0, #0]
 800ae20:	3301      	adds	r3, #1
 800ae22:	428c      	cmp	r4, r1
 800ae24:	d1f6      	bne.n	800ae14 <memchr+0x8>
 800ae26:	bd10      	pop	{r4, pc}

0800ae28 <memcpy>:
 800ae28:	440a      	add	r2, r1
 800ae2a:	4291      	cmp	r1, r2
 800ae2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae30:	d100      	bne.n	800ae34 <memcpy+0xc>
 800ae32:	4770      	bx	lr
 800ae34:	b510      	push	{r4, lr}
 800ae36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae3a:	4291      	cmp	r1, r2
 800ae3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae40:	d1f9      	bne.n	800ae36 <memcpy+0xe>
 800ae42:	bd10      	pop	{r4, pc}

0800ae44 <memmove>:
 800ae44:	4288      	cmp	r0, r1
 800ae46:	b510      	push	{r4, lr}
 800ae48:	eb01 0402 	add.w	r4, r1, r2
 800ae4c:	d902      	bls.n	800ae54 <memmove+0x10>
 800ae4e:	4284      	cmp	r4, r0
 800ae50:	4623      	mov	r3, r4
 800ae52:	d807      	bhi.n	800ae64 <memmove+0x20>
 800ae54:	1e43      	subs	r3, r0, #1
 800ae56:	42a1      	cmp	r1, r4
 800ae58:	d008      	beq.n	800ae6c <memmove+0x28>
 800ae5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae62:	e7f8      	b.n	800ae56 <memmove+0x12>
 800ae64:	4601      	mov	r1, r0
 800ae66:	4402      	add	r2, r0
 800ae68:	428a      	cmp	r2, r1
 800ae6a:	d100      	bne.n	800ae6e <memmove+0x2a>
 800ae6c:	bd10      	pop	{r4, pc}
 800ae6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae76:	e7f7      	b.n	800ae68 <memmove+0x24>

0800ae78 <_Balloc>:
 800ae78:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800ae7a:	b570      	push	{r4, r5, r6, lr}
 800ae7c:	4605      	mov	r5, r0
 800ae7e:	460c      	mov	r4, r1
 800ae80:	b17b      	cbz	r3, 800aea2 <_Balloc+0x2a>
 800ae82:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800ae84:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ae88:	b9a0      	cbnz	r0, 800aeb4 <_Balloc+0x3c>
 800ae8a:	2101      	movs	r1, #1
 800ae8c:	fa01 f604 	lsl.w	r6, r1, r4
 800ae90:	1d72      	adds	r2, r6, #5
 800ae92:	4628      	mov	r0, r5
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	f001 fb43 	bl	800c520 <_calloc_r>
 800ae9a:	b148      	cbz	r0, 800aeb0 <_Balloc+0x38>
 800ae9c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800aea0:	e00b      	b.n	800aeba <_Balloc+0x42>
 800aea2:	2221      	movs	r2, #33	; 0x21
 800aea4:	2104      	movs	r1, #4
 800aea6:	f001 fb3b 	bl	800c520 <_calloc_r>
 800aeaa:	64e8      	str	r0, [r5, #76]	; 0x4c
 800aeac:	2800      	cmp	r0, #0
 800aeae:	d1e8      	bne.n	800ae82 <_Balloc+0xa>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	bd70      	pop	{r4, r5, r6, pc}
 800aeb4:	6802      	ldr	r2, [r0, #0]
 800aeb6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800aeba:	2300      	movs	r3, #0
 800aebc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aec0:	e7f7      	b.n	800aeb2 <_Balloc+0x3a>

0800aec2 <_Bfree>:
 800aec2:	b131      	cbz	r1, 800aed2 <_Bfree+0x10>
 800aec4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aec6:	684a      	ldr	r2, [r1, #4]
 800aec8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800aecc:	6008      	str	r0, [r1, #0]
 800aece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aed2:	4770      	bx	lr

0800aed4 <__multadd>:
 800aed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aed8:	4607      	mov	r7, r0
 800aeda:	460c      	mov	r4, r1
 800aedc:	461e      	mov	r6, r3
 800aede:	2000      	movs	r0, #0
 800aee0:	690d      	ldr	r5, [r1, #16]
 800aee2:	f101 0c14 	add.w	ip, r1, #20
 800aee6:	f8dc 3000 	ldr.w	r3, [ip]
 800aeea:	3001      	adds	r0, #1
 800aeec:	b299      	uxth	r1, r3
 800aeee:	fb02 6101 	mla	r1, r2, r1, r6
 800aef2:	0c1e      	lsrs	r6, r3, #16
 800aef4:	0c0b      	lsrs	r3, r1, #16
 800aef6:	fb02 3306 	mla	r3, r2, r6, r3
 800aefa:	b289      	uxth	r1, r1
 800aefc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af00:	4285      	cmp	r5, r0
 800af02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af06:	f84c 1b04 	str.w	r1, [ip], #4
 800af0a:	dcec      	bgt.n	800aee6 <__multadd+0x12>
 800af0c:	b30e      	cbz	r6, 800af52 <__multadd+0x7e>
 800af0e:	68a3      	ldr	r3, [r4, #8]
 800af10:	42ab      	cmp	r3, r5
 800af12:	dc19      	bgt.n	800af48 <__multadd+0x74>
 800af14:	6861      	ldr	r1, [r4, #4]
 800af16:	4638      	mov	r0, r7
 800af18:	3101      	adds	r1, #1
 800af1a:	f7ff ffad 	bl	800ae78 <_Balloc>
 800af1e:	4680      	mov	r8, r0
 800af20:	b928      	cbnz	r0, 800af2e <__multadd+0x5a>
 800af22:	4602      	mov	r2, r0
 800af24:	21b5      	movs	r1, #181	; 0xb5
 800af26:	4b0c      	ldr	r3, [pc, #48]	; (800af58 <__multadd+0x84>)
 800af28:	480c      	ldr	r0, [pc, #48]	; (800af5c <__multadd+0x88>)
 800af2a:	f001 fadb 	bl	800c4e4 <__assert_func>
 800af2e:	6922      	ldr	r2, [r4, #16]
 800af30:	f104 010c 	add.w	r1, r4, #12
 800af34:	3202      	adds	r2, #2
 800af36:	0092      	lsls	r2, r2, #2
 800af38:	300c      	adds	r0, #12
 800af3a:	f7ff ff75 	bl	800ae28 <memcpy>
 800af3e:	4621      	mov	r1, r4
 800af40:	4638      	mov	r0, r7
 800af42:	f7ff ffbe 	bl	800aec2 <_Bfree>
 800af46:	4644      	mov	r4, r8
 800af48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af4c:	3501      	adds	r5, #1
 800af4e:	615e      	str	r6, [r3, #20]
 800af50:	6125      	str	r5, [r4, #16]
 800af52:	4620      	mov	r0, r4
 800af54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af58:	0800de41 	.word	0x0800de41
 800af5c:	0800dead 	.word	0x0800dead

0800af60 <__hi0bits>:
 800af60:	0c02      	lsrs	r2, r0, #16
 800af62:	0412      	lsls	r2, r2, #16
 800af64:	4603      	mov	r3, r0
 800af66:	b9ca      	cbnz	r2, 800af9c <__hi0bits+0x3c>
 800af68:	0403      	lsls	r3, r0, #16
 800af6a:	2010      	movs	r0, #16
 800af6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800af70:	bf04      	itt	eq
 800af72:	021b      	lsleq	r3, r3, #8
 800af74:	3008      	addeq	r0, #8
 800af76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800af7a:	bf04      	itt	eq
 800af7c:	011b      	lsleq	r3, r3, #4
 800af7e:	3004      	addeq	r0, #4
 800af80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800af84:	bf04      	itt	eq
 800af86:	009b      	lsleq	r3, r3, #2
 800af88:	3002      	addeq	r0, #2
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	db05      	blt.n	800af9a <__hi0bits+0x3a>
 800af8e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800af92:	f100 0001 	add.w	r0, r0, #1
 800af96:	bf08      	it	eq
 800af98:	2020      	moveq	r0, #32
 800af9a:	4770      	bx	lr
 800af9c:	2000      	movs	r0, #0
 800af9e:	e7e5      	b.n	800af6c <__hi0bits+0xc>

0800afa0 <__lo0bits>:
 800afa0:	6803      	ldr	r3, [r0, #0]
 800afa2:	4602      	mov	r2, r0
 800afa4:	f013 0007 	ands.w	r0, r3, #7
 800afa8:	d00b      	beq.n	800afc2 <__lo0bits+0x22>
 800afaa:	07d9      	lsls	r1, r3, #31
 800afac:	d421      	bmi.n	800aff2 <__lo0bits+0x52>
 800afae:	0798      	lsls	r0, r3, #30
 800afb0:	bf49      	itett	mi
 800afb2:	085b      	lsrmi	r3, r3, #1
 800afb4:	089b      	lsrpl	r3, r3, #2
 800afb6:	2001      	movmi	r0, #1
 800afb8:	6013      	strmi	r3, [r2, #0]
 800afba:	bf5c      	itt	pl
 800afbc:	2002      	movpl	r0, #2
 800afbe:	6013      	strpl	r3, [r2, #0]
 800afc0:	4770      	bx	lr
 800afc2:	b299      	uxth	r1, r3
 800afc4:	b909      	cbnz	r1, 800afca <__lo0bits+0x2a>
 800afc6:	2010      	movs	r0, #16
 800afc8:	0c1b      	lsrs	r3, r3, #16
 800afca:	b2d9      	uxtb	r1, r3
 800afcc:	b909      	cbnz	r1, 800afd2 <__lo0bits+0x32>
 800afce:	3008      	adds	r0, #8
 800afd0:	0a1b      	lsrs	r3, r3, #8
 800afd2:	0719      	lsls	r1, r3, #28
 800afd4:	bf04      	itt	eq
 800afd6:	091b      	lsreq	r3, r3, #4
 800afd8:	3004      	addeq	r0, #4
 800afda:	0799      	lsls	r1, r3, #30
 800afdc:	bf04      	itt	eq
 800afde:	089b      	lsreq	r3, r3, #2
 800afe0:	3002      	addeq	r0, #2
 800afe2:	07d9      	lsls	r1, r3, #31
 800afe4:	d403      	bmi.n	800afee <__lo0bits+0x4e>
 800afe6:	085b      	lsrs	r3, r3, #1
 800afe8:	f100 0001 	add.w	r0, r0, #1
 800afec:	d003      	beq.n	800aff6 <__lo0bits+0x56>
 800afee:	6013      	str	r3, [r2, #0]
 800aff0:	4770      	bx	lr
 800aff2:	2000      	movs	r0, #0
 800aff4:	4770      	bx	lr
 800aff6:	2020      	movs	r0, #32
 800aff8:	4770      	bx	lr
	...

0800affc <__i2b>:
 800affc:	b510      	push	{r4, lr}
 800affe:	460c      	mov	r4, r1
 800b000:	2101      	movs	r1, #1
 800b002:	f7ff ff39 	bl	800ae78 <_Balloc>
 800b006:	4602      	mov	r2, r0
 800b008:	b928      	cbnz	r0, 800b016 <__i2b+0x1a>
 800b00a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b00e:	4b04      	ldr	r3, [pc, #16]	; (800b020 <__i2b+0x24>)
 800b010:	4804      	ldr	r0, [pc, #16]	; (800b024 <__i2b+0x28>)
 800b012:	f001 fa67 	bl	800c4e4 <__assert_func>
 800b016:	2301      	movs	r3, #1
 800b018:	6144      	str	r4, [r0, #20]
 800b01a:	6103      	str	r3, [r0, #16]
 800b01c:	bd10      	pop	{r4, pc}
 800b01e:	bf00      	nop
 800b020:	0800de41 	.word	0x0800de41
 800b024:	0800dead 	.word	0x0800dead

0800b028 <__multiply>:
 800b028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02c:	4691      	mov	r9, r2
 800b02e:	690a      	ldr	r2, [r1, #16]
 800b030:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b034:	460c      	mov	r4, r1
 800b036:	429a      	cmp	r2, r3
 800b038:	bfbe      	ittt	lt
 800b03a:	460b      	movlt	r3, r1
 800b03c:	464c      	movlt	r4, r9
 800b03e:	4699      	movlt	r9, r3
 800b040:	6927      	ldr	r7, [r4, #16]
 800b042:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b046:	68a3      	ldr	r3, [r4, #8]
 800b048:	6861      	ldr	r1, [r4, #4]
 800b04a:	eb07 060a 	add.w	r6, r7, sl
 800b04e:	42b3      	cmp	r3, r6
 800b050:	b085      	sub	sp, #20
 800b052:	bfb8      	it	lt
 800b054:	3101      	addlt	r1, #1
 800b056:	f7ff ff0f 	bl	800ae78 <_Balloc>
 800b05a:	b930      	cbnz	r0, 800b06a <__multiply+0x42>
 800b05c:	4602      	mov	r2, r0
 800b05e:	f240 115d 	movw	r1, #349	; 0x15d
 800b062:	4b43      	ldr	r3, [pc, #268]	; (800b170 <__multiply+0x148>)
 800b064:	4843      	ldr	r0, [pc, #268]	; (800b174 <__multiply+0x14c>)
 800b066:	f001 fa3d 	bl	800c4e4 <__assert_func>
 800b06a:	f100 0514 	add.w	r5, r0, #20
 800b06e:	462b      	mov	r3, r5
 800b070:	2200      	movs	r2, #0
 800b072:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b076:	4543      	cmp	r3, r8
 800b078:	d321      	bcc.n	800b0be <__multiply+0x96>
 800b07a:	f104 0314 	add.w	r3, r4, #20
 800b07e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b082:	f109 0314 	add.w	r3, r9, #20
 800b086:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b08a:	9202      	str	r2, [sp, #8]
 800b08c:	1b3a      	subs	r2, r7, r4
 800b08e:	3a15      	subs	r2, #21
 800b090:	f022 0203 	bic.w	r2, r2, #3
 800b094:	3204      	adds	r2, #4
 800b096:	f104 0115 	add.w	r1, r4, #21
 800b09a:	428f      	cmp	r7, r1
 800b09c:	bf38      	it	cc
 800b09e:	2204      	movcc	r2, #4
 800b0a0:	9201      	str	r2, [sp, #4]
 800b0a2:	9a02      	ldr	r2, [sp, #8]
 800b0a4:	9303      	str	r3, [sp, #12]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d80c      	bhi.n	800b0c4 <__multiply+0x9c>
 800b0aa:	2e00      	cmp	r6, #0
 800b0ac:	dd03      	ble.n	800b0b6 <__multiply+0x8e>
 800b0ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d059      	beq.n	800b16a <__multiply+0x142>
 800b0b6:	6106      	str	r6, [r0, #16]
 800b0b8:	b005      	add	sp, #20
 800b0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0be:	f843 2b04 	str.w	r2, [r3], #4
 800b0c2:	e7d8      	b.n	800b076 <__multiply+0x4e>
 800b0c4:	f8b3 a000 	ldrh.w	sl, [r3]
 800b0c8:	f1ba 0f00 	cmp.w	sl, #0
 800b0cc:	d023      	beq.n	800b116 <__multiply+0xee>
 800b0ce:	46a9      	mov	r9, r5
 800b0d0:	f04f 0c00 	mov.w	ip, #0
 800b0d4:	f104 0e14 	add.w	lr, r4, #20
 800b0d8:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b0dc:	f8d9 1000 	ldr.w	r1, [r9]
 800b0e0:	fa1f fb82 	uxth.w	fp, r2
 800b0e4:	b289      	uxth	r1, r1
 800b0e6:	fb0a 110b 	mla	r1, sl, fp, r1
 800b0ea:	4461      	add	r1, ip
 800b0ec:	f8d9 c000 	ldr.w	ip, [r9]
 800b0f0:	0c12      	lsrs	r2, r2, #16
 800b0f2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b0f6:	fb0a c202 	mla	r2, sl, r2, ip
 800b0fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b0fe:	b289      	uxth	r1, r1
 800b100:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b104:	4577      	cmp	r7, lr
 800b106:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b10a:	f849 1b04 	str.w	r1, [r9], #4
 800b10e:	d8e3      	bhi.n	800b0d8 <__multiply+0xb0>
 800b110:	9a01      	ldr	r2, [sp, #4]
 800b112:	f845 c002 	str.w	ip, [r5, r2]
 800b116:	9a03      	ldr	r2, [sp, #12]
 800b118:	3304      	adds	r3, #4
 800b11a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b11e:	f1b9 0f00 	cmp.w	r9, #0
 800b122:	d020      	beq.n	800b166 <__multiply+0x13e>
 800b124:	46ae      	mov	lr, r5
 800b126:	f04f 0a00 	mov.w	sl, #0
 800b12a:	6829      	ldr	r1, [r5, #0]
 800b12c:	f104 0c14 	add.w	ip, r4, #20
 800b130:	f8bc b000 	ldrh.w	fp, [ip]
 800b134:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b138:	b289      	uxth	r1, r1
 800b13a:	fb09 220b 	mla	r2, r9, fp, r2
 800b13e:	4492      	add	sl, r2
 800b140:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b144:	f84e 1b04 	str.w	r1, [lr], #4
 800b148:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b14c:	f8be 1000 	ldrh.w	r1, [lr]
 800b150:	0c12      	lsrs	r2, r2, #16
 800b152:	fb09 1102 	mla	r1, r9, r2, r1
 800b156:	4567      	cmp	r7, ip
 800b158:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b15c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b160:	d8e6      	bhi.n	800b130 <__multiply+0x108>
 800b162:	9a01      	ldr	r2, [sp, #4]
 800b164:	50a9      	str	r1, [r5, r2]
 800b166:	3504      	adds	r5, #4
 800b168:	e79b      	b.n	800b0a2 <__multiply+0x7a>
 800b16a:	3e01      	subs	r6, #1
 800b16c:	e79d      	b.n	800b0aa <__multiply+0x82>
 800b16e:	bf00      	nop
 800b170:	0800de41 	.word	0x0800de41
 800b174:	0800dead 	.word	0x0800dead

0800b178 <__pow5mult>:
 800b178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b17c:	4615      	mov	r5, r2
 800b17e:	f012 0203 	ands.w	r2, r2, #3
 800b182:	4606      	mov	r6, r0
 800b184:	460f      	mov	r7, r1
 800b186:	d007      	beq.n	800b198 <__pow5mult+0x20>
 800b188:	4c1a      	ldr	r4, [pc, #104]	; (800b1f4 <__pow5mult+0x7c>)
 800b18a:	3a01      	subs	r2, #1
 800b18c:	2300      	movs	r3, #0
 800b18e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b192:	f7ff fe9f 	bl	800aed4 <__multadd>
 800b196:	4607      	mov	r7, r0
 800b198:	10ad      	asrs	r5, r5, #2
 800b19a:	d027      	beq.n	800b1ec <__pow5mult+0x74>
 800b19c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800b19e:	b944      	cbnz	r4, 800b1b2 <__pow5mult+0x3a>
 800b1a0:	f240 2171 	movw	r1, #625	; 0x271
 800b1a4:	4630      	mov	r0, r6
 800b1a6:	f7ff ff29 	bl	800affc <__i2b>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	4604      	mov	r4, r0
 800b1ae:	64b0      	str	r0, [r6, #72]	; 0x48
 800b1b0:	6003      	str	r3, [r0, #0]
 800b1b2:	f04f 0900 	mov.w	r9, #0
 800b1b6:	07eb      	lsls	r3, r5, #31
 800b1b8:	d50a      	bpl.n	800b1d0 <__pow5mult+0x58>
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	4622      	mov	r2, r4
 800b1be:	4630      	mov	r0, r6
 800b1c0:	f7ff ff32 	bl	800b028 <__multiply>
 800b1c4:	4680      	mov	r8, r0
 800b1c6:	4639      	mov	r1, r7
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f7ff fe7a 	bl	800aec2 <_Bfree>
 800b1ce:	4647      	mov	r7, r8
 800b1d0:	106d      	asrs	r5, r5, #1
 800b1d2:	d00b      	beq.n	800b1ec <__pow5mult+0x74>
 800b1d4:	6820      	ldr	r0, [r4, #0]
 800b1d6:	b938      	cbnz	r0, 800b1e8 <__pow5mult+0x70>
 800b1d8:	4622      	mov	r2, r4
 800b1da:	4621      	mov	r1, r4
 800b1dc:	4630      	mov	r0, r6
 800b1de:	f7ff ff23 	bl	800b028 <__multiply>
 800b1e2:	6020      	str	r0, [r4, #0]
 800b1e4:	f8c0 9000 	str.w	r9, [r0]
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	e7e4      	b.n	800b1b6 <__pow5mult+0x3e>
 800b1ec:	4638      	mov	r0, r7
 800b1ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1f2:	bf00      	nop
 800b1f4:	0800e000 	.word	0x0800e000

0800b1f8 <__lshift>:
 800b1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1fc:	460c      	mov	r4, r1
 800b1fe:	4607      	mov	r7, r0
 800b200:	4691      	mov	r9, r2
 800b202:	6923      	ldr	r3, [r4, #16]
 800b204:	6849      	ldr	r1, [r1, #4]
 800b206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b20a:	68a3      	ldr	r3, [r4, #8]
 800b20c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b210:	f108 0601 	add.w	r6, r8, #1
 800b214:	42b3      	cmp	r3, r6
 800b216:	db0b      	blt.n	800b230 <__lshift+0x38>
 800b218:	4638      	mov	r0, r7
 800b21a:	f7ff fe2d 	bl	800ae78 <_Balloc>
 800b21e:	4605      	mov	r5, r0
 800b220:	b948      	cbnz	r0, 800b236 <__lshift+0x3e>
 800b222:	4602      	mov	r2, r0
 800b224:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b228:	4b29      	ldr	r3, [pc, #164]	; (800b2d0 <__lshift+0xd8>)
 800b22a:	482a      	ldr	r0, [pc, #168]	; (800b2d4 <__lshift+0xdc>)
 800b22c:	f001 f95a 	bl	800c4e4 <__assert_func>
 800b230:	3101      	adds	r1, #1
 800b232:	005b      	lsls	r3, r3, #1
 800b234:	e7ee      	b.n	800b214 <__lshift+0x1c>
 800b236:	2300      	movs	r3, #0
 800b238:	f100 0114 	add.w	r1, r0, #20
 800b23c:	f100 0210 	add.w	r2, r0, #16
 800b240:	4618      	mov	r0, r3
 800b242:	4553      	cmp	r3, sl
 800b244:	db37      	blt.n	800b2b6 <__lshift+0xbe>
 800b246:	6920      	ldr	r0, [r4, #16]
 800b248:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b24c:	f104 0314 	add.w	r3, r4, #20
 800b250:	f019 091f 	ands.w	r9, r9, #31
 800b254:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b258:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b25c:	d02f      	beq.n	800b2be <__lshift+0xc6>
 800b25e:	468a      	mov	sl, r1
 800b260:	f04f 0c00 	mov.w	ip, #0
 800b264:	f1c9 0e20 	rsb	lr, r9, #32
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	fa02 f209 	lsl.w	r2, r2, r9
 800b26e:	ea42 020c 	orr.w	r2, r2, ip
 800b272:	f84a 2b04 	str.w	r2, [sl], #4
 800b276:	f853 2b04 	ldr.w	r2, [r3], #4
 800b27a:	4298      	cmp	r0, r3
 800b27c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b280:	d8f2      	bhi.n	800b268 <__lshift+0x70>
 800b282:	1b03      	subs	r3, r0, r4
 800b284:	3b15      	subs	r3, #21
 800b286:	f023 0303 	bic.w	r3, r3, #3
 800b28a:	3304      	adds	r3, #4
 800b28c:	f104 0215 	add.w	r2, r4, #21
 800b290:	4290      	cmp	r0, r2
 800b292:	bf38      	it	cc
 800b294:	2304      	movcc	r3, #4
 800b296:	f841 c003 	str.w	ip, [r1, r3]
 800b29a:	f1bc 0f00 	cmp.w	ip, #0
 800b29e:	d001      	beq.n	800b2a4 <__lshift+0xac>
 800b2a0:	f108 0602 	add.w	r6, r8, #2
 800b2a4:	3e01      	subs	r6, #1
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	612e      	str	r6, [r5, #16]
 800b2ac:	f7ff fe09 	bl	800aec2 <_Bfree>
 800b2b0:	4628      	mov	r0, r5
 800b2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b2ba:	3301      	adds	r3, #1
 800b2bc:	e7c1      	b.n	800b242 <__lshift+0x4a>
 800b2be:	3904      	subs	r1, #4
 800b2c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2c4:	4298      	cmp	r0, r3
 800b2c6:	f841 2f04 	str.w	r2, [r1, #4]!
 800b2ca:	d8f9      	bhi.n	800b2c0 <__lshift+0xc8>
 800b2cc:	e7ea      	b.n	800b2a4 <__lshift+0xac>
 800b2ce:	bf00      	nop
 800b2d0:	0800de41 	.word	0x0800de41
 800b2d4:	0800dead 	.word	0x0800dead

0800b2d8 <__mcmp>:
 800b2d8:	4603      	mov	r3, r0
 800b2da:	690a      	ldr	r2, [r1, #16]
 800b2dc:	6900      	ldr	r0, [r0, #16]
 800b2de:	b530      	push	{r4, r5, lr}
 800b2e0:	1a80      	subs	r0, r0, r2
 800b2e2:	d10d      	bne.n	800b300 <__mcmp+0x28>
 800b2e4:	3314      	adds	r3, #20
 800b2e6:	3114      	adds	r1, #20
 800b2e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b2ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b2f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2f8:	4295      	cmp	r5, r2
 800b2fa:	d002      	beq.n	800b302 <__mcmp+0x2a>
 800b2fc:	d304      	bcc.n	800b308 <__mcmp+0x30>
 800b2fe:	2001      	movs	r0, #1
 800b300:	bd30      	pop	{r4, r5, pc}
 800b302:	42a3      	cmp	r3, r4
 800b304:	d3f4      	bcc.n	800b2f0 <__mcmp+0x18>
 800b306:	e7fb      	b.n	800b300 <__mcmp+0x28>
 800b308:	f04f 30ff 	mov.w	r0, #4294967295
 800b30c:	e7f8      	b.n	800b300 <__mcmp+0x28>
	...

0800b310 <__mdiff>:
 800b310:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b314:	460d      	mov	r5, r1
 800b316:	4607      	mov	r7, r0
 800b318:	4611      	mov	r1, r2
 800b31a:	4628      	mov	r0, r5
 800b31c:	4614      	mov	r4, r2
 800b31e:	f7ff ffdb 	bl	800b2d8 <__mcmp>
 800b322:	1e06      	subs	r6, r0, #0
 800b324:	d111      	bne.n	800b34a <__mdiff+0x3a>
 800b326:	4631      	mov	r1, r6
 800b328:	4638      	mov	r0, r7
 800b32a:	f7ff fda5 	bl	800ae78 <_Balloc>
 800b32e:	4602      	mov	r2, r0
 800b330:	b928      	cbnz	r0, 800b33e <__mdiff+0x2e>
 800b332:	f240 2132 	movw	r1, #562	; 0x232
 800b336:	4b3a      	ldr	r3, [pc, #232]	; (800b420 <__mdiff+0x110>)
 800b338:	483a      	ldr	r0, [pc, #232]	; (800b424 <__mdiff+0x114>)
 800b33a:	f001 f8d3 	bl	800c4e4 <__assert_func>
 800b33e:	2301      	movs	r3, #1
 800b340:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b344:	4610      	mov	r0, r2
 800b346:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34a:	bfa4      	itt	ge
 800b34c:	4623      	movge	r3, r4
 800b34e:	462c      	movge	r4, r5
 800b350:	4638      	mov	r0, r7
 800b352:	6861      	ldr	r1, [r4, #4]
 800b354:	bfa6      	itte	ge
 800b356:	461d      	movge	r5, r3
 800b358:	2600      	movge	r6, #0
 800b35a:	2601      	movlt	r6, #1
 800b35c:	f7ff fd8c 	bl	800ae78 <_Balloc>
 800b360:	4602      	mov	r2, r0
 800b362:	b918      	cbnz	r0, 800b36c <__mdiff+0x5c>
 800b364:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b368:	4b2d      	ldr	r3, [pc, #180]	; (800b420 <__mdiff+0x110>)
 800b36a:	e7e5      	b.n	800b338 <__mdiff+0x28>
 800b36c:	f102 0814 	add.w	r8, r2, #20
 800b370:	46c2      	mov	sl, r8
 800b372:	f04f 0c00 	mov.w	ip, #0
 800b376:	6927      	ldr	r7, [r4, #16]
 800b378:	60c6      	str	r6, [r0, #12]
 800b37a:	692e      	ldr	r6, [r5, #16]
 800b37c:	f104 0014 	add.w	r0, r4, #20
 800b380:	f105 0914 	add.w	r9, r5, #20
 800b384:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800b388:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b38c:	3410      	adds	r4, #16
 800b38e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b392:	f859 3b04 	ldr.w	r3, [r9], #4
 800b396:	fa1f f18b 	uxth.w	r1, fp
 800b39a:	448c      	add	ip, r1
 800b39c:	b299      	uxth	r1, r3
 800b39e:	0c1b      	lsrs	r3, r3, #16
 800b3a0:	ebac 0101 	sub.w	r1, ip, r1
 800b3a4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b3a8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b3ac:	b289      	uxth	r1, r1
 800b3ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b3b2:	454e      	cmp	r6, r9
 800b3b4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b3b8:	f84a 3b04 	str.w	r3, [sl], #4
 800b3bc:	d8e7      	bhi.n	800b38e <__mdiff+0x7e>
 800b3be:	1b73      	subs	r3, r6, r5
 800b3c0:	3b15      	subs	r3, #21
 800b3c2:	f023 0303 	bic.w	r3, r3, #3
 800b3c6:	3515      	adds	r5, #21
 800b3c8:	3304      	adds	r3, #4
 800b3ca:	42ae      	cmp	r6, r5
 800b3cc:	bf38      	it	cc
 800b3ce:	2304      	movcc	r3, #4
 800b3d0:	4418      	add	r0, r3
 800b3d2:	4443      	add	r3, r8
 800b3d4:	461e      	mov	r6, r3
 800b3d6:	4605      	mov	r5, r0
 800b3d8:	4575      	cmp	r5, lr
 800b3da:	d30e      	bcc.n	800b3fa <__mdiff+0xea>
 800b3dc:	f10e 0103 	add.w	r1, lr, #3
 800b3e0:	1a09      	subs	r1, r1, r0
 800b3e2:	f021 0103 	bic.w	r1, r1, #3
 800b3e6:	3803      	subs	r0, #3
 800b3e8:	4586      	cmp	lr, r0
 800b3ea:	bf38      	it	cc
 800b3ec:	2100      	movcc	r1, #0
 800b3ee:	4419      	add	r1, r3
 800b3f0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b3f4:	b18b      	cbz	r3, 800b41a <__mdiff+0x10a>
 800b3f6:	6117      	str	r7, [r2, #16]
 800b3f8:	e7a4      	b.n	800b344 <__mdiff+0x34>
 800b3fa:	f855 8b04 	ldr.w	r8, [r5], #4
 800b3fe:	fa1f f188 	uxth.w	r1, r8
 800b402:	4461      	add	r1, ip
 800b404:	140c      	asrs	r4, r1, #16
 800b406:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b40a:	b289      	uxth	r1, r1
 800b40c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b410:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800b414:	f846 1b04 	str.w	r1, [r6], #4
 800b418:	e7de      	b.n	800b3d8 <__mdiff+0xc8>
 800b41a:	3f01      	subs	r7, #1
 800b41c:	e7e8      	b.n	800b3f0 <__mdiff+0xe0>
 800b41e:	bf00      	nop
 800b420:	0800de41 	.word	0x0800de41
 800b424:	0800dead 	.word	0x0800dead

0800b428 <__d2b>:
 800b428:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b42c:	2101      	movs	r1, #1
 800b42e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b432:	4690      	mov	r8, r2
 800b434:	461d      	mov	r5, r3
 800b436:	f7ff fd1f 	bl	800ae78 <_Balloc>
 800b43a:	4604      	mov	r4, r0
 800b43c:	b930      	cbnz	r0, 800b44c <__d2b+0x24>
 800b43e:	4602      	mov	r2, r0
 800b440:	f240 310a 	movw	r1, #778	; 0x30a
 800b444:	4b24      	ldr	r3, [pc, #144]	; (800b4d8 <__d2b+0xb0>)
 800b446:	4825      	ldr	r0, [pc, #148]	; (800b4dc <__d2b+0xb4>)
 800b448:	f001 f84c 	bl	800c4e4 <__assert_func>
 800b44c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b450:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b454:	bb2d      	cbnz	r5, 800b4a2 <__d2b+0x7a>
 800b456:	9301      	str	r3, [sp, #4]
 800b458:	f1b8 0300 	subs.w	r3, r8, #0
 800b45c:	d026      	beq.n	800b4ac <__d2b+0x84>
 800b45e:	4668      	mov	r0, sp
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	f7ff fd9d 	bl	800afa0 <__lo0bits>
 800b466:	9900      	ldr	r1, [sp, #0]
 800b468:	b1f0      	cbz	r0, 800b4a8 <__d2b+0x80>
 800b46a:	9a01      	ldr	r2, [sp, #4]
 800b46c:	f1c0 0320 	rsb	r3, r0, #32
 800b470:	fa02 f303 	lsl.w	r3, r2, r3
 800b474:	430b      	orrs	r3, r1
 800b476:	40c2      	lsrs	r2, r0
 800b478:	6163      	str	r3, [r4, #20]
 800b47a:	9201      	str	r2, [sp, #4]
 800b47c:	9b01      	ldr	r3, [sp, #4]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	bf14      	ite	ne
 800b482:	2102      	movne	r1, #2
 800b484:	2101      	moveq	r1, #1
 800b486:	61a3      	str	r3, [r4, #24]
 800b488:	6121      	str	r1, [r4, #16]
 800b48a:	b1c5      	cbz	r5, 800b4be <__d2b+0x96>
 800b48c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b490:	4405      	add	r5, r0
 800b492:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b496:	603d      	str	r5, [r7, #0]
 800b498:	6030      	str	r0, [r6, #0]
 800b49a:	4620      	mov	r0, r4
 800b49c:	b002      	add	sp, #8
 800b49e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4a6:	e7d6      	b.n	800b456 <__d2b+0x2e>
 800b4a8:	6161      	str	r1, [r4, #20]
 800b4aa:	e7e7      	b.n	800b47c <__d2b+0x54>
 800b4ac:	a801      	add	r0, sp, #4
 800b4ae:	f7ff fd77 	bl	800afa0 <__lo0bits>
 800b4b2:	2101      	movs	r1, #1
 800b4b4:	9b01      	ldr	r3, [sp, #4]
 800b4b6:	6121      	str	r1, [r4, #16]
 800b4b8:	6163      	str	r3, [r4, #20]
 800b4ba:	3020      	adds	r0, #32
 800b4bc:	e7e5      	b.n	800b48a <__d2b+0x62>
 800b4be:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b4c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b4c6:	6038      	str	r0, [r7, #0]
 800b4c8:	6918      	ldr	r0, [r3, #16]
 800b4ca:	f7ff fd49 	bl	800af60 <__hi0bits>
 800b4ce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b4d2:	6031      	str	r1, [r6, #0]
 800b4d4:	e7e1      	b.n	800b49a <__d2b+0x72>
 800b4d6:	bf00      	nop
 800b4d8:	0800de41 	.word	0x0800de41
 800b4dc:	0800dead 	.word	0x0800dead

0800b4e0 <_realloc_r>:
 800b4e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e4:	460c      	mov	r4, r1
 800b4e6:	4681      	mov	r9, r0
 800b4e8:	4611      	mov	r1, r2
 800b4ea:	b924      	cbnz	r4, 800b4f6 <_realloc_r+0x16>
 800b4ec:	b003      	add	sp, #12
 800b4ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f2:	f7fb ba2b 	b.w	800694c <_malloc_r>
 800b4f6:	9201      	str	r2, [sp, #4]
 800b4f8:	f7fb fc6c 	bl	8006dd4 <__malloc_lock>
 800b4fc:	9901      	ldr	r1, [sp, #4]
 800b4fe:	f101 080b 	add.w	r8, r1, #11
 800b502:	f1b8 0f16 	cmp.w	r8, #22
 800b506:	d90b      	bls.n	800b520 <_realloc_r+0x40>
 800b508:	f038 0807 	bics.w	r8, r8, #7
 800b50c:	d50a      	bpl.n	800b524 <_realloc_r+0x44>
 800b50e:	230c      	movs	r3, #12
 800b510:	f04f 0b00 	mov.w	fp, #0
 800b514:	f8c9 3000 	str.w	r3, [r9]
 800b518:	4658      	mov	r0, fp
 800b51a:	b003      	add	sp, #12
 800b51c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b520:	f04f 0810 	mov.w	r8, #16
 800b524:	4588      	cmp	r8, r1
 800b526:	d3f2      	bcc.n	800b50e <_realloc_r+0x2e>
 800b528:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b52c:	f1a4 0a08 	sub.w	sl, r4, #8
 800b530:	f025 0603 	bic.w	r6, r5, #3
 800b534:	45b0      	cmp	r8, r6
 800b536:	f340 8171 	ble.w	800b81c <_realloc_r+0x33c>
 800b53a:	4a9c      	ldr	r2, [pc, #624]	; (800b7ac <_realloc_r+0x2cc>)
 800b53c:	eb0a 0306 	add.w	r3, sl, r6
 800b540:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800b544:	685a      	ldr	r2, [r3, #4]
 800b546:	459c      	cmp	ip, r3
 800b548:	d005      	beq.n	800b556 <_realloc_r+0x76>
 800b54a:	f022 0001 	bic.w	r0, r2, #1
 800b54e:	4418      	add	r0, r3
 800b550:	6840      	ldr	r0, [r0, #4]
 800b552:	07c7      	lsls	r7, r0, #31
 800b554:	d427      	bmi.n	800b5a6 <_realloc_r+0xc6>
 800b556:	f022 0203 	bic.w	r2, r2, #3
 800b55a:	459c      	cmp	ip, r3
 800b55c:	eb06 0702 	add.w	r7, r6, r2
 800b560:	d119      	bne.n	800b596 <_realloc_r+0xb6>
 800b562:	f108 0010 	add.w	r0, r8, #16
 800b566:	42b8      	cmp	r0, r7
 800b568:	dc1f      	bgt.n	800b5aa <_realloc_r+0xca>
 800b56a:	4a90      	ldr	r2, [pc, #576]	; (800b7ac <_realloc_r+0x2cc>)
 800b56c:	eba7 0708 	sub.w	r7, r7, r8
 800b570:	eb0a 0308 	add.w	r3, sl, r8
 800b574:	f047 0701 	orr.w	r7, r7, #1
 800b578:	6093      	str	r3, [r2, #8]
 800b57a:	605f      	str	r7, [r3, #4]
 800b57c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b580:	4648      	mov	r0, r9
 800b582:	f003 0301 	and.w	r3, r3, #1
 800b586:	ea43 0308 	orr.w	r3, r3, r8
 800b58a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b58e:	f7fb fc27 	bl	8006de0 <__malloc_unlock>
 800b592:	46a3      	mov	fp, r4
 800b594:	e7c0      	b.n	800b518 <_realloc_r+0x38>
 800b596:	45b8      	cmp	r8, r7
 800b598:	dc07      	bgt.n	800b5aa <_realloc_r+0xca>
 800b59a:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b59e:	60da      	str	r2, [r3, #12]
 800b5a0:	6093      	str	r3, [r2, #8]
 800b5a2:	4655      	mov	r5, sl
 800b5a4:	e080      	b.n	800b6a8 <_realloc_r+0x1c8>
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	4613      	mov	r3, r2
 800b5aa:	07e8      	lsls	r0, r5, #31
 800b5ac:	f100 80e8 	bmi.w	800b780 <_realloc_r+0x2a0>
 800b5b0:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b5b4:	ebaa 0505 	sub.w	r5, sl, r5
 800b5b8:	6868      	ldr	r0, [r5, #4]
 800b5ba:	f020 0003 	bic.w	r0, r0, #3
 800b5be:	eb00 0b06 	add.w	fp, r0, r6
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	f000 80a7 	beq.w	800b716 <_realloc_r+0x236>
 800b5c8:	459c      	cmp	ip, r3
 800b5ca:	eb02 070b 	add.w	r7, r2, fp
 800b5ce:	d14b      	bne.n	800b668 <_realloc_r+0x188>
 800b5d0:	f108 0310 	add.w	r3, r8, #16
 800b5d4:	42bb      	cmp	r3, r7
 800b5d6:	f300 809e 	bgt.w	800b716 <_realloc_r+0x236>
 800b5da:	46ab      	mov	fp, r5
 800b5dc:	68eb      	ldr	r3, [r5, #12]
 800b5de:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800b5e2:	60d3      	str	r3, [r2, #12]
 800b5e4:	609a      	str	r2, [r3, #8]
 800b5e6:	1f32      	subs	r2, r6, #4
 800b5e8:	2a24      	cmp	r2, #36	; 0x24
 800b5ea:	d838      	bhi.n	800b65e <_realloc_r+0x17e>
 800b5ec:	2a13      	cmp	r2, #19
 800b5ee:	d934      	bls.n	800b65a <_realloc_r+0x17a>
 800b5f0:	6823      	ldr	r3, [r4, #0]
 800b5f2:	2a1b      	cmp	r2, #27
 800b5f4:	60ab      	str	r3, [r5, #8]
 800b5f6:	6863      	ldr	r3, [r4, #4]
 800b5f8:	60eb      	str	r3, [r5, #12]
 800b5fa:	d81b      	bhi.n	800b634 <_realloc_r+0x154>
 800b5fc:	3408      	adds	r4, #8
 800b5fe:	f105 0310 	add.w	r3, r5, #16
 800b602:	6822      	ldr	r2, [r4, #0]
 800b604:	601a      	str	r2, [r3, #0]
 800b606:	6862      	ldr	r2, [r4, #4]
 800b608:	605a      	str	r2, [r3, #4]
 800b60a:	68a2      	ldr	r2, [r4, #8]
 800b60c:	609a      	str	r2, [r3, #8]
 800b60e:	4a67      	ldr	r2, [pc, #412]	; (800b7ac <_realloc_r+0x2cc>)
 800b610:	eba7 0708 	sub.w	r7, r7, r8
 800b614:	eb05 0308 	add.w	r3, r5, r8
 800b618:	f047 0701 	orr.w	r7, r7, #1
 800b61c:	6093      	str	r3, [r2, #8]
 800b61e:	605f      	str	r7, [r3, #4]
 800b620:	686b      	ldr	r3, [r5, #4]
 800b622:	f003 0301 	and.w	r3, r3, #1
 800b626:	ea43 0308 	orr.w	r3, r3, r8
 800b62a:	606b      	str	r3, [r5, #4]
 800b62c:	4648      	mov	r0, r9
 800b62e:	f7fb fbd7 	bl	8006de0 <__malloc_unlock>
 800b632:	e771      	b.n	800b518 <_realloc_r+0x38>
 800b634:	68a3      	ldr	r3, [r4, #8]
 800b636:	2a24      	cmp	r2, #36	; 0x24
 800b638:	612b      	str	r3, [r5, #16]
 800b63a:	68e3      	ldr	r3, [r4, #12]
 800b63c:	bf18      	it	ne
 800b63e:	3410      	addne	r4, #16
 800b640:	616b      	str	r3, [r5, #20]
 800b642:	bf09      	itett	eq
 800b644:	6923      	ldreq	r3, [r4, #16]
 800b646:	f105 0318 	addne.w	r3, r5, #24
 800b64a:	61ab      	streq	r3, [r5, #24]
 800b64c:	6962      	ldreq	r2, [r4, #20]
 800b64e:	bf02      	ittt	eq
 800b650:	f105 0320 	addeq.w	r3, r5, #32
 800b654:	61ea      	streq	r2, [r5, #28]
 800b656:	3418      	addeq	r4, #24
 800b658:	e7d3      	b.n	800b602 <_realloc_r+0x122>
 800b65a:	465b      	mov	r3, fp
 800b65c:	e7d1      	b.n	800b602 <_realloc_r+0x122>
 800b65e:	4621      	mov	r1, r4
 800b660:	4658      	mov	r0, fp
 800b662:	f7ff fbef 	bl	800ae44 <memmove>
 800b666:	e7d2      	b.n	800b60e <_realloc_r+0x12e>
 800b668:	45b8      	cmp	r8, r7
 800b66a:	dc54      	bgt.n	800b716 <_realloc_r+0x236>
 800b66c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b670:	4628      	mov	r0, r5
 800b672:	60da      	str	r2, [r3, #12]
 800b674:	6093      	str	r3, [r2, #8]
 800b676:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b67a:	68eb      	ldr	r3, [r5, #12]
 800b67c:	60d3      	str	r3, [r2, #12]
 800b67e:	609a      	str	r2, [r3, #8]
 800b680:	1f32      	subs	r2, r6, #4
 800b682:	2a24      	cmp	r2, #36	; 0x24
 800b684:	d843      	bhi.n	800b70e <_realloc_r+0x22e>
 800b686:	2a13      	cmp	r2, #19
 800b688:	d908      	bls.n	800b69c <_realloc_r+0x1bc>
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	2a1b      	cmp	r2, #27
 800b68e:	60ab      	str	r3, [r5, #8]
 800b690:	6863      	ldr	r3, [r4, #4]
 800b692:	60eb      	str	r3, [r5, #12]
 800b694:	d828      	bhi.n	800b6e8 <_realloc_r+0x208>
 800b696:	3408      	adds	r4, #8
 800b698:	f105 0010 	add.w	r0, r5, #16
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	6003      	str	r3, [r0, #0]
 800b6a0:	6863      	ldr	r3, [r4, #4]
 800b6a2:	6043      	str	r3, [r0, #4]
 800b6a4:	68a3      	ldr	r3, [r4, #8]
 800b6a6:	6083      	str	r3, [r0, #8]
 800b6a8:	686b      	ldr	r3, [r5, #4]
 800b6aa:	eba7 0008 	sub.w	r0, r7, r8
 800b6ae:	280f      	cmp	r0, #15
 800b6b0:	f003 0301 	and.w	r3, r3, #1
 800b6b4:	eb05 0207 	add.w	r2, r5, r7
 800b6b8:	f240 80b2 	bls.w	800b820 <_realloc_r+0x340>
 800b6bc:	eb05 0108 	add.w	r1, r5, r8
 800b6c0:	ea48 0303 	orr.w	r3, r8, r3
 800b6c4:	f040 0001 	orr.w	r0, r0, #1
 800b6c8:	606b      	str	r3, [r5, #4]
 800b6ca:	6048      	str	r0, [r1, #4]
 800b6cc:	6853      	ldr	r3, [r2, #4]
 800b6ce:	4648      	mov	r0, r9
 800b6d0:	f043 0301 	orr.w	r3, r3, #1
 800b6d4:	6053      	str	r3, [r2, #4]
 800b6d6:	3108      	adds	r1, #8
 800b6d8:	f7ff f8fc 	bl	800a8d4 <_free_r>
 800b6dc:	4648      	mov	r0, r9
 800b6de:	f7fb fb7f 	bl	8006de0 <__malloc_unlock>
 800b6e2:	f105 0b08 	add.w	fp, r5, #8
 800b6e6:	e717      	b.n	800b518 <_realloc_r+0x38>
 800b6e8:	68a3      	ldr	r3, [r4, #8]
 800b6ea:	2a24      	cmp	r2, #36	; 0x24
 800b6ec:	612b      	str	r3, [r5, #16]
 800b6ee:	68e3      	ldr	r3, [r4, #12]
 800b6f0:	bf18      	it	ne
 800b6f2:	f105 0018 	addne.w	r0, r5, #24
 800b6f6:	616b      	str	r3, [r5, #20]
 800b6f8:	bf09      	itett	eq
 800b6fa:	6923      	ldreq	r3, [r4, #16]
 800b6fc:	3410      	addne	r4, #16
 800b6fe:	61ab      	streq	r3, [r5, #24]
 800b700:	6963      	ldreq	r3, [r4, #20]
 800b702:	bf02      	ittt	eq
 800b704:	f105 0020 	addeq.w	r0, r5, #32
 800b708:	61eb      	streq	r3, [r5, #28]
 800b70a:	3418      	addeq	r4, #24
 800b70c:	e7c6      	b.n	800b69c <_realloc_r+0x1bc>
 800b70e:	4621      	mov	r1, r4
 800b710:	f7ff fb98 	bl	800ae44 <memmove>
 800b714:	e7c8      	b.n	800b6a8 <_realloc_r+0x1c8>
 800b716:	45d8      	cmp	r8, fp
 800b718:	dc32      	bgt.n	800b780 <_realloc_r+0x2a0>
 800b71a:	4628      	mov	r0, r5
 800b71c:	68eb      	ldr	r3, [r5, #12]
 800b71e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b722:	60d3      	str	r3, [r2, #12]
 800b724:	609a      	str	r2, [r3, #8]
 800b726:	1f32      	subs	r2, r6, #4
 800b728:	2a24      	cmp	r2, #36	; 0x24
 800b72a:	d825      	bhi.n	800b778 <_realloc_r+0x298>
 800b72c:	2a13      	cmp	r2, #19
 800b72e:	d908      	bls.n	800b742 <_realloc_r+0x262>
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	2a1b      	cmp	r2, #27
 800b734:	60ab      	str	r3, [r5, #8]
 800b736:	6863      	ldr	r3, [r4, #4]
 800b738:	60eb      	str	r3, [r5, #12]
 800b73a:	d80a      	bhi.n	800b752 <_realloc_r+0x272>
 800b73c:	3408      	adds	r4, #8
 800b73e:	f105 0010 	add.w	r0, r5, #16
 800b742:	6823      	ldr	r3, [r4, #0]
 800b744:	6003      	str	r3, [r0, #0]
 800b746:	6863      	ldr	r3, [r4, #4]
 800b748:	6043      	str	r3, [r0, #4]
 800b74a:	68a3      	ldr	r3, [r4, #8]
 800b74c:	6083      	str	r3, [r0, #8]
 800b74e:	465f      	mov	r7, fp
 800b750:	e7aa      	b.n	800b6a8 <_realloc_r+0x1c8>
 800b752:	68a3      	ldr	r3, [r4, #8]
 800b754:	2a24      	cmp	r2, #36	; 0x24
 800b756:	612b      	str	r3, [r5, #16]
 800b758:	68e3      	ldr	r3, [r4, #12]
 800b75a:	bf18      	it	ne
 800b75c:	f105 0018 	addne.w	r0, r5, #24
 800b760:	616b      	str	r3, [r5, #20]
 800b762:	bf09      	itett	eq
 800b764:	6923      	ldreq	r3, [r4, #16]
 800b766:	3410      	addne	r4, #16
 800b768:	61ab      	streq	r3, [r5, #24]
 800b76a:	6963      	ldreq	r3, [r4, #20]
 800b76c:	bf02      	ittt	eq
 800b76e:	f105 0020 	addeq.w	r0, r5, #32
 800b772:	61eb      	streq	r3, [r5, #28]
 800b774:	3418      	addeq	r4, #24
 800b776:	e7e4      	b.n	800b742 <_realloc_r+0x262>
 800b778:	4621      	mov	r1, r4
 800b77a:	f7ff fb63 	bl	800ae44 <memmove>
 800b77e:	e7e6      	b.n	800b74e <_realloc_r+0x26e>
 800b780:	4648      	mov	r0, r9
 800b782:	f7fb f8e3 	bl	800694c <_malloc_r>
 800b786:	4683      	mov	fp, r0
 800b788:	2800      	cmp	r0, #0
 800b78a:	f43f af4f 	beq.w	800b62c <_realloc_r+0x14c>
 800b78e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b792:	f1a0 0208 	sub.w	r2, r0, #8
 800b796:	f023 0301 	bic.w	r3, r3, #1
 800b79a:	4453      	add	r3, sl
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d107      	bne.n	800b7b0 <_realloc_r+0x2d0>
 800b7a0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b7a4:	f027 0703 	bic.w	r7, r7, #3
 800b7a8:	4437      	add	r7, r6
 800b7aa:	e6fa      	b.n	800b5a2 <_realloc_r+0xc2>
 800b7ac:	20000468 	.word	0x20000468
 800b7b0:	1f32      	subs	r2, r6, #4
 800b7b2:	2a24      	cmp	r2, #36	; 0x24
 800b7b4:	d82e      	bhi.n	800b814 <_realloc_r+0x334>
 800b7b6:	2a13      	cmp	r2, #19
 800b7b8:	d929      	bls.n	800b80e <_realloc_r+0x32e>
 800b7ba:	6823      	ldr	r3, [r4, #0]
 800b7bc:	2a1b      	cmp	r2, #27
 800b7be:	6003      	str	r3, [r0, #0]
 800b7c0:	6863      	ldr	r3, [r4, #4]
 800b7c2:	6043      	str	r3, [r0, #4]
 800b7c4:	d80e      	bhi.n	800b7e4 <_realloc_r+0x304>
 800b7c6:	f104 0208 	add.w	r2, r4, #8
 800b7ca:	f100 0308 	add.w	r3, r0, #8
 800b7ce:	6811      	ldr	r1, [r2, #0]
 800b7d0:	6019      	str	r1, [r3, #0]
 800b7d2:	6851      	ldr	r1, [r2, #4]
 800b7d4:	6059      	str	r1, [r3, #4]
 800b7d6:	6892      	ldr	r2, [r2, #8]
 800b7d8:	609a      	str	r2, [r3, #8]
 800b7da:	4621      	mov	r1, r4
 800b7dc:	4648      	mov	r0, r9
 800b7de:	f7ff f879 	bl	800a8d4 <_free_r>
 800b7e2:	e723      	b.n	800b62c <_realloc_r+0x14c>
 800b7e4:	68a3      	ldr	r3, [r4, #8]
 800b7e6:	2a24      	cmp	r2, #36	; 0x24
 800b7e8:	6083      	str	r3, [r0, #8]
 800b7ea:	68e3      	ldr	r3, [r4, #12]
 800b7ec:	bf18      	it	ne
 800b7ee:	f104 0210 	addne.w	r2, r4, #16
 800b7f2:	60c3      	str	r3, [r0, #12]
 800b7f4:	bf09      	itett	eq
 800b7f6:	6923      	ldreq	r3, [r4, #16]
 800b7f8:	f100 0310 	addne.w	r3, r0, #16
 800b7fc:	6103      	streq	r3, [r0, #16]
 800b7fe:	6961      	ldreq	r1, [r4, #20]
 800b800:	bf02      	ittt	eq
 800b802:	f104 0218 	addeq.w	r2, r4, #24
 800b806:	f100 0318 	addeq.w	r3, r0, #24
 800b80a:	6141      	streq	r1, [r0, #20]
 800b80c:	e7df      	b.n	800b7ce <_realloc_r+0x2ee>
 800b80e:	4603      	mov	r3, r0
 800b810:	4622      	mov	r2, r4
 800b812:	e7dc      	b.n	800b7ce <_realloc_r+0x2ee>
 800b814:	4621      	mov	r1, r4
 800b816:	f7ff fb15 	bl	800ae44 <memmove>
 800b81a:	e7de      	b.n	800b7da <_realloc_r+0x2fa>
 800b81c:	4637      	mov	r7, r6
 800b81e:	e6c0      	b.n	800b5a2 <_realloc_r+0xc2>
 800b820:	431f      	orrs	r7, r3
 800b822:	606f      	str	r7, [r5, #4]
 800b824:	6853      	ldr	r3, [r2, #4]
 800b826:	f043 0301 	orr.w	r3, r3, #1
 800b82a:	6053      	str	r3, [r2, #4]
 800b82c:	e756      	b.n	800b6dc <_realloc_r+0x1fc>
 800b82e:	bf00      	nop

0800b830 <frexp>:
 800b830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b832:	4617      	mov	r7, r2
 800b834:	2200      	movs	r2, #0
 800b836:	603a      	str	r2, [r7, #0]
 800b838:	4a14      	ldr	r2, [pc, #80]	; (800b88c <frexp+0x5c>)
 800b83a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b83e:	4296      	cmp	r6, r2
 800b840:	4604      	mov	r4, r0
 800b842:	460d      	mov	r5, r1
 800b844:	460b      	mov	r3, r1
 800b846:	dc1e      	bgt.n	800b886 <frexp+0x56>
 800b848:	4602      	mov	r2, r0
 800b84a:	4332      	orrs	r2, r6
 800b84c:	d01b      	beq.n	800b886 <frexp+0x56>
 800b84e:	4a10      	ldr	r2, [pc, #64]	; (800b890 <frexp+0x60>)
 800b850:	400a      	ands	r2, r1
 800b852:	b952      	cbnz	r2, 800b86a <frexp+0x3a>
 800b854:	2200      	movs	r2, #0
 800b856:	4b0f      	ldr	r3, [pc, #60]	; (800b894 <frexp+0x64>)
 800b858:	f7f4 fe3e 	bl	80004d8 <__aeabi_dmul>
 800b85c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800b860:	4604      	mov	r4, r0
 800b862:	460b      	mov	r3, r1
 800b864:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b868:	603a      	str	r2, [r7, #0]
 800b86a:	683a      	ldr	r2, [r7, #0]
 800b86c:	1536      	asrs	r6, r6, #20
 800b86e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b872:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800b876:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b87a:	4416      	add	r6, r2
 800b87c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b880:	603e      	str	r6, [r7, #0]
 800b882:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b886:	4620      	mov	r0, r4
 800b888:	4629      	mov	r1, r5
 800b88a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b88c:	7fefffff 	.word	0x7fefffff
 800b890:	7ff00000 	.word	0x7ff00000
 800b894:	43500000 	.word	0x43500000

0800b898 <__sread>:
 800b898:	b510      	push	{r4, lr}
 800b89a:	460c      	mov	r4, r1
 800b89c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8a0:	f000 ffa4 	bl	800c7ec <_read_r>
 800b8a4:	2800      	cmp	r0, #0
 800b8a6:	bfab      	itete	ge
 800b8a8:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800b8aa:	89a3      	ldrhlt	r3, [r4, #12]
 800b8ac:	181b      	addge	r3, r3, r0
 800b8ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b8b2:	bfac      	ite	ge
 800b8b4:	6523      	strge	r3, [r4, #80]	; 0x50
 800b8b6:	81a3      	strhlt	r3, [r4, #12]
 800b8b8:	bd10      	pop	{r4, pc}

0800b8ba <__swrite>:
 800b8ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8be:	461f      	mov	r7, r3
 800b8c0:	898b      	ldrh	r3, [r1, #12]
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	05db      	lsls	r3, r3, #23
 800b8c6:	460c      	mov	r4, r1
 800b8c8:	4616      	mov	r6, r2
 800b8ca:	d505      	bpl.n	800b8d8 <__swrite+0x1e>
 800b8cc:	2302      	movs	r3, #2
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8d4:	f000 ff66 	bl	800c7a4 <_lseek_r>
 800b8d8:	89a3      	ldrh	r3, [r4, #12]
 800b8da:	4632      	mov	r2, r6
 800b8dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8e0:	81a3      	strh	r3, [r4, #12]
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	463b      	mov	r3, r7
 800b8e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ee:	f000 bda5 	b.w	800c43c <_write_r>

0800b8f2 <__sseek>:
 800b8f2:	b510      	push	{r4, lr}
 800b8f4:	460c      	mov	r4, r1
 800b8f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8fa:	f000 ff53 	bl	800c7a4 <_lseek_r>
 800b8fe:	1c43      	adds	r3, r0, #1
 800b900:	89a3      	ldrh	r3, [r4, #12]
 800b902:	bf15      	itete	ne
 800b904:	6520      	strne	r0, [r4, #80]	; 0x50
 800b906:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b90a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b90e:	81a3      	strheq	r3, [r4, #12]
 800b910:	bf18      	it	ne
 800b912:	81a3      	strhne	r3, [r4, #12]
 800b914:	bd10      	pop	{r4, pc}

0800b916 <__sclose>:
 800b916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b91a:	f000 be37 	b.w	800c58c <_close_r>

0800b91e <strncpy>:
 800b91e:	4603      	mov	r3, r0
 800b920:	b510      	push	{r4, lr}
 800b922:	3901      	subs	r1, #1
 800b924:	b132      	cbz	r2, 800b934 <strncpy+0x16>
 800b926:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b92a:	3a01      	subs	r2, #1
 800b92c:	f803 4b01 	strb.w	r4, [r3], #1
 800b930:	2c00      	cmp	r4, #0
 800b932:	d1f7      	bne.n	800b924 <strncpy+0x6>
 800b934:	2100      	movs	r1, #0
 800b936:	441a      	add	r2, r3
 800b938:	4293      	cmp	r3, r2
 800b93a:	d100      	bne.n	800b93e <strncpy+0x20>
 800b93c:	bd10      	pop	{r4, pc}
 800b93e:	f803 1b01 	strb.w	r1, [r3], #1
 800b942:	e7f9      	b.n	800b938 <strncpy+0x1a>

0800b944 <__ssprint_r>:
 800b944:	6893      	ldr	r3, [r2, #8]
 800b946:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94a:	4680      	mov	r8, r0
 800b94c:	460c      	mov	r4, r1
 800b94e:	4617      	mov	r7, r2
 800b950:	2b00      	cmp	r3, #0
 800b952:	d061      	beq.n	800ba18 <__ssprint_r+0xd4>
 800b954:	2300      	movs	r3, #0
 800b956:	469b      	mov	fp, r3
 800b958:	f8d2 a000 	ldr.w	sl, [r2]
 800b95c:	9301      	str	r3, [sp, #4]
 800b95e:	f1bb 0f00 	cmp.w	fp, #0
 800b962:	d02b      	beq.n	800b9bc <__ssprint_r+0x78>
 800b964:	68a6      	ldr	r6, [r4, #8]
 800b966:	455e      	cmp	r6, fp
 800b968:	d844      	bhi.n	800b9f4 <__ssprint_r+0xb0>
 800b96a:	89a2      	ldrh	r2, [r4, #12]
 800b96c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b970:	d03e      	beq.n	800b9f0 <__ssprint_r+0xac>
 800b972:	6820      	ldr	r0, [r4, #0]
 800b974:	6921      	ldr	r1, [r4, #16]
 800b976:	6965      	ldr	r5, [r4, #20]
 800b978:	eba0 0901 	sub.w	r9, r0, r1
 800b97c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b980:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b984:	f109 0001 	add.w	r0, r9, #1
 800b988:	106d      	asrs	r5, r5, #1
 800b98a:	4458      	add	r0, fp
 800b98c:	4285      	cmp	r5, r0
 800b98e:	bf38      	it	cc
 800b990:	4605      	movcc	r5, r0
 800b992:	0553      	lsls	r3, r2, #21
 800b994:	d545      	bpl.n	800ba22 <__ssprint_r+0xde>
 800b996:	4629      	mov	r1, r5
 800b998:	4640      	mov	r0, r8
 800b99a:	f7fa ffd7 	bl	800694c <_malloc_r>
 800b99e:	4606      	mov	r6, r0
 800b9a0:	b9a0      	cbnz	r0, 800b9cc <__ssprint_r+0x88>
 800b9a2:	230c      	movs	r3, #12
 800b9a4:	f8c8 3000 	str.w	r3, [r8]
 800b9a8:	89a3      	ldrh	r3, [r4, #12]
 800b9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9b2:	81a3      	strh	r3, [r4, #12]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800b9ba:	e02f      	b.n	800ba1c <__ssprint_r+0xd8>
 800b9bc:	f8da 3000 	ldr.w	r3, [sl]
 800b9c0:	f8da b004 	ldr.w	fp, [sl, #4]
 800b9c4:	9301      	str	r3, [sp, #4]
 800b9c6:	f10a 0a08 	add.w	sl, sl, #8
 800b9ca:	e7c8      	b.n	800b95e <__ssprint_r+0x1a>
 800b9cc:	464a      	mov	r2, r9
 800b9ce:	6921      	ldr	r1, [r4, #16]
 800b9d0:	f7ff fa2a 	bl	800ae28 <memcpy>
 800b9d4:	89a2      	ldrh	r2, [r4, #12]
 800b9d6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b9da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b9de:	81a2      	strh	r2, [r4, #12]
 800b9e0:	6126      	str	r6, [r4, #16]
 800b9e2:	444e      	add	r6, r9
 800b9e4:	6026      	str	r6, [r4, #0]
 800b9e6:	465e      	mov	r6, fp
 800b9e8:	6165      	str	r5, [r4, #20]
 800b9ea:	eba5 0509 	sub.w	r5, r5, r9
 800b9ee:	60a5      	str	r5, [r4, #8]
 800b9f0:	455e      	cmp	r6, fp
 800b9f2:	d900      	bls.n	800b9f6 <__ssprint_r+0xb2>
 800b9f4:	465e      	mov	r6, fp
 800b9f6:	4632      	mov	r2, r6
 800b9f8:	9901      	ldr	r1, [sp, #4]
 800b9fa:	6820      	ldr	r0, [r4, #0]
 800b9fc:	f7ff fa22 	bl	800ae44 <memmove>
 800ba00:	68a2      	ldr	r2, [r4, #8]
 800ba02:	1b92      	subs	r2, r2, r6
 800ba04:	60a2      	str	r2, [r4, #8]
 800ba06:	6822      	ldr	r2, [r4, #0]
 800ba08:	4432      	add	r2, r6
 800ba0a:	6022      	str	r2, [r4, #0]
 800ba0c:	68ba      	ldr	r2, [r7, #8]
 800ba0e:	eba2 030b 	sub.w	r3, r2, fp
 800ba12:	60bb      	str	r3, [r7, #8]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d1d1      	bne.n	800b9bc <__ssprint_r+0x78>
 800ba18:	2000      	movs	r0, #0
 800ba1a:	6078      	str	r0, [r7, #4]
 800ba1c:	b003      	add	sp, #12
 800ba1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba22:	462a      	mov	r2, r5
 800ba24:	4640      	mov	r0, r8
 800ba26:	f7ff fd5b 	bl	800b4e0 <_realloc_r>
 800ba2a:	4606      	mov	r6, r0
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	d1d7      	bne.n	800b9e0 <__ssprint_r+0x9c>
 800ba30:	4640      	mov	r0, r8
 800ba32:	6921      	ldr	r1, [r4, #16]
 800ba34:	f7fe ff4e 	bl	800a8d4 <_free_r>
 800ba38:	e7b3      	b.n	800b9a2 <__ssprint_r+0x5e>

0800ba3a <__sprint_r>:
 800ba3a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba3e:	6893      	ldr	r3, [r2, #8]
 800ba40:	4680      	mov	r8, r0
 800ba42:	460f      	mov	r7, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	b91b      	cbnz	r3, 800ba50 <__sprint_r+0x16>
 800ba48:	4618      	mov	r0, r3
 800ba4a:	6053      	str	r3, [r2, #4]
 800ba4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba50:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ba52:	049d      	lsls	r5, r3, #18
 800ba54:	d520      	bpl.n	800ba98 <__sprint_r+0x5e>
 800ba56:	6815      	ldr	r5, [r2, #0]
 800ba58:	3508      	adds	r5, #8
 800ba5a:	f04f 0900 	mov.w	r9, #0
 800ba5e:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800ba62:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800ba66:	45ca      	cmp	sl, r9
 800ba68:	dc0b      	bgt.n	800ba82 <__sprint_r+0x48>
 800ba6a:	68a0      	ldr	r0, [r4, #8]
 800ba6c:	f026 0603 	bic.w	r6, r6, #3
 800ba70:	1b80      	subs	r0, r0, r6
 800ba72:	60a0      	str	r0, [r4, #8]
 800ba74:	3508      	adds	r5, #8
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d1ef      	bne.n	800ba5a <__sprint_r+0x20>
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800ba80:	e7e4      	b.n	800ba4c <__sprint_r+0x12>
 800ba82:	463a      	mov	r2, r7
 800ba84:	4640      	mov	r0, r8
 800ba86:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ba8a:	f000 fe3a 	bl	800c702 <_fputwc_r>
 800ba8e:	1c43      	adds	r3, r0, #1
 800ba90:	d0f3      	beq.n	800ba7a <__sprint_r+0x40>
 800ba92:	f109 0901 	add.w	r9, r9, #1
 800ba96:	e7e6      	b.n	800ba66 <__sprint_r+0x2c>
 800ba98:	f7fe ffdc 	bl	800aa54 <__sfvwrite_r>
 800ba9c:	e7ed      	b.n	800ba7a <__sprint_r+0x40>
	...

0800baa0 <_vfiprintf_r>:
 800baa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa4:	b0bb      	sub	sp, #236	; 0xec
 800baa6:	460f      	mov	r7, r1
 800baa8:	461d      	mov	r5, r3
 800baaa:	461c      	mov	r4, r3
 800baac:	4681      	mov	r9, r0
 800baae:	9202      	str	r2, [sp, #8]
 800bab0:	b118      	cbz	r0, 800baba <_vfiprintf_r+0x1a>
 800bab2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bab4:	b90b      	cbnz	r3, 800baba <_vfiprintf_r+0x1a>
 800bab6:	f7fe fe7d 	bl	800a7b4 <__sinit>
 800baba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800babc:	07d8      	lsls	r0, r3, #31
 800babe:	d405      	bmi.n	800bacc <_vfiprintf_r+0x2c>
 800bac0:	89bb      	ldrh	r3, [r7, #12]
 800bac2:	0599      	lsls	r1, r3, #22
 800bac4:	d402      	bmi.n	800bacc <_vfiprintf_r+0x2c>
 800bac6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bac8:	f7ff f932 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800bacc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800bad0:	049a      	lsls	r2, r3, #18
 800bad2:	d406      	bmi.n	800bae2 <_vfiprintf_r+0x42>
 800bad4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bad8:	81bb      	strh	r3, [r7, #12]
 800bada:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800badc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bae0:	667b      	str	r3, [r7, #100]	; 0x64
 800bae2:	89bb      	ldrh	r3, [r7, #12]
 800bae4:	071e      	lsls	r6, r3, #28
 800bae6:	d501      	bpl.n	800baec <_vfiprintf_r+0x4c>
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	b9ab      	cbnz	r3, 800bb18 <_vfiprintf_r+0x78>
 800baec:	4639      	mov	r1, r7
 800baee:	4648      	mov	r0, r9
 800baf0:	f7fd fec0 	bl	8009874 <__swsetup_r>
 800baf4:	b180      	cbz	r0, 800bb18 <_vfiprintf_r+0x78>
 800baf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800baf8:	07d8      	lsls	r0, r3, #31
 800bafa:	d506      	bpl.n	800bb0a <_vfiprintf_r+0x6a>
 800bafc:	f04f 33ff 	mov.w	r3, #4294967295
 800bb00:	9303      	str	r3, [sp, #12]
 800bb02:	9803      	ldr	r0, [sp, #12]
 800bb04:	b03b      	add	sp, #236	; 0xec
 800bb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb0a:	89bb      	ldrh	r3, [r7, #12]
 800bb0c:	0599      	lsls	r1, r3, #22
 800bb0e:	d4f5      	bmi.n	800bafc <_vfiprintf_r+0x5c>
 800bb10:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bb12:	f7ff f90e 	bl	800ad32 <__retarget_lock_release_recursive>
 800bb16:	e7f1      	b.n	800bafc <_vfiprintf_r+0x5c>
 800bb18:	89bb      	ldrh	r3, [r7, #12]
 800bb1a:	f003 021a 	and.w	r2, r3, #26
 800bb1e:	2a0a      	cmp	r2, #10
 800bb20:	d114      	bne.n	800bb4c <_vfiprintf_r+0xac>
 800bb22:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800bb26:	2a00      	cmp	r2, #0
 800bb28:	db10      	blt.n	800bb4c <_vfiprintf_r+0xac>
 800bb2a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800bb2c:	07d2      	lsls	r2, r2, #31
 800bb2e:	d404      	bmi.n	800bb3a <_vfiprintf_r+0x9a>
 800bb30:	059e      	lsls	r6, r3, #22
 800bb32:	d402      	bmi.n	800bb3a <_vfiprintf_r+0x9a>
 800bb34:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bb36:	f7ff f8fc 	bl	800ad32 <__retarget_lock_release_recursive>
 800bb3a:	462b      	mov	r3, r5
 800bb3c:	4639      	mov	r1, r7
 800bb3e:	4648      	mov	r0, r9
 800bb40:	9a02      	ldr	r2, [sp, #8]
 800bb42:	b03b      	add	sp, #236	; 0xec
 800bb44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb48:	f000 bc38 	b.w	800c3bc <__sbprintf>
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800bb52:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800bb56:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800bb5a:	ae11      	add	r6, sp, #68	; 0x44
 800bb5c:	960e      	str	r6, [sp, #56]	; 0x38
 800bb5e:	9303      	str	r3, [sp, #12]
 800bb60:	9b02      	ldr	r3, [sp, #8]
 800bb62:	461d      	mov	r5, r3
 800bb64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb68:	b10a      	cbz	r2, 800bb6e <_vfiprintf_r+0xce>
 800bb6a:	2a25      	cmp	r2, #37	; 0x25
 800bb6c:	d1f9      	bne.n	800bb62 <_vfiprintf_r+0xc2>
 800bb6e:	9b02      	ldr	r3, [sp, #8]
 800bb70:	ebb5 0803 	subs.w	r8, r5, r3
 800bb74:	d00d      	beq.n	800bb92 <_vfiprintf_r+0xf2>
 800bb76:	e9c6 3800 	strd	r3, r8, [r6]
 800bb7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb7c:	4443      	add	r3, r8
 800bb7e:	9310      	str	r3, [sp, #64]	; 0x40
 800bb80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb82:	3301      	adds	r3, #1
 800bb84:	2b07      	cmp	r3, #7
 800bb86:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb88:	dc75      	bgt.n	800bc76 <_vfiprintf_r+0x1d6>
 800bb8a:	3608      	adds	r6, #8
 800bb8c:	9b03      	ldr	r3, [sp, #12]
 800bb8e:	4443      	add	r3, r8
 800bb90:	9303      	str	r3, [sp, #12]
 800bb92:	782b      	ldrb	r3, [r5, #0]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f000 83d5 	beq.w	800c344 <_vfiprintf_r+0x8a4>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	f04f 31ff 	mov.w	r1, #4294967295
 800bba0:	469a      	mov	sl, r3
 800bba2:	1c6a      	adds	r2, r5, #1
 800bba4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800bba8:	9101      	str	r1, [sp, #4]
 800bbaa:	9304      	str	r3, [sp, #16]
 800bbac:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bbb0:	9202      	str	r2, [sp, #8]
 800bbb2:	f1a3 0220 	sub.w	r2, r3, #32
 800bbb6:	2a5a      	cmp	r2, #90	; 0x5a
 800bbb8:	f200 831d 	bhi.w	800c1f6 <_vfiprintf_r+0x756>
 800bbbc:	e8df f012 	tbh	[pc, r2, lsl #1]
 800bbc0:	031b009a 	.word	0x031b009a
 800bbc4:	00a2031b 	.word	0x00a2031b
 800bbc8:	031b031b 	.word	0x031b031b
 800bbcc:	0082031b 	.word	0x0082031b
 800bbd0:	031b031b 	.word	0x031b031b
 800bbd4:	00af00a5 	.word	0x00af00a5
 800bbd8:	00ac031b 	.word	0x00ac031b
 800bbdc:	031b00b1 	.word	0x031b00b1
 800bbe0:	00cf00cc 	.word	0x00cf00cc
 800bbe4:	00cf00cf 	.word	0x00cf00cf
 800bbe8:	00cf00cf 	.word	0x00cf00cf
 800bbec:	00cf00cf 	.word	0x00cf00cf
 800bbf0:	00cf00cf 	.word	0x00cf00cf
 800bbf4:	031b031b 	.word	0x031b031b
 800bbf8:	031b031b 	.word	0x031b031b
 800bbfc:	031b031b 	.word	0x031b031b
 800bc00:	031b031b 	.word	0x031b031b
 800bc04:	00f9031b 	.word	0x00f9031b
 800bc08:	031b0107 	.word	0x031b0107
 800bc0c:	031b031b 	.word	0x031b031b
 800bc10:	031b031b 	.word	0x031b031b
 800bc14:	031b031b 	.word	0x031b031b
 800bc18:	031b031b 	.word	0x031b031b
 800bc1c:	0156031b 	.word	0x0156031b
 800bc20:	031b031b 	.word	0x031b031b
 800bc24:	01a0031b 	.word	0x01a0031b
 800bc28:	027d031b 	.word	0x027d031b
 800bc2c:	031b031b 	.word	0x031b031b
 800bc30:	031b029d 	.word	0x031b029d
 800bc34:	031b031b 	.word	0x031b031b
 800bc38:	031b031b 	.word	0x031b031b
 800bc3c:	031b031b 	.word	0x031b031b
 800bc40:	031b031b 	.word	0x031b031b
 800bc44:	00f9031b 	.word	0x00f9031b
 800bc48:	031b0109 	.word	0x031b0109
 800bc4c:	031b031b 	.word	0x031b031b
 800bc50:	010900df 	.word	0x010900df
 800bc54:	031b00f3 	.word	0x031b00f3
 800bc58:	031b00ec 	.word	0x031b00ec
 800bc5c:	01580134 	.word	0x01580134
 800bc60:	00f3018d 	.word	0x00f3018d
 800bc64:	01a0031b 	.word	0x01a0031b
 800bc68:	027f0098 	.word	0x027f0098
 800bc6c:	031b031b 	.word	0x031b031b
 800bc70:	031b0065 	.word	0x031b0065
 800bc74:	0098      	.short	0x0098
 800bc76:	4639      	mov	r1, r7
 800bc78:	4648      	mov	r0, r9
 800bc7a:	aa0e      	add	r2, sp, #56	; 0x38
 800bc7c:	f7ff fedd 	bl	800ba3a <__sprint_r>
 800bc80:	2800      	cmp	r0, #0
 800bc82:	f040 833e 	bne.w	800c302 <_vfiprintf_r+0x862>
 800bc86:	ae11      	add	r6, sp, #68	; 0x44
 800bc88:	e780      	b.n	800bb8c <_vfiprintf_r+0xec>
 800bc8a:	4a9c      	ldr	r2, [pc, #624]	; (800befc <_vfiprintf_r+0x45c>)
 800bc8c:	9206      	str	r2, [sp, #24]
 800bc8e:	f01a 0220 	ands.w	r2, sl, #32
 800bc92:	f000 8234 	beq.w	800c0fe <_vfiprintf_r+0x65e>
 800bc96:	3407      	adds	r4, #7
 800bc98:	f024 0207 	bic.w	r2, r4, #7
 800bc9c:	4693      	mov	fp, r2
 800bc9e:	6855      	ldr	r5, [r2, #4]
 800bca0:	f85b 4b08 	ldr.w	r4, [fp], #8
 800bca4:	f01a 0f01 	tst.w	sl, #1
 800bca8:	d009      	beq.n	800bcbe <_vfiprintf_r+0x21e>
 800bcaa:	ea54 0205 	orrs.w	r2, r4, r5
 800bcae:	bf1f      	itttt	ne
 800bcb0:	2230      	movne	r2, #48	; 0x30
 800bcb2:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800bcb6:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800bcba:	f04a 0a02 	orrne.w	sl, sl, #2
 800bcbe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800bcc2:	e118      	b.n	800bef6 <_vfiprintf_r+0x456>
 800bcc4:	4648      	mov	r0, r9
 800bcc6:	f7ff f82d 	bl	800ad24 <_localeconv_r>
 800bcca:	6843      	ldr	r3, [r0, #4]
 800bccc:	4618      	mov	r0, r3
 800bcce:	9309      	str	r3, [sp, #36]	; 0x24
 800bcd0:	f7f4 fa3e 	bl	8000150 <strlen>
 800bcd4:	9008      	str	r0, [sp, #32]
 800bcd6:	4648      	mov	r0, r9
 800bcd8:	f7ff f824 	bl	800ad24 <_localeconv_r>
 800bcdc:	6883      	ldr	r3, [r0, #8]
 800bcde:	9307      	str	r3, [sp, #28]
 800bce0:	9b08      	ldr	r3, [sp, #32]
 800bce2:	b12b      	cbz	r3, 800bcf0 <_vfiprintf_r+0x250>
 800bce4:	9b07      	ldr	r3, [sp, #28]
 800bce6:	b11b      	cbz	r3, 800bcf0 <_vfiprintf_r+0x250>
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	b10b      	cbz	r3, 800bcf0 <_vfiprintf_r+0x250>
 800bcec:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800bcf0:	9a02      	ldr	r2, [sp, #8]
 800bcf2:	e75b      	b.n	800bbac <_vfiprintf_r+0x10c>
 800bcf4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d1f9      	bne.n	800bcf0 <_vfiprintf_r+0x250>
 800bcfc:	2320      	movs	r3, #32
 800bcfe:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800bd02:	e7f5      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd04:	f04a 0a01 	orr.w	sl, sl, #1
 800bd08:	e7f2      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd0a:	f854 3b04 	ldr.w	r3, [r4], #4
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	9304      	str	r3, [sp, #16]
 800bd12:	daed      	bge.n	800bcf0 <_vfiprintf_r+0x250>
 800bd14:	425b      	negs	r3, r3
 800bd16:	9304      	str	r3, [sp, #16]
 800bd18:	f04a 0a04 	orr.w	sl, sl, #4
 800bd1c:	e7e8      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd1e:	232b      	movs	r3, #43	; 0x2b
 800bd20:	e7ed      	b.n	800bcfe <_vfiprintf_r+0x25e>
 800bd22:	9a02      	ldr	r2, [sp, #8]
 800bd24:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd28:	2b2a      	cmp	r3, #42	; 0x2a
 800bd2a:	d112      	bne.n	800bd52 <_vfiprintf_r+0x2b2>
 800bd2c:	f854 0b04 	ldr.w	r0, [r4], #4
 800bd30:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800bd34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bd38:	e7da      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd3a:	200a      	movs	r0, #10
 800bd3c:	9b01      	ldr	r3, [sp, #4]
 800bd3e:	fb00 1303 	mla	r3, r0, r3, r1
 800bd42:	9301      	str	r3, [sp, #4]
 800bd44:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd48:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bd4c:	2909      	cmp	r1, #9
 800bd4e:	d9f4      	bls.n	800bd3a <_vfiprintf_r+0x29a>
 800bd50:	e72e      	b.n	800bbb0 <_vfiprintf_r+0x110>
 800bd52:	2100      	movs	r1, #0
 800bd54:	9101      	str	r1, [sp, #4]
 800bd56:	e7f7      	b.n	800bd48 <_vfiprintf_r+0x2a8>
 800bd58:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800bd5c:	e7c8      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd5e:	2100      	movs	r1, #0
 800bd60:	9a02      	ldr	r2, [sp, #8]
 800bd62:	9104      	str	r1, [sp, #16]
 800bd64:	200a      	movs	r0, #10
 800bd66:	9904      	ldr	r1, [sp, #16]
 800bd68:	3b30      	subs	r3, #48	; 0x30
 800bd6a:	fb00 3301 	mla	r3, r0, r1, r3
 800bd6e:	9304      	str	r3, [sp, #16]
 800bd70:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd74:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bd78:	2909      	cmp	r1, #9
 800bd7a:	d9f3      	bls.n	800bd64 <_vfiprintf_r+0x2c4>
 800bd7c:	e718      	b.n	800bbb0 <_vfiprintf_r+0x110>
 800bd7e:	9b02      	ldr	r3, [sp, #8]
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2b68      	cmp	r3, #104	; 0x68
 800bd84:	bf01      	itttt	eq
 800bd86:	9b02      	ldreq	r3, [sp, #8]
 800bd88:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800bd8c:	3301      	addeq	r3, #1
 800bd8e:	9302      	streq	r3, [sp, #8]
 800bd90:	bf18      	it	ne
 800bd92:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800bd96:	e7ab      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bd98:	9b02      	ldr	r3, [sp, #8]
 800bd9a:	781b      	ldrb	r3, [r3, #0]
 800bd9c:	2b6c      	cmp	r3, #108	; 0x6c
 800bd9e:	d105      	bne.n	800bdac <_vfiprintf_r+0x30c>
 800bda0:	9b02      	ldr	r3, [sp, #8]
 800bda2:	3301      	adds	r3, #1
 800bda4:	9302      	str	r3, [sp, #8]
 800bda6:	f04a 0a20 	orr.w	sl, sl, #32
 800bdaa:	e7a1      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bdac:	f04a 0a10 	orr.w	sl, sl, #16
 800bdb0:	e79e      	b.n	800bcf0 <_vfiprintf_r+0x250>
 800bdb2:	46a3      	mov	fp, r4
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	f85b 3b04 	ldr.w	r3, [fp], #4
 800bdba:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bdbe:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	460d      	mov	r5, r1
 800bdc6:	9301      	str	r3, [sp, #4]
 800bdc8:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800bdcc:	e0ad      	b.n	800bf2a <_vfiprintf_r+0x48a>
 800bdce:	f04a 0a10 	orr.w	sl, sl, #16
 800bdd2:	f01a 0f20 	tst.w	sl, #32
 800bdd6:	d010      	beq.n	800bdfa <_vfiprintf_r+0x35a>
 800bdd8:	3407      	adds	r4, #7
 800bdda:	f024 0307 	bic.w	r3, r4, #7
 800bdde:	469b      	mov	fp, r3
 800bde0:	685d      	ldr	r5, [r3, #4]
 800bde2:	f85b 4b08 	ldr.w	r4, [fp], #8
 800bde6:	2d00      	cmp	r5, #0
 800bde8:	da05      	bge.n	800bdf6 <_vfiprintf_r+0x356>
 800bdea:	232d      	movs	r3, #45	; 0x2d
 800bdec:	4264      	negs	r4, r4
 800bdee:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800bdf2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e04a      	b.n	800be90 <_vfiprintf_r+0x3f0>
 800bdfa:	46a3      	mov	fp, r4
 800bdfc:	f01a 0f10 	tst.w	sl, #16
 800be00:	f85b 5b04 	ldr.w	r5, [fp], #4
 800be04:	d002      	beq.n	800be0c <_vfiprintf_r+0x36c>
 800be06:	462c      	mov	r4, r5
 800be08:	17ed      	asrs	r5, r5, #31
 800be0a:	e7ec      	b.n	800bde6 <_vfiprintf_r+0x346>
 800be0c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800be10:	d003      	beq.n	800be1a <_vfiprintf_r+0x37a>
 800be12:	b22c      	sxth	r4, r5
 800be14:	f345 35c0 	sbfx	r5, r5, #15, #1
 800be18:	e7e5      	b.n	800bde6 <_vfiprintf_r+0x346>
 800be1a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800be1e:	d0f2      	beq.n	800be06 <_vfiprintf_r+0x366>
 800be20:	b26c      	sxtb	r4, r5
 800be22:	f345 15c0 	sbfx	r5, r5, #7, #1
 800be26:	e7de      	b.n	800bde6 <_vfiprintf_r+0x346>
 800be28:	f01a 0f20 	tst.w	sl, #32
 800be2c:	f104 0b04 	add.w	fp, r4, #4
 800be30:	d007      	beq.n	800be42 <_vfiprintf_r+0x3a2>
 800be32:	9a03      	ldr	r2, [sp, #12]
 800be34:	6823      	ldr	r3, [r4, #0]
 800be36:	9903      	ldr	r1, [sp, #12]
 800be38:	17d2      	asrs	r2, r2, #31
 800be3a:	e9c3 1200 	strd	r1, r2, [r3]
 800be3e:	465c      	mov	r4, fp
 800be40:	e68e      	b.n	800bb60 <_vfiprintf_r+0xc0>
 800be42:	f01a 0f10 	tst.w	sl, #16
 800be46:	d003      	beq.n	800be50 <_vfiprintf_r+0x3b0>
 800be48:	6823      	ldr	r3, [r4, #0]
 800be4a:	9a03      	ldr	r2, [sp, #12]
 800be4c:	601a      	str	r2, [r3, #0]
 800be4e:	e7f6      	b.n	800be3e <_vfiprintf_r+0x39e>
 800be50:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800be54:	d003      	beq.n	800be5e <_vfiprintf_r+0x3be>
 800be56:	6823      	ldr	r3, [r4, #0]
 800be58:	9a03      	ldr	r2, [sp, #12]
 800be5a:	801a      	strh	r2, [r3, #0]
 800be5c:	e7ef      	b.n	800be3e <_vfiprintf_r+0x39e>
 800be5e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800be62:	d0f1      	beq.n	800be48 <_vfiprintf_r+0x3a8>
 800be64:	6823      	ldr	r3, [r4, #0]
 800be66:	9a03      	ldr	r2, [sp, #12]
 800be68:	701a      	strb	r2, [r3, #0]
 800be6a:	e7e8      	b.n	800be3e <_vfiprintf_r+0x39e>
 800be6c:	f04a 0a10 	orr.w	sl, sl, #16
 800be70:	f01a 0320 	ands.w	r3, sl, #32
 800be74:	d01f      	beq.n	800beb6 <_vfiprintf_r+0x416>
 800be76:	3407      	adds	r4, #7
 800be78:	f024 0307 	bic.w	r3, r4, #7
 800be7c:	469b      	mov	fp, r3
 800be7e:	685d      	ldr	r5, [r3, #4]
 800be80:	f85b 4b08 	ldr.w	r4, [fp], #8
 800be84:	2300      	movs	r3, #0
 800be86:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800be8a:	2200      	movs	r2, #0
 800be8c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800be90:	9a01      	ldr	r2, [sp, #4]
 800be92:	3201      	adds	r2, #1
 800be94:	f000 8263 	beq.w	800c35e <_vfiprintf_r+0x8be>
 800be98:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800be9c:	9205      	str	r2, [sp, #20]
 800be9e:	ea54 0205 	orrs.w	r2, r4, r5
 800bea2:	f040 8262 	bne.w	800c36a <_vfiprintf_r+0x8ca>
 800bea6:	9a01      	ldr	r2, [sp, #4]
 800bea8:	2a00      	cmp	r2, #0
 800beaa:	f000 8199 	beq.w	800c1e0 <_vfiprintf_r+0x740>
 800beae:	2b01      	cmp	r3, #1
 800beb0:	f040 825e 	bne.w	800c370 <_vfiprintf_r+0x8d0>
 800beb4:	e13a      	b.n	800c12c <_vfiprintf_r+0x68c>
 800beb6:	46a3      	mov	fp, r4
 800beb8:	f01a 0510 	ands.w	r5, sl, #16
 800bebc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bec0:	d001      	beq.n	800bec6 <_vfiprintf_r+0x426>
 800bec2:	461d      	mov	r5, r3
 800bec4:	e7de      	b.n	800be84 <_vfiprintf_r+0x3e4>
 800bec6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800beca:	d001      	beq.n	800bed0 <_vfiprintf_r+0x430>
 800becc:	b2a4      	uxth	r4, r4
 800bece:	e7d9      	b.n	800be84 <_vfiprintf_r+0x3e4>
 800bed0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800bed4:	d0d6      	beq.n	800be84 <_vfiprintf_r+0x3e4>
 800bed6:	b2e4      	uxtb	r4, r4
 800bed8:	e7f3      	b.n	800bec2 <_vfiprintf_r+0x422>
 800beda:	2330      	movs	r3, #48	; 0x30
 800bedc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 800bee0:	2378      	movs	r3, #120	; 0x78
 800bee2:	46a3      	mov	fp, r4
 800bee4:	2500      	movs	r5, #0
 800bee6:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 800beea:	4b04      	ldr	r3, [pc, #16]	; (800befc <_vfiprintf_r+0x45c>)
 800beec:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bef0:	f04a 0a02 	orr.w	sl, sl, #2
 800bef4:	9306      	str	r3, [sp, #24]
 800bef6:	2302      	movs	r3, #2
 800bef8:	e7c7      	b.n	800be8a <_vfiprintf_r+0x3ea>
 800befa:	bf00      	nop
 800befc:	0800ddd0 	.word	0x0800ddd0
 800bf00:	46a3      	mov	fp, r4
 800bf02:	2500      	movs	r5, #0
 800bf04:	9b01      	ldr	r3, [sp, #4]
 800bf06:	f85b 8b04 	ldr.w	r8, [fp], #4
 800bf0a:	1c5c      	adds	r4, r3, #1
 800bf0c:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800bf10:	f000 80ce 	beq.w	800c0b0 <_vfiprintf_r+0x610>
 800bf14:	461a      	mov	r2, r3
 800bf16:	4629      	mov	r1, r5
 800bf18:	4640      	mov	r0, r8
 800bf1a:	f7fe ff77 	bl	800ae0c <memchr>
 800bf1e:	2800      	cmp	r0, #0
 800bf20:	f000 8173 	beq.w	800c20a <_vfiprintf_r+0x76a>
 800bf24:	eba0 0308 	sub.w	r3, r0, r8
 800bf28:	9301      	str	r3, [sp, #4]
 800bf2a:	9b01      	ldr	r3, [sp, #4]
 800bf2c:	42ab      	cmp	r3, r5
 800bf2e:	bfb8      	it	lt
 800bf30:	462b      	movlt	r3, r5
 800bf32:	9305      	str	r3, [sp, #20]
 800bf34:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bf38:	b113      	cbz	r3, 800bf40 <_vfiprintf_r+0x4a0>
 800bf3a:	9b05      	ldr	r3, [sp, #20]
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	9305      	str	r3, [sp, #20]
 800bf40:	f01a 0302 	ands.w	r3, sl, #2
 800bf44:	930a      	str	r3, [sp, #40]	; 0x28
 800bf46:	bf1e      	ittt	ne
 800bf48:	9b05      	ldrne	r3, [sp, #20]
 800bf4a:	3302      	addne	r3, #2
 800bf4c:	9305      	strne	r3, [sp, #20]
 800bf4e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800bf52:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf54:	d11f      	bne.n	800bf96 <_vfiprintf_r+0x4f6>
 800bf56:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bf5a:	1a9c      	subs	r4, r3, r2
 800bf5c:	2c00      	cmp	r4, #0
 800bf5e:	dd1a      	ble.n	800bf96 <_vfiprintf_r+0x4f6>
 800bf60:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bf64:	48aa      	ldr	r0, [pc, #680]	; (800c210 <_vfiprintf_r+0x770>)
 800bf66:	2c10      	cmp	r4, #16
 800bf68:	f103 0301 	add.w	r3, r3, #1
 800bf6c:	f106 0108 	add.w	r1, r6, #8
 800bf70:	6030      	str	r0, [r6, #0]
 800bf72:	f300 8153 	bgt.w	800c21c <_vfiprintf_r+0x77c>
 800bf76:	6074      	str	r4, [r6, #4]
 800bf78:	2b07      	cmp	r3, #7
 800bf7a:	4414      	add	r4, r2
 800bf7c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bf80:	f340 815e 	ble.w	800c240 <_vfiprintf_r+0x7a0>
 800bf84:	4639      	mov	r1, r7
 800bf86:	4648      	mov	r0, r9
 800bf88:	aa0e      	add	r2, sp, #56	; 0x38
 800bf8a:	f7ff fd56 	bl	800ba3a <__sprint_r>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	f040 81b7 	bne.w	800c302 <_vfiprintf_r+0x862>
 800bf94:	ae11      	add	r6, sp, #68	; 0x44
 800bf96:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bf9a:	b173      	cbz	r3, 800bfba <_vfiprintf_r+0x51a>
 800bf9c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bfa0:	6032      	str	r2, [r6, #0]
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bfa6:	6072      	str	r2, [r6, #4]
 800bfa8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bfaa:	3301      	adds	r3, #1
 800bfac:	3201      	adds	r2, #1
 800bfae:	2b07      	cmp	r3, #7
 800bfb0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bfb4:	f300 8146 	bgt.w	800c244 <_vfiprintf_r+0x7a4>
 800bfb8:	3608      	adds	r6, #8
 800bfba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfbc:	b16b      	cbz	r3, 800bfda <_vfiprintf_r+0x53a>
 800bfbe:	aa0d      	add	r2, sp, #52	; 0x34
 800bfc0:	6032      	str	r2, [r6, #0]
 800bfc2:	2202      	movs	r2, #2
 800bfc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bfc6:	6072      	str	r2, [r6, #4]
 800bfc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bfca:	3301      	adds	r3, #1
 800bfcc:	3202      	adds	r2, #2
 800bfce:	2b07      	cmp	r3, #7
 800bfd0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bfd4:	f300 813f 	bgt.w	800c256 <_vfiprintf_r+0x7b6>
 800bfd8:	3608      	adds	r6, #8
 800bfda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfdc:	2b80      	cmp	r3, #128	; 0x80
 800bfde:	d11f      	bne.n	800c020 <_vfiprintf_r+0x580>
 800bfe0:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bfe4:	1a9c      	subs	r4, r3, r2
 800bfe6:	2c00      	cmp	r4, #0
 800bfe8:	dd1a      	ble.n	800c020 <_vfiprintf_r+0x580>
 800bfea:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bfee:	4889      	ldr	r0, [pc, #548]	; (800c214 <_vfiprintf_r+0x774>)
 800bff0:	2c10      	cmp	r4, #16
 800bff2:	f103 0301 	add.w	r3, r3, #1
 800bff6:	f106 0108 	add.w	r1, r6, #8
 800bffa:	6030      	str	r0, [r6, #0]
 800bffc:	f300 8134 	bgt.w	800c268 <_vfiprintf_r+0x7c8>
 800c000:	6074      	str	r4, [r6, #4]
 800c002:	2b07      	cmp	r3, #7
 800c004:	4414      	add	r4, r2
 800c006:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c00a:	f340 813f 	ble.w	800c28c <_vfiprintf_r+0x7ec>
 800c00e:	4639      	mov	r1, r7
 800c010:	4648      	mov	r0, r9
 800c012:	aa0e      	add	r2, sp, #56	; 0x38
 800c014:	f7ff fd11 	bl	800ba3a <__sprint_r>
 800c018:	2800      	cmp	r0, #0
 800c01a:	f040 8172 	bne.w	800c302 <_vfiprintf_r+0x862>
 800c01e:	ae11      	add	r6, sp, #68	; 0x44
 800c020:	9b01      	ldr	r3, [sp, #4]
 800c022:	1aec      	subs	r4, r5, r3
 800c024:	2c00      	cmp	r4, #0
 800c026:	dd1a      	ble.n	800c05e <_vfiprintf_r+0x5be>
 800c028:	4d7a      	ldr	r5, [pc, #488]	; (800c214 <_vfiprintf_r+0x774>)
 800c02a:	2c10      	cmp	r4, #16
 800c02c:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800c030:	f106 0208 	add.w	r2, r6, #8
 800c034:	f103 0301 	add.w	r3, r3, #1
 800c038:	6035      	str	r5, [r6, #0]
 800c03a:	f300 8129 	bgt.w	800c290 <_vfiprintf_r+0x7f0>
 800c03e:	6074      	str	r4, [r6, #4]
 800c040:	2b07      	cmp	r3, #7
 800c042:	440c      	add	r4, r1
 800c044:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c048:	f340 8133 	ble.w	800c2b2 <_vfiprintf_r+0x812>
 800c04c:	4639      	mov	r1, r7
 800c04e:	4648      	mov	r0, r9
 800c050:	aa0e      	add	r2, sp, #56	; 0x38
 800c052:	f7ff fcf2 	bl	800ba3a <__sprint_r>
 800c056:	2800      	cmp	r0, #0
 800c058:	f040 8153 	bne.w	800c302 <_vfiprintf_r+0x862>
 800c05c:	ae11      	add	r6, sp, #68	; 0x44
 800c05e:	9b01      	ldr	r3, [sp, #4]
 800c060:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c062:	6073      	str	r3, [r6, #4]
 800c064:	4418      	add	r0, r3
 800c066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c068:	f8c6 8000 	str.w	r8, [r6]
 800c06c:	3301      	adds	r3, #1
 800c06e:	2b07      	cmp	r3, #7
 800c070:	9010      	str	r0, [sp, #64]	; 0x40
 800c072:	930f      	str	r3, [sp, #60]	; 0x3c
 800c074:	f300 811f 	bgt.w	800c2b6 <_vfiprintf_r+0x816>
 800c078:	f106 0308 	add.w	r3, r6, #8
 800c07c:	f01a 0f04 	tst.w	sl, #4
 800c080:	f040 8121 	bne.w	800c2c6 <_vfiprintf_r+0x826>
 800c084:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c088:	9905      	ldr	r1, [sp, #20]
 800c08a:	428a      	cmp	r2, r1
 800c08c:	bfac      	ite	ge
 800c08e:	189b      	addge	r3, r3, r2
 800c090:	185b      	addlt	r3, r3, r1
 800c092:	9303      	str	r3, [sp, #12]
 800c094:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c096:	b13b      	cbz	r3, 800c0a8 <_vfiprintf_r+0x608>
 800c098:	4639      	mov	r1, r7
 800c09a:	4648      	mov	r0, r9
 800c09c:	aa0e      	add	r2, sp, #56	; 0x38
 800c09e:	f7ff fccc 	bl	800ba3a <__sprint_r>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	f040 812d 	bne.w	800c302 <_vfiprintf_r+0x862>
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	ae11      	add	r6, sp, #68	; 0x44
 800c0ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0ae:	e6c6      	b.n	800be3e <_vfiprintf_r+0x39e>
 800c0b0:	4640      	mov	r0, r8
 800c0b2:	f7f4 f84d 	bl	8000150 <strlen>
 800c0b6:	9001      	str	r0, [sp, #4]
 800c0b8:	e737      	b.n	800bf2a <_vfiprintf_r+0x48a>
 800c0ba:	f04a 0a10 	orr.w	sl, sl, #16
 800c0be:	f01a 0320 	ands.w	r3, sl, #32
 800c0c2:	d008      	beq.n	800c0d6 <_vfiprintf_r+0x636>
 800c0c4:	3407      	adds	r4, #7
 800c0c6:	f024 0307 	bic.w	r3, r4, #7
 800c0ca:	469b      	mov	fp, r3
 800c0cc:	685d      	ldr	r5, [r3, #4]
 800c0ce:	f85b 4b08 	ldr.w	r4, [fp], #8
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	e6d9      	b.n	800be8a <_vfiprintf_r+0x3ea>
 800c0d6:	46a3      	mov	fp, r4
 800c0d8:	f01a 0510 	ands.w	r5, sl, #16
 800c0dc:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c0e0:	d001      	beq.n	800c0e6 <_vfiprintf_r+0x646>
 800c0e2:	461d      	mov	r5, r3
 800c0e4:	e7f5      	b.n	800c0d2 <_vfiprintf_r+0x632>
 800c0e6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800c0ea:	d001      	beq.n	800c0f0 <_vfiprintf_r+0x650>
 800c0ec:	b2a4      	uxth	r4, r4
 800c0ee:	e7f0      	b.n	800c0d2 <_vfiprintf_r+0x632>
 800c0f0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800c0f4:	d0ed      	beq.n	800c0d2 <_vfiprintf_r+0x632>
 800c0f6:	b2e4      	uxtb	r4, r4
 800c0f8:	e7f3      	b.n	800c0e2 <_vfiprintf_r+0x642>
 800c0fa:	4a47      	ldr	r2, [pc, #284]	; (800c218 <_vfiprintf_r+0x778>)
 800c0fc:	e5c6      	b.n	800bc8c <_vfiprintf_r+0x1ec>
 800c0fe:	46a3      	mov	fp, r4
 800c100:	f01a 0510 	ands.w	r5, sl, #16
 800c104:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c108:	d001      	beq.n	800c10e <_vfiprintf_r+0x66e>
 800c10a:	4615      	mov	r5, r2
 800c10c:	e5ca      	b.n	800bca4 <_vfiprintf_r+0x204>
 800c10e:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800c112:	d001      	beq.n	800c118 <_vfiprintf_r+0x678>
 800c114:	b2a4      	uxth	r4, r4
 800c116:	e5c5      	b.n	800bca4 <_vfiprintf_r+0x204>
 800c118:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800c11c:	f43f adc2 	beq.w	800bca4 <_vfiprintf_r+0x204>
 800c120:	b2e4      	uxtb	r4, r4
 800c122:	e7f2      	b.n	800c10a <_vfiprintf_r+0x66a>
 800c124:	2c0a      	cmp	r4, #10
 800c126:	f175 0300 	sbcs.w	r3, r5, #0
 800c12a:	d205      	bcs.n	800c138 <_vfiprintf_r+0x698>
 800c12c:	3430      	adds	r4, #48	; 0x30
 800c12e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800c132:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800c136:	e137      	b.n	800c3a8 <_vfiprintf_r+0x908>
 800c138:	f04f 0a00 	mov.w	sl, #0
 800c13c:	ab3a      	add	r3, sp, #232	; 0xe8
 800c13e:	930a      	str	r3, [sp, #40]	; 0x28
 800c140:	9b05      	ldr	r3, [sp, #20]
 800c142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c146:	930b      	str	r3, [sp, #44]	; 0x2c
 800c148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c14a:	220a      	movs	r2, #10
 800c14c:	4620      	mov	r0, r4
 800c14e:	4629      	mov	r1, r5
 800c150:	f103 38ff 	add.w	r8, r3, #4294967295
 800c154:	2300      	movs	r3, #0
 800c156:	f7f4 ff65 	bl	8001024 <__aeabi_uldivmod>
 800c15a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c15c:	3230      	adds	r2, #48	; 0x30
 800c15e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800c162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c164:	f10a 0a01 	add.w	sl, sl, #1
 800c168:	b1d3      	cbz	r3, 800c1a0 <_vfiprintf_r+0x700>
 800c16a:	9b07      	ldr	r3, [sp, #28]
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	4553      	cmp	r3, sl
 800c170:	d116      	bne.n	800c1a0 <_vfiprintf_r+0x700>
 800c172:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800c176:	d013      	beq.n	800c1a0 <_vfiprintf_r+0x700>
 800c178:	2c0a      	cmp	r4, #10
 800c17a:	f175 0300 	sbcs.w	r3, r5, #0
 800c17e:	d30f      	bcc.n	800c1a0 <_vfiprintf_r+0x700>
 800c180:	9b08      	ldr	r3, [sp, #32]
 800c182:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c184:	eba8 0803 	sub.w	r8, r8, r3
 800c188:	461a      	mov	r2, r3
 800c18a:	4640      	mov	r0, r8
 800c18c:	f7ff fbc7 	bl	800b91e <strncpy>
 800c190:	9b07      	ldr	r3, [sp, #28]
 800c192:	785b      	ldrb	r3, [r3, #1]
 800c194:	b1a3      	cbz	r3, 800c1c0 <_vfiprintf_r+0x720>
 800c196:	f04f 0a00 	mov.w	sl, #0
 800c19a:	9b07      	ldr	r3, [sp, #28]
 800c19c:	3301      	adds	r3, #1
 800c19e:	9307      	str	r3, [sp, #28]
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	220a      	movs	r2, #10
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f7f4 ff3c 	bl	8001024 <__aeabi_uldivmod>
 800c1ac:	2c0a      	cmp	r4, #10
 800c1ae:	f175 0300 	sbcs.w	r3, r5, #0
 800c1b2:	f0c0 80f9 	bcc.w	800c3a8 <_vfiprintf_r+0x908>
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	460d      	mov	r5, r1
 800c1ba:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800c1be:	e7c3      	b.n	800c148 <_vfiprintf_r+0x6a8>
 800c1c0:	469a      	mov	sl, r3
 800c1c2:	e7ed      	b.n	800c1a0 <_vfiprintf_r+0x700>
 800c1c4:	9a06      	ldr	r2, [sp, #24]
 800c1c6:	f004 030f 	and.w	r3, r4, #15
 800c1ca:	5cd3      	ldrb	r3, [r2, r3]
 800c1cc:	0924      	lsrs	r4, r4, #4
 800c1ce:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800c1d2:	092d      	lsrs	r5, r5, #4
 800c1d4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c1d8:	ea54 0305 	orrs.w	r3, r4, r5
 800c1dc:	d1f2      	bne.n	800c1c4 <_vfiprintf_r+0x724>
 800c1de:	e0e3      	b.n	800c3a8 <_vfiprintf_r+0x908>
 800c1e0:	b933      	cbnz	r3, 800c1f0 <_vfiprintf_r+0x750>
 800c1e2:	f01a 0f01 	tst.w	sl, #1
 800c1e6:	d003      	beq.n	800c1f0 <_vfiprintf_r+0x750>
 800c1e8:	2330      	movs	r3, #48	; 0x30
 800c1ea:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800c1ee:	e7a0      	b.n	800c132 <_vfiprintf_r+0x692>
 800c1f0:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c1f4:	e0d8      	b.n	800c3a8 <_vfiprintf_r+0x908>
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	f000 80a4 	beq.w	800c344 <_vfiprintf_r+0x8a4>
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	46a3      	mov	fp, r4
 800c200:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c204:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c208:	e5db      	b.n	800bdc2 <_vfiprintf_r+0x322>
 800c20a:	4605      	mov	r5, r0
 800c20c:	e68d      	b.n	800bf2a <_vfiprintf_r+0x48a>
 800c20e:	bf00      	nop
 800c210:	0800e00c 	.word	0x0800e00c
 800c214:	0800e01c 	.word	0x0800e01c
 800c218:	0800dde1 	.word	0x0800dde1
 800c21c:	2010      	movs	r0, #16
 800c21e:	2b07      	cmp	r3, #7
 800c220:	4402      	add	r2, r0
 800c222:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c226:	6070      	str	r0, [r6, #4]
 800c228:	dd07      	ble.n	800c23a <_vfiprintf_r+0x79a>
 800c22a:	4639      	mov	r1, r7
 800c22c:	4648      	mov	r0, r9
 800c22e:	aa0e      	add	r2, sp, #56	; 0x38
 800c230:	f7ff fc03 	bl	800ba3a <__sprint_r>
 800c234:	2800      	cmp	r0, #0
 800c236:	d164      	bne.n	800c302 <_vfiprintf_r+0x862>
 800c238:	a911      	add	r1, sp, #68	; 0x44
 800c23a:	460e      	mov	r6, r1
 800c23c:	3c10      	subs	r4, #16
 800c23e:	e68f      	b.n	800bf60 <_vfiprintf_r+0x4c0>
 800c240:	460e      	mov	r6, r1
 800c242:	e6a8      	b.n	800bf96 <_vfiprintf_r+0x4f6>
 800c244:	4639      	mov	r1, r7
 800c246:	4648      	mov	r0, r9
 800c248:	aa0e      	add	r2, sp, #56	; 0x38
 800c24a:	f7ff fbf6 	bl	800ba3a <__sprint_r>
 800c24e:	2800      	cmp	r0, #0
 800c250:	d157      	bne.n	800c302 <_vfiprintf_r+0x862>
 800c252:	ae11      	add	r6, sp, #68	; 0x44
 800c254:	e6b1      	b.n	800bfba <_vfiprintf_r+0x51a>
 800c256:	4639      	mov	r1, r7
 800c258:	4648      	mov	r0, r9
 800c25a:	aa0e      	add	r2, sp, #56	; 0x38
 800c25c:	f7ff fbed 	bl	800ba3a <__sprint_r>
 800c260:	2800      	cmp	r0, #0
 800c262:	d14e      	bne.n	800c302 <_vfiprintf_r+0x862>
 800c264:	ae11      	add	r6, sp, #68	; 0x44
 800c266:	e6b8      	b.n	800bfda <_vfiprintf_r+0x53a>
 800c268:	2010      	movs	r0, #16
 800c26a:	2b07      	cmp	r3, #7
 800c26c:	4402      	add	r2, r0
 800c26e:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c272:	6070      	str	r0, [r6, #4]
 800c274:	dd07      	ble.n	800c286 <_vfiprintf_r+0x7e6>
 800c276:	4639      	mov	r1, r7
 800c278:	4648      	mov	r0, r9
 800c27a:	aa0e      	add	r2, sp, #56	; 0x38
 800c27c:	f7ff fbdd 	bl	800ba3a <__sprint_r>
 800c280:	2800      	cmp	r0, #0
 800c282:	d13e      	bne.n	800c302 <_vfiprintf_r+0x862>
 800c284:	a911      	add	r1, sp, #68	; 0x44
 800c286:	460e      	mov	r6, r1
 800c288:	3c10      	subs	r4, #16
 800c28a:	e6ae      	b.n	800bfea <_vfiprintf_r+0x54a>
 800c28c:	460e      	mov	r6, r1
 800c28e:	e6c7      	b.n	800c020 <_vfiprintf_r+0x580>
 800c290:	2010      	movs	r0, #16
 800c292:	2b07      	cmp	r3, #7
 800c294:	4401      	add	r1, r0
 800c296:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800c29a:	6070      	str	r0, [r6, #4]
 800c29c:	dd06      	ble.n	800c2ac <_vfiprintf_r+0x80c>
 800c29e:	4639      	mov	r1, r7
 800c2a0:	4648      	mov	r0, r9
 800c2a2:	aa0e      	add	r2, sp, #56	; 0x38
 800c2a4:	f7ff fbc9 	bl	800ba3a <__sprint_r>
 800c2a8:	bb58      	cbnz	r0, 800c302 <_vfiprintf_r+0x862>
 800c2aa:	aa11      	add	r2, sp, #68	; 0x44
 800c2ac:	4616      	mov	r6, r2
 800c2ae:	3c10      	subs	r4, #16
 800c2b0:	e6bb      	b.n	800c02a <_vfiprintf_r+0x58a>
 800c2b2:	4616      	mov	r6, r2
 800c2b4:	e6d3      	b.n	800c05e <_vfiprintf_r+0x5be>
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	4648      	mov	r0, r9
 800c2ba:	aa0e      	add	r2, sp, #56	; 0x38
 800c2bc:	f7ff fbbd 	bl	800ba3a <__sprint_r>
 800c2c0:	b9f8      	cbnz	r0, 800c302 <_vfiprintf_r+0x862>
 800c2c2:	ab11      	add	r3, sp, #68	; 0x44
 800c2c4:	e6da      	b.n	800c07c <_vfiprintf_r+0x5dc>
 800c2c6:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c2ca:	1a54      	subs	r4, r2, r1
 800c2cc:	2c00      	cmp	r4, #0
 800c2ce:	f77f aed9 	ble.w	800c084 <_vfiprintf_r+0x5e4>
 800c2d2:	2610      	movs	r6, #16
 800c2d4:	4d38      	ldr	r5, [pc, #224]	; (800c3b8 <_vfiprintf_r+0x918>)
 800c2d6:	2c10      	cmp	r4, #16
 800c2d8:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c2dc:	601d      	str	r5, [r3, #0]
 800c2de:	f102 0201 	add.w	r2, r2, #1
 800c2e2:	dc1d      	bgt.n	800c320 <_vfiprintf_r+0x880>
 800c2e4:	605c      	str	r4, [r3, #4]
 800c2e6:	2a07      	cmp	r2, #7
 800c2e8:	440c      	add	r4, r1
 800c2ea:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c2ee:	f77f aec9 	ble.w	800c084 <_vfiprintf_r+0x5e4>
 800c2f2:	4639      	mov	r1, r7
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	aa0e      	add	r2, sp, #56	; 0x38
 800c2f8:	f7ff fb9f 	bl	800ba3a <__sprint_r>
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	f43f aec1 	beq.w	800c084 <_vfiprintf_r+0x5e4>
 800c302:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c304:	07d9      	lsls	r1, r3, #31
 800c306:	d405      	bmi.n	800c314 <_vfiprintf_r+0x874>
 800c308:	89bb      	ldrh	r3, [r7, #12]
 800c30a:	059a      	lsls	r2, r3, #22
 800c30c:	d402      	bmi.n	800c314 <_vfiprintf_r+0x874>
 800c30e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c310:	f7fe fd0f 	bl	800ad32 <__retarget_lock_release_recursive>
 800c314:	89bb      	ldrh	r3, [r7, #12]
 800c316:	065b      	lsls	r3, r3, #25
 800c318:	f57f abf3 	bpl.w	800bb02 <_vfiprintf_r+0x62>
 800c31c:	f7ff bbee 	b.w	800bafc <_vfiprintf_r+0x5c>
 800c320:	3110      	adds	r1, #16
 800c322:	2a07      	cmp	r2, #7
 800c324:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c328:	605e      	str	r6, [r3, #4]
 800c32a:	dc02      	bgt.n	800c332 <_vfiprintf_r+0x892>
 800c32c:	3308      	adds	r3, #8
 800c32e:	3c10      	subs	r4, #16
 800c330:	e7d1      	b.n	800c2d6 <_vfiprintf_r+0x836>
 800c332:	4639      	mov	r1, r7
 800c334:	4648      	mov	r0, r9
 800c336:	aa0e      	add	r2, sp, #56	; 0x38
 800c338:	f7ff fb7f 	bl	800ba3a <__sprint_r>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d1e0      	bne.n	800c302 <_vfiprintf_r+0x862>
 800c340:	ab11      	add	r3, sp, #68	; 0x44
 800c342:	e7f4      	b.n	800c32e <_vfiprintf_r+0x88e>
 800c344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c346:	b913      	cbnz	r3, 800c34e <_vfiprintf_r+0x8ae>
 800c348:	2300      	movs	r3, #0
 800c34a:	930f      	str	r3, [sp, #60]	; 0x3c
 800c34c:	e7d9      	b.n	800c302 <_vfiprintf_r+0x862>
 800c34e:	4639      	mov	r1, r7
 800c350:	4648      	mov	r0, r9
 800c352:	aa0e      	add	r2, sp, #56	; 0x38
 800c354:	f7ff fb71 	bl	800ba3a <__sprint_r>
 800c358:	2800      	cmp	r0, #0
 800c35a:	d0f5      	beq.n	800c348 <_vfiprintf_r+0x8a8>
 800c35c:	e7d1      	b.n	800c302 <_vfiprintf_r+0x862>
 800c35e:	ea54 0205 	orrs.w	r2, r4, r5
 800c362:	f8cd a014 	str.w	sl, [sp, #20]
 800c366:	f43f ada2 	beq.w	800beae <_vfiprintf_r+0x40e>
 800c36a:	2b01      	cmp	r3, #1
 800c36c:	f43f aeda 	beq.w	800c124 <_vfiprintf_r+0x684>
 800c370:	2b02      	cmp	r3, #2
 800c372:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c376:	f43f af25 	beq.w	800c1c4 <_vfiprintf_r+0x724>
 800c37a:	f004 0307 	and.w	r3, r4, #7
 800c37e:	08e4      	lsrs	r4, r4, #3
 800c380:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800c384:	08ed      	lsrs	r5, r5, #3
 800c386:	3330      	adds	r3, #48	; 0x30
 800c388:	ea54 0105 	orrs.w	r1, r4, r5
 800c38c:	4642      	mov	r2, r8
 800c38e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c392:	d1f2      	bne.n	800c37a <_vfiprintf_r+0x8da>
 800c394:	9905      	ldr	r1, [sp, #20]
 800c396:	07c8      	lsls	r0, r1, #31
 800c398:	d506      	bpl.n	800c3a8 <_vfiprintf_r+0x908>
 800c39a:	2b30      	cmp	r3, #48	; 0x30
 800c39c:	d004      	beq.n	800c3a8 <_vfiprintf_r+0x908>
 800c39e:	2330      	movs	r3, #48	; 0x30
 800c3a0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c3a4:	f1a2 0802 	sub.w	r8, r2, #2
 800c3a8:	ab3a      	add	r3, sp, #232	; 0xe8
 800c3aa:	eba3 0308 	sub.w	r3, r3, r8
 800c3ae:	9d01      	ldr	r5, [sp, #4]
 800c3b0:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c3b4:	9301      	str	r3, [sp, #4]
 800c3b6:	e5b8      	b.n	800bf2a <_vfiprintf_r+0x48a>
 800c3b8:	0800e00c 	.word	0x0800e00c

0800c3bc <__sbprintf>:
 800c3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3be:	461f      	mov	r7, r3
 800c3c0:	898b      	ldrh	r3, [r1, #12]
 800c3c2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c3c6:	f023 0302 	bic.w	r3, r3, #2
 800c3ca:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c3ce:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c3d0:	4615      	mov	r5, r2
 800c3d2:	9319      	str	r3, [sp, #100]	; 0x64
 800c3d4:	89cb      	ldrh	r3, [r1, #14]
 800c3d6:	4606      	mov	r6, r0
 800c3d8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c3dc:	69cb      	ldr	r3, [r1, #28]
 800c3de:	a816      	add	r0, sp, #88	; 0x58
 800c3e0:	9307      	str	r3, [sp, #28]
 800c3e2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c3e4:	460c      	mov	r4, r1
 800c3e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c3e8:	ab1a      	add	r3, sp, #104	; 0x68
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	9304      	str	r3, [sp, #16]
 800c3ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3f2:	9302      	str	r3, [sp, #8]
 800c3f4:	9305      	str	r3, [sp, #20]
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	9306      	str	r3, [sp, #24]
 800c3fa:	f7fe fc97 	bl	800ad2c <__retarget_lock_init_recursive>
 800c3fe:	462a      	mov	r2, r5
 800c400:	463b      	mov	r3, r7
 800c402:	4669      	mov	r1, sp
 800c404:	4630      	mov	r0, r6
 800c406:	f7ff fb4b 	bl	800baa0 <_vfiprintf_r>
 800c40a:	1e05      	subs	r5, r0, #0
 800c40c:	db07      	blt.n	800c41e <__sbprintf+0x62>
 800c40e:	4669      	mov	r1, sp
 800c410:	4630      	mov	r0, r6
 800c412:	f7fe f963 	bl	800a6dc <_fflush_r>
 800c416:	2800      	cmp	r0, #0
 800c418:	bf18      	it	ne
 800c41a:	f04f 35ff 	movne.w	r5, #4294967295
 800c41e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c422:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c424:	065b      	lsls	r3, r3, #25
 800c426:	bf42      	ittt	mi
 800c428:	89a3      	ldrhmi	r3, [r4, #12]
 800c42a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c42e:	81a3      	strhmi	r3, [r4, #12]
 800c430:	f7fe fc7d 	bl	800ad2e <__retarget_lock_close_recursive>
 800c434:	4628      	mov	r0, r5
 800c436:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800c43a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c43c <_write_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	4604      	mov	r4, r0
 800c440:	4608      	mov	r0, r1
 800c442:	4611      	mov	r1, r2
 800c444:	2200      	movs	r2, #0
 800c446:	4d05      	ldr	r5, [pc, #20]	; (800c45c <_write_r+0x20>)
 800c448:	602a      	str	r2, [r5, #0]
 800c44a:	461a      	mov	r2, r3
 800c44c:	f7f5 fe18 	bl	8002080 <_write>
 800c450:	1c43      	adds	r3, r0, #1
 800c452:	d102      	bne.n	800c45a <_write_r+0x1e>
 800c454:	682b      	ldr	r3, [r5, #0]
 800c456:	b103      	cbz	r3, 800c45a <_write_r+0x1e>
 800c458:	6023      	str	r3, [r4, #0]
 800c45a:	bd38      	pop	{r3, r4, r5, pc}
 800c45c:	20000f10 	.word	0x20000f10

0800c460 <__register_exitproc>:
 800c460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c464:	f8df a074 	ldr.w	sl, [pc, #116]	; 800c4dc <__register_exitproc+0x7c>
 800c468:	4606      	mov	r6, r0
 800c46a:	f8da 0000 	ldr.w	r0, [sl]
 800c46e:	4698      	mov	r8, r3
 800c470:	460f      	mov	r7, r1
 800c472:	4691      	mov	r9, r2
 800c474:	f7fe fc5c 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800c478:	4b19      	ldr	r3, [pc, #100]	; (800c4e0 <__register_exitproc+0x80>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c480:	b91c      	cbnz	r4, 800c48a <__register_exitproc+0x2a>
 800c482:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c486:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c48a:	6865      	ldr	r5, [r4, #4]
 800c48c:	f8da 0000 	ldr.w	r0, [sl]
 800c490:	2d1f      	cmp	r5, #31
 800c492:	dd05      	ble.n	800c4a0 <__register_exitproc+0x40>
 800c494:	f7fe fc4d 	bl	800ad32 <__retarget_lock_release_recursive>
 800c498:	f04f 30ff 	mov.w	r0, #4294967295
 800c49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4a0:	b19e      	cbz	r6, 800c4ca <__register_exitproc+0x6a>
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c4a8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c4ac:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c4b0:	40aa      	lsls	r2, r5
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c4b8:	2e02      	cmp	r6, #2
 800c4ba:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c4be:	bf02      	ittt	eq
 800c4c0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c4c4:	4313      	orreq	r3, r2
 800c4c6:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800c4ca:	1c6b      	adds	r3, r5, #1
 800c4cc:	3502      	adds	r5, #2
 800c4ce:	6063      	str	r3, [r4, #4]
 800c4d0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c4d4:	f7fe fc2d 	bl	800ad32 <__retarget_lock_release_recursive>
 800c4d8:	2000      	movs	r0, #0
 800c4da:	e7df      	b.n	800c49c <__register_exitproc+0x3c>
 800c4dc:	20000878 	.word	0x20000878
 800c4e0:	0800ddbc 	.word	0x0800ddbc

0800c4e4 <__assert_func>:
 800c4e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c4e6:	4614      	mov	r4, r2
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	4b09      	ldr	r3, [pc, #36]	; (800c510 <__assert_func+0x2c>)
 800c4ec:	4605      	mov	r5, r0
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	68d8      	ldr	r0, [r3, #12]
 800c4f2:	b14c      	cbz	r4, 800c508 <__assert_func+0x24>
 800c4f4:	4b07      	ldr	r3, [pc, #28]	; (800c514 <__assert_func+0x30>)
 800c4f6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c4fa:	9100      	str	r1, [sp, #0]
 800c4fc:	462b      	mov	r3, r5
 800c4fe:	4906      	ldr	r1, [pc, #24]	; (800c518 <__assert_func+0x34>)
 800c500:	f000 f8ac 	bl	800c65c <fiprintf>
 800c504:	f000 f9f1 	bl	800c8ea <abort>
 800c508:	4b04      	ldr	r3, [pc, #16]	; (800c51c <__assert_func+0x38>)
 800c50a:	461c      	mov	r4, r3
 800c50c:	e7f3      	b.n	800c4f6 <__assert_func+0x12>
 800c50e:	bf00      	nop
 800c510:	20000038 	.word	0x20000038
 800c514:	0800e02c 	.word	0x0800e02c
 800c518:	0800e039 	.word	0x0800e039
 800c51c:	0800e067 	.word	0x0800e067

0800c520 <_calloc_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	fba1 1502 	umull	r1, r5, r1, r2
 800c526:	b92d      	cbnz	r5, 800c534 <_calloc_r+0x14>
 800c528:	f7fa fa10 	bl	800694c <_malloc_r>
 800c52c:	4604      	mov	r4, r0
 800c52e:	b938      	cbnz	r0, 800c540 <_calloc_r+0x20>
 800c530:	4620      	mov	r0, r4
 800c532:	bd38      	pop	{r3, r4, r5, pc}
 800c534:	f7fa f9d8 	bl	80068e8 <__errno>
 800c538:	230c      	movs	r3, #12
 800c53a:	2400      	movs	r4, #0
 800c53c:	6003      	str	r3, [r0, #0]
 800c53e:	e7f7      	b.n	800c530 <_calloc_r+0x10>
 800c540:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c544:	f022 0203 	bic.w	r2, r2, #3
 800c548:	3a04      	subs	r2, #4
 800c54a:	2a24      	cmp	r2, #36	; 0x24
 800c54c:	d819      	bhi.n	800c582 <_calloc_r+0x62>
 800c54e:	2a13      	cmp	r2, #19
 800c550:	d915      	bls.n	800c57e <_calloc_r+0x5e>
 800c552:	2a1b      	cmp	r2, #27
 800c554:	e9c0 5500 	strd	r5, r5, [r0]
 800c558:	d806      	bhi.n	800c568 <_calloc_r+0x48>
 800c55a:	f100 0308 	add.w	r3, r0, #8
 800c55e:	2200      	movs	r2, #0
 800c560:	e9c3 2200 	strd	r2, r2, [r3]
 800c564:	609a      	str	r2, [r3, #8]
 800c566:	e7e3      	b.n	800c530 <_calloc_r+0x10>
 800c568:	2a24      	cmp	r2, #36	; 0x24
 800c56a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800c56e:	bf11      	iteee	ne
 800c570:	f100 0310 	addne.w	r3, r0, #16
 800c574:	6105      	streq	r5, [r0, #16]
 800c576:	f100 0318 	addeq.w	r3, r0, #24
 800c57a:	6145      	streq	r5, [r0, #20]
 800c57c:	e7ef      	b.n	800c55e <_calloc_r+0x3e>
 800c57e:	4603      	mov	r3, r0
 800c580:	e7ed      	b.n	800c55e <_calloc_r+0x3e>
 800c582:	4629      	mov	r1, r5
 800c584:	f7fa fc1e 	bl	8006dc4 <memset>
 800c588:	e7d2      	b.n	800c530 <_calloc_r+0x10>
	...

0800c58c <_close_r>:
 800c58c:	b538      	push	{r3, r4, r5, lr}
 800c58e:	2300      	movs	r3, #0
 800c590:	4d05      	ldr	r5, [pc, #20]	; (800c5a8 <_close_r+0x1c>)
 800c592:	4604      	mov	r4, r0
 800c594:	4608      	mov	r0, r1
 800c596:	602b      	str	r3, [r5, #0]
 800c598:	f000 fa6c 	bl	800ca74 <_close>
 800c59c:	1c43      	adds	r3, r0, #1
 800c59e:	d102      	bne.n	800c5a6 <_close_r+0x1a>
 800c5a0:	682b      	ldr	r3, [r5, #0]
 800c5a2:	b103      	cbz	r3, 800c5a6 <_close_r+0x1a>
 800c5a4:	6023      	str	r3, [r4, #0]
 800c5a6:	bd38      	pop	{r3, r4, r5, pc}
 800c5a8:	20000f10 	.word	0x20000f10

0800c5ac <_fclose_r>:
 800c5ac:	b570      	push	{r4, r5, r6, lr}
 800c5ae:	4606      	mov	r6, r0
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	b911      	cbnz	r1, 800c5ba <_fclose_r+0xe>
 800c5b4:	2500      	movs	r5, #0
 800c5b6:	4628      	mov	r0, r5
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ba:	b118      	cbz	r0, 800c5c4 <_fclose_r+0x18>
 800c5bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c5be:	b90b      	cbnz	r3, 800c5c4 <_fclose_r+0x18>
 800c5c0:	f7fe f8f8 	bl	800a7b4 <__sinit>
 800c5c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c5c6:	07d8      	lsls	r0, r3, #31
 800c5c8:	d405      	bmi.n	800c5d6 <_fclose_r+0x2a>
 800c5ca:	89a3      	ldrh	r3, [r4, #12]
 800c5cc:	0599      	lsls	r1, r3, #22
 800c5ce:	d402      	bmi.n	800c5d6 <_fclose_r+0x2a>
 800c5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5d2:	f7fe fbad 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800c5d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5da:	b93b      	cbnz	r3, 800c5ec <_fclose_r+0x40>
 800c5dc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c5de:	f015 0501 	ands.w	r5, r5, #1
 800c5e2:	d1e7      	bne.n	800c5b4 <_fclose_r+0x8>
 800c5e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5e6:	f7fe fba4 	bl	800ad32 <__retarget_lock_release_recursive>
 800c5ea:	e7e4      	b.n	800c5b6 <_fclose_r+0xa>
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	f7fd ffea 	bl	800a5c8 <__sflush_r>
 800c5f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c5f6:	4605      	mov	r5, r0
 800c5f8:	b133      	cbz	r3, 800c608 <_fclose_r+0x5c>
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	69e1      	ldr	r1, [r4, #28]
 800c5fe:	4798      	blx	r3
 800c600:	2800      	cmp	r0, #0
 800c602:	bfb8      	it	lt
 800c604:	f04f 35ff 	movlt.w	r5, #4294967295
 800c608:	89a3      	ldrh	r3, [r4, #12]
 800c60a:	061a      	lsls	r2, r3, #24
 800c60c:	d503      	bpl.n	800c616 <_fclose_r+0x6a>
 800c60e:	4630      	mov	r0, r6
 800c610:	6921      	ldr	r1, [r4, #16]
 800c612:	f7fe f95f 	bl	800a8d4 <_free_r>
 800c616:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c618:	b141      	cbz	r1, 800c62c <_fclose_r+0x80>
 800c61a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c61e:	4299      	cmp	r1, r3
 800c620:	d002      	beq.n	800c628 <_fclose_r+0x7c>
 800c622:	4630      	mov	r0, r6
 800c624:	f7fe f956 	bl	800a8d4 <_free_r>
 800c628:	2300      	movs	r3, #0
 800c62a:	6323      	str	r3, [r4, #48]	; 0x30
 800c62c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c62e:	b121      	cbz	r1, 800c63a <_fclose_r+0x8e>
 800c630:	4630      	mov	r0, r6
 800c632:	f7fe f94f 	bl	800a8d4 <_free_r>
 800c636:	2300      	movs	r3, #0
 800c638:	6463      	str	r3, [r4, #68]	; 0x44
 800c63a:	f7fe f8a3 	bl	800a784 <__sfp_lock_acquire>
 800c63e:	2300      	movs	r3, #0
 800c640:	81a3      	strh	r3, [r4, #12]
 800c642:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c644:	07db      	lsls	r3, r3, #31
 800c646:	d402      	bmi.n	800c64e <_fclose_r+0xa2>
 800c648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c64a:	f7fe fb72 	bl	800ad32 <__retarget_lock_release_recursive>
 800c64e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c650:	f7fe fb6d 	bl	800ad2e <__retarget_lock_close_recursive>
 800c654:	f7fe f89c 	bl	800a790 <__sfp_lock_release>
 800c658:	e7ad      	b.n	800c5b6 <_fclose_r+0xa>
	...

0800c65c <fiprintf>:
 800c65c:	b40e      	push	{r1, r2, r3}
 800c65e:	b503      	push	{r0, r1, lr}
 800c660:	4601      	mov	r1, r0
 800c662:	ab03      	add	r3, sp, #12
 800c664:	4805      	ldr	r0, [pc, #20]	; (800c67c <fiprintf+0x20>)
 800c666:	f853 2b04 	ldr.w	r2, [r3], #4
 800c66a:	6800      	ldr	r0, [r0, #0]
 800c66c:	9301      	str	r3, [sp, #4]
 800c66e:	f7ff fa17 	bl	800baa0 <_vfiprintf_r>
 800c672:	b002      	add	sp, #8
 800c674:	f85d eb04 	ldr.w	lr, [sp], #4
 800c678:	b003      	add	sp, #12
 800c67a:	4770      	bx	lr
 800c67c:	20000038 	.word	0x20000038

0800c680 <__fputwc>:
 800c680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c684:	4680      	mov	r8, r0
 800c686:	460e      	mov	r6, r1
 800c688:	4615      	mov	r5, r2
 800c68a:	f000 f885 	bl	800c798 <__locale_mb_cur_max>
 800c68e:	2801      	cmp	r0, #1
 800c690:	4604      	mov	r4, r0
 800c692:	d11b      	bne.n	800c6cc <__fputwc+0x4c>
 800c694:	1e73      	subs	r3, r6, #1
 800c696:	2bfe      	cmp	r3, #254	; 0xfe
 800c698:	d818      	bhi.n	800c6cc <__fputwc+0x4c>
 800c69a:	f88d 6004 	strb.w	r6, [sp, #4]
 800c69e:	2700      	movs	r7, #0
 800c6a0:	f10d 0904 	add.w	r9, sp, #4
 800c6a4:	42a7      	cmp	r7, r4
 800c6a6:	d020      	beq.n	800c6ea <__fputwc+0x6a>
 800c6a8:	68ab      	ldr	r3, [r5, #8]
 800c6aa:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c6ae:	3b01      	subs	r3, #1
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	60ab      	str	r3, [r5, #8]
 800c6b4:	da04      	bge.n	800c6c0 <__fputwc+0x40>
 800c6b6:	69aa      	ldr	r2, [r5, #24]
 800c6b8:	4293      	cmp	r3, r2
 800c6ba:	db1a      	blt.n	800c6f2 <__fputwc+0x72>
 800c6bc:	290a      	cmp	r1, #10
 800c6be:	d018      	beq.n	800c6f2 <__fputwc+0x72>
 800c6c0:	682b      	ldr	r3, [r5, #0]
 800c6c2:	1c5a      	adds	r2, r3, #1
 800c6c4:	602a      	str	r2, [r5, #0]
 800c6c6:	7019      	strb	r1, [r3, #0]
 800c6c8:	3701      	adds	r7, #1
 800c6ca:	e7eb      	b.n	800c6a4 <__fputwc+0x24>
 800c6cc:	4632      	mov	r2, r6
 800c6ce:	4640      	mov	r0, r8
 800c6d0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c6d4:	a901      	add	r1, sp, #4
 800c6d6:	f000 f8e5 	bl	800c8a4 <_wcrtomb_r>
 800c6da:	1c42      	adds	r2, r0, #1
 800c6dc:	4604      	mov	r4, r0
 800c6de:	d1de      	bne.n	800c69e <__fputwc+0x1e>
 800c6e0:	4606      	mov	r6, r0
 800c6e2:	89ab      	ldrh	r3, [r5, #12]
 800c6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6e8:	81ab      	strh	r3, [r5, #12]
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	b003      	add	sp, #12
 800c6ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6f2:	462a      	mov	r2, r5
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	f000 f88b 	bl	800c810 <__swbuf_r>
 800c6fa:	1c43      	adds	r3, r0, #1
 800c6fc:	d1e4      	bne.n	800c6c8 <__fputwc+0x48>
 800c6fe:	4606      	mov	r6, r0
 800c700:	e7f3      	b.n	800c6ea <__fputwc+0x6a>

0800c702 <_fputwc_r>:
 800c702:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	07db      	lsls	r3, r3, #31
 800c708:	4605      	mov	r5, r0
 800c70a:	460e      	mov	r6, r1
 800c70c:	4614      	mov	r4, r2
 800c70e:	d405      	bmi.n	800c71c <_fputwc_r+0x1a>
 800c710:	8993      	ldrh	r3, [r2, #12]
 800c712:	0598      	lsls	r0, r3, #22
 800c714:	d402      	bmi.n	800c71c <_fputwc_r+0x1a>
 800c716:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c718:	f7fe fb0a 	bl	800ad30 <__retarget_lock_acquire_recursive>
 800c71c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c720:	0499      	lsls	r1, r3, #18
 800c722:	d406      	bmi.n	800c732 <_fputwc_r+0x30>
 800c724:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c728:	81a3      	strh	r3, [r4, #12]
 800c72a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c72c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c730:	6663      	str	r3, [r4, #100]	; 0x64
 800c732:	4622      	mov	r2, r4
 800c734:	4628      	mov	r0, r5
 800c736:	4631      	mov	r1, r6
 800c738:	f7ff ffa2 	bl	800c680 <__fputwc>
 800c73c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c73e:	4605      	mov	r5, r0
 800c740:	07da      	lsls	r2, r3, #31
 800c742:	d405      	bmi.n	800c750 <_fputwc_r+0x4e>
 800c744:	89a3      	ldrh	r3, [r4, #12]
 800c746:	059b      	lsls	r3, r3, #22
 800c748:	d402      	bmi.n	800c750 <_fputwc_r+0x4e>
 800c74a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c74c:	f7fe faf1 	bl	800ad32 <__retarget_lock_release_recursive>
 800c750:	4628      	mov	r0, r5
 800c752:	bd70      	pop	{r4, r5, r6, pc}

0800c754 <_fstat_r>:
 800c754:	b538      	push	{r3, r4, r5, lr}
 800c756:	2300      	movs	r3, #0
 800c758:	4d06      	ldr	r5, [pc, #24]	; (800c774 <_fstat_r+0x20>)
 800c75a:	4604      	mov	r4, r0
 800c75c:	4608      	mov	r0, r1
 800c75e:	4611      	mov	r1, r2
 800c760:	602b      	str	r3, [r5, #0]
 800c762:	f7f5 fbb5 	bl	8001ed0 <_fstat>
 800c766:	1c43      	adds	r3, r0, #1
 800c768:	d102      	bne.n	800c770 <_fstat_r+0x1c>
 800c76a:	682b      	ldr	r3, [r5, #0]
 800c76c:	b103      	cbz	r3, 800c770 <_fstat_r+0x1c>
 800c76e:	6023      	str	r3, [r4, #0]
 800c770:	bd38      	pop	{r3, r4, r5, pc}
 800c772:	bf00      	nop
 800c774:	20000f10 	.word	0x20000f10

0800c778 <_isatty_r>:
 800c778:	b538      	push	{r3, r4, r5, lr}
 800c77a:	2300      	movs	r3, #0
 800c77c:	4d05      	ldr	r5, [pc, #20]	; (800c794 <_isatty_r+0x1c>)
 800c77e:	4604      	mov	r4, r0
 800c780:	4608      	mov	r0, r1
 800c782:	602b      	str	r3, [r5, #0]
 800c784:	f000 f99c 	bl	800cac0 <_isatty>
 800c788:	1c43      	adds	r3, r0, #1
 800c78a:	d102      	bne.n	800c792 <_isatty_r+0x1a>
 800c78c:	682b      	ldr	r3, [r5, #0]
 800c78e:	b103      	cbz	r3, 800c792 <_isatty_r+0x1a>
 800c790:	6023      	str	r3, [r4, #0]
 800c792:	bd38      	pop	{r3, r4, r5, pc}
 800c794:	20000f10 	.word	0x20000f10

0800c798 <__locale_mb_cur_max>:
 800c798:	4b01      	ldr	r3, [pc, #4]	; (800c7a0 <__locale_mb_cur_max+0x8>)
 800c79a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c79e:	4770      	bx	lr
 800c7a0:	2000087c 	.word	0x2000087c

0800c7a4 <_lseek_r>:
 800c7a4:	b538      	push	{r3, r4, r5, lr}
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	4608      	mov	r0, r1
 800c7aa:	4611      	mov	r1, r2
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	4d05      	ldr	r5, [pc, #20]	; (800c7c4 <_lseek_r+0x20>)
 800c7b0:	602a      	str	r2, [r5, #0]
 800c7b2:	461a      	mov	r2, r3
 800c7b4:	f000 f94f 	bl	800ca56 <_lseek>
 800c7b8:	1c43      	adds	r3, r0, #1
 800c7ba:	d102      	bne.n	800c7c2 <_lseek_r+0x1e>
 800c7bc:	682b      	ldr	r3, [r5, #0]
 800c7be:	b103      	cbz	r3, 800c7c2 <_lseek_r+0x1e>
 800c7c0:	6023      	str	r3, [r4, #0]
 800c7c2:	bd38      	pop	{r3, r4, r5, pc}
 800c7c4:	20000f10 	.word	0x20000f10

0800c7c8 <__ascii_mbtowc>:
 800c7c8:	b082      	sub	sp, #8
 800c7ca:	b901      	cbnz	r1, 800c7ce <__ascii_mbtowc+0x6>
 800c7cc:	a901      	add	r1, sp, #4
 800c7ce:	b142      	cbz	r2, 800c7e2 <__ascii_mbtowc+0x1a>
 800c7d0:	b14b      	cbz	r3, 800c7e6 <__ascii_mbtowc+0x1e>
 800c7d2:	7813      	ldrb	r3, [r2, #0]
 800c7d4:	600b      	str	r3, [r1, #0]
 800c7d6:	7812      	ldrb	r2, [r2, #0]
 800c7d8:	1e10      	subs	r0, r2, #0
 800c7da:	bf18      	it	ne
 800c7dc:	2001      	movne	r0, #1
 800c7de:	b002      	add	sp, #8
 800c7e0:	4770      	bx	lr
 800c7e2:	4610      	mov	r0, r2
 800c7e4:	e7fb      	b.n	800c7de <__ascii_mbtowc+0x16>
 800c7e6:	f06f 0001 	mvn.w	r0, #1
 800c7ea:	e7f8      	b.n	800c7de <__ascii_mbtowc+0x16>

0800c7ec <_read_r>:
 800c7ec:	b538      	push	{r3, r4, r5, lr}
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	4608      	mov	r0, r1
 800c7f2:	4611      	mov	r1, r2
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	4d05      	ldr	r5, [pc, #20]	; (800c80c <_read_r+0x20>)
 800c7f8:	602a      	str	r2, [r5, #0]
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	f7f5 fc02 	bl	8002004 <_read>
 800c800:	1c43      	adds	r3, r0, #1
 800c802:	d102      	bne.n	800c80a <_read_r+0x1e>
 800c804:	682b      	ldr	r3, [r5, #0]
 800c806:	b103      	cbz	r3, 800c80a <_read_r+0x1e>
 800c808:	6023      	str	r3, [r4, #0]
 800c80a:	bd38      	pop	{r3, r4, r5, pc}
 800c80c:	20000f10 	.word	0x20000f10

0800c810 <__swbuf_r>:
 800c810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c812:	460e      	mov	r6, r1
 800c814:	4614      	mov	r4, r2
 800c816:	4605      	mov	r5, r0
 800c818:	b118      	cbz	r0, 800c822 <__swbuf_r+0x12>
 800c81a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c81c:	b90b      	cbnz	r3, 800c822 <__swbuf_r+0x12>
 800c81e:	f7fd ffc9 	bl	800a7b4 <__sinit>
 800c822:	69a3      	ldr	r3, [r4, #24]
 800c824:	60a3      	str	r3, [r4, #8]
 800c826:	89a3      	ldrh	r3, [r4, #12]
 800c828:	0719      	lsls	r1, r3, #28
 800c82a:	d529      	bpl.n	800c880 <__swbuf_r+0x70>
 800c82c:	6923      	ldr	r3, [r4, #16]
 800c82e:	b33b      	cbz	r3, 800c880 <__swbuf_r+0x70>
 800c830:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c834:	b2f6      	uxtb	r6, r6
 800c836:	049a      	lsls	r2, r3, #18
 800c838:	4637      	mov	r7, r6
 800c83a:	d52a      	bpl.n	800c892 <__swbuf_r+0x82>
 800c83c:	6823      	ldr	r3, [r4, #0]
 800c83e:	6920      	ldr	r0, [r4, #16]
 800c840:	1a18      	subs	r0, r3, r0
 800c842:	6963      	ldr	r3, [r4, #20]
 800c844:	4283      	cmp	r3, r0
 800c846:	dc04      	bgt.n	800c852 <__swbuf_r+0x42>
 800c848:	4621      	mov	r1, r4
 800c84a:	4628      	mov	r0, r5
 800c84c:	f7fd ff46 	bl	800a6dc <_fflush_r>
 800c850:	b9e0      	cbnz	r0, 800c88c <__swbuf_r+0x7c>
 800c852:	68a3      	ldr	r3, [r4, #8]
 800c854:	3b01      	subs	r3, #1
 800c856:	60a3      	str	r3, [r4, #8]
 800c858:	6823      	ldr	r3, [r4, #0]
 800c85a:	1c5a      	adds	r2, r3, #1
 800c85c:	6022      	str	r2, [r4, #0]
 800c85e:	701e      	strb	r6, [r3, #0]
 800c860:	6962      	ldr	r2, [r4, #20]
 800c862:	1c43      	adds	r3, r0, #1
 800c864:	429a      	cmp	r2, r3
 800c866:	d004      	beq.n	800c872 <__swbuf_r+0x62>
 800c868:	89a3      	ldrh	r3, [r4, #12]
 800c86a:	07db      	lsls	r3, r3, #31
 800c86c:	d506      	bpl.n	800c87c <__swbuf_r+0x6c>
 800c86e:	2e0a      	cmp	r6, #10
 800c870:	d104      	bne.n	800c87c <__swbuf_r+0x6c>
 800c872:	4621      	mov	r1, r4
 800c874:	4628      	mov	r0, r5
 800c876:	f7fd ff31 	bl	800a6dc <_fflush_r>
 800c87a:	b938      	cbnz	r0, 800c88c <__swbuf_r+0x7c>
 800c87c:	4638      	mov	r0, r7
 800c87e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c880:	4621      	mov	r1, r4
 800c882:	4628      	mov	r0, r5
 800c884:	f7fc fff6 	bl	8009874 <__swsetup_r>
 800c888:	2800      	cmp	r0, #0
 800c88a:	d0d1      	beq.n	800c830 <__swbuf_r+0x20>
 800c88c:	f04f 37ff 	mov.w	r7, #4294967295
 800c890:	e7f4      	b.n	800c87c <__swbuf_r+0x6c>
 800c892:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c896:	81a3      	strh	r3, [r4, #12]
 800c898:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c89a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c89e:	6663      	str	r3, [r4, #100]	; 0x64
 800c8a0:	e7cc      	b.n	800c83c <__swbuf_r+0x2c>
	...

0800c8a4 <_wcrtomb_r>:
 800c8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8a6:	4c09      	ldr	r4, [pc, #36]	; (800c8cc <_wcrtomb_r+0x28>)
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	461e      	mov	r6, r3
 800c8ac:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c8b0:	b085      	sub	sp, #20
 800c8b2:	b909      	cbnz	r1, 800c8b8 <_wcrtomb_r+0x14>
 800c8b4:	460a      	mov	r2, r1
 800c8b6:	a901      	add	r1, sp, #4
 800c8b8:	47b8      	blx	r7
 800c8ba:	1c43      	adds	r3, r0, #1
 800c8bc:	bf01      	itttt	eq
 800c8be:	2300      	moveq	r3, #0
 800c8c0:	6033      	streq	r3, [r6, #0]
 800c8c2:	238a      	moveq	r3, #138	; 0x8a
 800c8c4:	602b      	streq	r3, [r5, #0]
 800c8c6:	b005      	add	sp, #20
 800c8c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	2000087c 	.word	0x2000087c

0800c8d0 <__ascii_wctomb>:
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	4608      	mov	r0, r1
 800c8d4:	b141      	cbz	r1, 800c8e8 <__ascii_wctomb+0x18>
 800c8d6:	2aff      	cmp	r2, #255	; 0xff
 800c8d8:	d904      	bls.n	800c8e4 <__ascii_wctomb+0x14>
 800c8da:	228a      	movs	r2, #138	; 0x8a
 800c8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c8e0:	601a      	str	r2, [r3, #0]
 800c8e2:	4770      	bx	lr
 800c8e4:	2001      	movs	r0, #1
 800c8e6:	700a      	strb	r2, [r1, #0]
 800c8e8:	4770      	bx	lr

0800c8ea <abort>:
 800c8ea:	2006      	movs	r0, #6
 800c8ec:	b508      	push	{r3, lr}
 800c8ee:	f000 f82d 	bl	800c94c <raise>
 800c8f2:	2001      	movs	r0, #1
 800c8f4:	f7f5 fae0 	bl	8001eb8 <_exit>

0800c8f8 <_raise_r>:
 800c8f8:	291f      	cmp	r1, #31
 800c8fa:	b538      	push	{r3, r4, r5, lr}
 800c8fc:	4604      	mov	r4, r0
 800c8fe:	460d      	mov	r5, r1
 800c900:	d904      	bls.n	800c90c <_raise_r+0x14>
 800c902:	2316      	movs	r3, #22
 800c904:	6003      	str	r3, [r0, #0]
 800c906:	f04f 30ff 	mov.w	r0, #4294967295
 800c90a:	bd38      	pop	{r3, r4, r5, pc}
 800c90c:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c910:	b112      	cbz	r2, 800c918 <_raise_r+0x20>
 800c912:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c916:	b94b      	cbnz	r3, 800c92c <_raise_r+0x34>
 800c918:	4620      	mov	r0, r4
 800c91a:	f000 f831 	bl	800c980 <_getpid_r>
 800c91e:	462a      	mov	r2, r5
 800c920:	4601      	mov	r1, r0
 800c922:	4620      	mov	r0, r4
 800c924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c928:	f000 b818 	b.w	800c95c <_kill_r>
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d00a      	beq.n	800c946 <_raise_r+0x4e>
 800c930:	1c59      	adds	r1, r3, #1
 800c932:	d103      	bne.n	800c93c <_raise_r+0x44>
 800c934:	2316      	movs	r3, #22
 800c936:	6003      	str	r3, [r0, #0]
 800c938:	2001      	movs	r0, #1
 800c93a:	e7e6      	b.n	800c90a <_raise_r+0x12>
 800c93c:	2400      	movs	r4, #0
 800c93e:	4628      	mov	r0, r5
 800c940:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c944:	4798      	blx	r3
 800c946:	2000      	movs	r0, #0
 800c948:	e7df      	b.n	800c90a <_raise_r+0x12>
	...

0800c94c <raise>:
 800c94c:	4b02      	ldr	r3, [pc, #8]	; (800c958 <raise+0xc>)
 800c94e:	4601      	mov	r1, r0
 800c950:	6818      	ldr	r0, [r3, #0]
 800c952:	f7ff bfd1 	b.w	800c8f8 <_raise_r>
 800c956:	bf00      	nop
 800c958:	20000038 	.word	0x20000038

0800c95c <_kill_r>:
 800c95c:	b538      	push	{r3, r4, r5, lr}
 800c95e:	2300      	movs	r3, #0
 800c960:	4d06      	ldr	r5, [pc, #24]	; (800c97c <_kill_r+0x20>)
 800c962:	4604      	mov	r4, r0
 800c964:	4608      	mov	r0, r1
 800c966:	4611      	mov	r1, r2
 800c968:	602b      	str	r3, [r5, #0]
 800c96a:	f7f5 fac7 	bl	8001efc <_kill>
 800c96e:	1c43      	adds	r3, r0, #1
 800c970:	d102      	bne.n	800c978 <_kill_r+0x1c>
 800c972:	682b      	ldr	r3, [r5, #0]
 800c974:	b103      	cbz	r3, 800c978 <_kill_r+0x1c>
 800c976:	6023      	str	r3, [r4, #0]
 800c978:	bd38      	pop	{r3, r4, r5, pc}
 800c97a:	bf00      	nop
 800c97c:	20000f10 	.word	0x20000f10

0800c980 <_getpid_r>:
 800c980:	f7f5 bab5 	b.w	8001eee <_getpid>

0800c984 <findslot>:
 800c984:	4b0a      	ldr	r3, [pc, #40]	; (800c9b0 <findslot+0x2c>)
 800c986:	b510      	push	{r4, lr}
 800c988:	4604      	mov	r4, r0
 800c98a:	6818      	ldr	r0, [r3, #0]
 800c98c:	b118      	cbz	r0, 800c996 <findslot+0x12>
 800c98e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c990:	b90b      	cbnz	r3, 800c996 <findslot+0x12>
 800c992:	f7fd ff0f 	bl	800a7b4 <__sinit>
 800c996:	2c13      	cmp	r4, #19
 800c998:	d807      	bhi.n	800c9aa <findslot+0x26>
 800c99a:	4806      	ldr	r0, [pc, #24]	; (800c9b4 <findslot+0x30>)
 800c99c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c9a0:	3201      	adds	r2, #1
 800c9a2:	d002      	beq.n	800c9aa <findslot+0x26>
 800c9a4:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c9a8:	bd10      	pop	{r4, pc}
 800c9aa:	2000      	movs	r0, #0
 800c9ac:	e7fc      	b.n	800c9a8 <findslot+0x24>
 800c9ae:	bf00      	nop
 800c9b0:	20000038 	.word	0x20000038
 800c9b4:	20000f14 	.word	0x20000f14

0800c9b8 <error>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	4604      	mov	r4, r0
 800c9bc:	f7f9 ff94 	bl	80068e8 <__errno>
 800c9c0:	2613      	movs	r6, #19
 800c9c2:	4605      	mov	r5, r0
 800c9c4:	2700      	movs	r7, #0
 800c9c6:	4630      	mov	r0, r6
 800c9c8:	4639      	mov	r1, r7
 800c9ca:	beab      	bkpt	0x00ab
 800c9cc:	4606      	mov	r6, r0
 800c9ce:	4620      	mov	r0, r4
 800c9d0:	602e      	str	r6, [r5, #0]
 800c9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c9d4 <checkerror>:
 800c9d4:	1c43      	adds	r3, r0, #1
 800c9d6:	d101      	bne.n	800c9dc <checkerror+0x8>
 800c9d8:	f7ff bfee 	b.w	800c9b8 <error>
 800c9dc:	4770      	bx	lr

0800c9de <_swilseek>:
 800c9de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9e0:	460c      	mov	r4, r1
 800c9e2:	4616      	mov	r6, r2
 800c9e4:	f7ff ffce 	bl	800c984 <findslot>
 800c9e8:	4605      	mov	r5, r0
 800c9ea:	b940      	cbnz	r0, 800c9fe <_swilseek+0x20>
 800c9ec:	f7f9 ff7c 	bl	80068e8 <__errno>
 800c9f0:	2309      	movs	r3, #9
 800c9f2:	6003      	str	r3, [r0, #0]
 800c9f4:	f04f 34ff 	mov.w	r4, #4294967295
 800c9f8:	4620      	mov	r0, r4
 800c9fa:	b003      	add	sp, #12
 800c9fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9fe:	2e02      	cmp	r6, #2
 800ca00:	d903      	bls.n	800ca0a <_swilseek+0x2c>
 800ca02:	f7f9 ff71 	bl	80068e8 <__errno>
 800ca06:	2316      	movs	r3, #22
 800ca08:	e7f3      	b.n	800c9f2 <_swilseek+0x14>
 800ca0a:	2e01      	cmp	r6, #1
 800ca0c:	d112      	bne.n	800ca34 <_swilseek+0x56>
 800ca0e:	6843      	ldr	r3, [r0, #4]
 800ca10:	18e4      	adds	r4, r4, r3
 800ca12:	d4f6      	bmi.n	800ca02 <_swilseek+0x24>
 800ca14:	682b      	ldr	r3, [r5, #0]
 800ca16:	260a      	movs	r6, #10
 800ca18:	466f      	mov	r7, sp
 800ca1a:	e9cd 3400 	strd	r3, r4, [sp]
 800ca1e:	4630      	mov	r0, r6
 800ca20:	4639      	mov	r1, r7
 800ca22:	beab      	bkpt	0x00ab
 800ca24:	4606      	mov	r6, r0
 800ca26:	4630      	mov	r0, r6
 800ca28:	f7ff ffd4 	bl	800c9d4 <checkerror>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	dbe1      	blt.n	800c9f4 <_swilseek+0x16>
 800ca30:	606c      	str	r4, [r5, #4]
 800ca32:	e7e1      	b.n	800c9f8 <_swilseek+0x1a>
 800ca34:	2e02      	cmp	r6, #2
 800ca36:	d1ed      	bne.n	800ca14 <_swilseek+0x36>
 800ca38:	6803      	ldr	r3, [r0, #0]
 800ca3a:	260c      	movs	r6, #12
 800ca3c:	466f      	mov	r7, sp
 800ca3e:	9300      	str	r3, [sp, #0]
 800ca40:	4630      	mov	r0, r6
 800ca42:	4639      	mov	r1, r7
 800ca44:	beab      	bkpt	0x00ab
 800ca46:	4606      	mov	r6, r0
 800ca48:	4630      	mov	r0, r6
 800ca4a:	f7ff ffc3 	bl	800c9d4 <checkerror>
 800ca4e:	1c43      	adds	r3, r0, #1
 800ca50:	d0d0      	beq.n	800c9f4 <_swilseek+0x16>
 800ca52:	4404      	add	r4, r0
 800ca54:	e7de      	b.n	800ca14 <_swilseek+0x36>

0800ca56 <_lseek>:
 800ca56:	f7ff bfc2 	b.w	800c9de <_swilseek>

0800ca5a <_swiclose>:
 800ca5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca5c:	2402      	movs	r4, #2
 800ca5e:	9001      	str	r0, [sp, #4]
 800ca60:	ad01      	add	r5, sp, #4
 800ca62:	4620      	mov	r0, r4
 800ca64:	4629      	mov	r1, r5
 800ca66:	beab      	bkpt	0x00ab
 800ca68:	4604      	mov	r4, r0
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	f7ff ffb2 	bl	800c9d4 <checkerror>
 800ca70:	b003      	add	sp, #12
 800ca72:	bd30      	pop	{r4, r5, pc}

0800ca74 <_close>:
 800ca74:	b538      	push	{r3, r4, r5, lr}
 800ca76:	4605      	mov	r5, r0
 800ca78:	f7ff ff84 	bl	800c984 <findslot>
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	b930      	cbnz	r0, 800ca8e <_close+0x1a>
 800ca80:	f7f9 ff32 	bl	80068e8 <__errno>
 800ca84:	2309      	movs	r3, #9
 800ca86:	6003      	str	r3, [r0, #0]
 800ca88:	f04f 30ff 	mov.w	r0, #4294967295
 800ca8c:	bd38      	pop	{r3, r4, r5, pc}
 800ca8e:	3d01      	subs	r5, #1
 800ca90:	2d01      	cmp	r5, #1
 800ca92:	d809      	bhi.n	800caa8 <_close+0x34>
 800ca94:	4b09      	ldr	r3, [pc, #36]	; (800cabc <_close+0x48>)
 800ca96:	689a      	ldr	r2, [r3, #8]
 800ca98:	691b      	ldr	r3, [r3, #16]
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d104      	bne.n	800caa8 <_close+0x34>
 800ca9e:	f04f 33ff 	mov.w	r3, #4294967295
 800caa2:	6003      	str	r3, [r0, #0]
 800caa4:	2000      	movs	r0, #0
 800caa6:	e7f1      	b.n	800ca8c <_close+0x18>
 800caa8:	6820      	ldr	r0, [r4, #0]
 800caaa:	f7ff ffd6 	bl	800ca5a <_swiclose>
 800caae:	2800      	cmp	r0, #0
 800cab0:	d1ec      	bne.n	800ca8c <_close+0x18>
 800cab2:	f04f 33ff 	mov.w	r3, #4294967295
 800cab6:	6023      	str	r3, [r4, #0]
 800cab8:	e7e8      	b.n	800ca8c <_close+0x18>
 800caba:	bf00      	nop
 800cabc:	20000f14 	.word	0x20000f14

0800cac0 <_isatty>:
 800cac0:	b570      	push	{r4, r5, r6, lr}
 800cac2:	f7ff ff5f 	bl	800c984 <findslot>
 800cac6:	2509      	movs	r5, #9
 800cac8:	4604      	mov	r4, r0
 800caca:	b920      	cbnz	r0, 800cad6 <_isatty+0x16>
 800cacc:	f7f9 ff0c 	bl	80068e8 <__errno>
 800cad0:	6005      	str	r5, [r0, #0]
 800cad2:	4620      	mov	r0, r4
 800cad4:	bd70      	pop	{r4, r5, r6, pc}
 800cad6:	4628      	mov	r0, r5
 800cad8:	4621      	mov	r1, r4
 800cada:	beab      	bkpt	0x00ab
 800cadc:	4604      	mov	r4, r0
 800cade:	2c01      	cmp	r4, #1
 800cae0:	d0f7      	beq.n	800cad2 <_isatty+0x12>
 800cae2:	f7f9 ff01 	bl	80068e8 <__errno>
 800cae6:	2400      	movs	r4, #0
 800cae8:	4605      	mov	r5, r0
 800caea:	2613      	movs	r6, #19
 800caec:	4630      	mov	r0, r6
 800caee:	4621      	mov	r1, r4
 800caf0:	beab      	bkpt	0x00ab
 800caf2:	4606      	mov	r6, r0
 800caf4:	602e      	str	r6, [r5, #0]
 800caf6:	e7ec      	b.n	800cad2 <_isatty+0x12>

0800caf8 <_init>:
 800caf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cafa:	bf00      	nop
 800cafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cafe:	bc08      	pop	{r3}
 800cb00:	469e      	mov	lr, r3
 800cb02:	4770      	bx	lr

0800cb04 <_fini>:
 800cb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb06:	bf00      	nop
 800cb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb0a:	bc08      	pop	{r3}
 800cb0c:	469e      	mov	lr, r3
 800cb0e:	4770      	bx	lr
