{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622407574048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407574048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:46:13 2021 " "Processing started: Sun May 30 23:46:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407574048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622407574048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JTAGArchitecture -c JTAGArchitecture " "Command: quartus_map --read_settings_files=on --write_settings_files=off JTAGArchitecture -c JTAGArchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622407574048 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622407574579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/IR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622407574631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622407574631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br.v 1 1 " "Found 1 design units, including 1 entities, in source file br.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/BR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622407574631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622407574631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsc.v 1 1 " "Found 1 design units, including 1 entities, in source file bsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BSC " "Found entity 1: BSC" {  } { { "BSC.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/BSC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622407574647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622407574647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapcontrollerfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tapcontrollerfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TapControllerFSM " "Found entity 1: TapControllerFSM" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622407574647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622407574647 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataOutfromLatch BSC.v(16) " "Verilog HDL Implicit Net warning at BSC.v(16): created implicit net for \"DataOutfromLatch\"" {  } { { "BSC.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/BSC.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622407574647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TapControllerFSM " "Elaborating entity \"TapControllerFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622407574679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE_AS_STR TapControllerFSM.v(38) " "Verilog HDL or VHDL warning at TapControllerFSM.v(38): object \"STATE_AS_STR\" assigned a value but never read" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 49 TapControllerFSM.v(44) " "Verilog HDL assignment warning at TapControllerFSM.v(44): truncated value with size 128 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 49 TapControllerFSM.v(48) " "Verilog HDL assignment warning at TapControllerFSM.v(48): truncated value with size 104 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 49 TapControllerFSM.v(52) " "Verilog HDL assignment warning at TapControllerFSM.v(52): truncated value with size 112 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 49 TapControllerFSM.v(56) " "Verilog HDL assignment warning at TapControllerFSM.v(56): truncated value with size 80 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(60) " "Verilog HDL assignment warning at TapControllerFSM.v(60): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(64) " "Verilog HDL assignment warning at TapControllerFSM.v(64): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(68) " "Verilog HDL assignment warning at TapControllerFSM.v(68): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(72) " "Verilog HDL assignment warning at TapControllerFSM.v(72): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 49 TapControllerFSM.v(76) " "Verilog HDL assignment warning at TapControllerFSM.v(76): truncated value with size 72 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 49 TapControllerFSM.v(80) " "Verilog HDL assignment warning at TapControllerFSM.v(80): truncated value with size 112 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 49 TapControllerFSM.v(84) " "Verilog HDL assignment warning at TapControllerFSM.v(84): truncated value with size 80 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(88) " "Verilog HDL assignment warning at TapControllerFSM.v(88): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(92) " "Verilog HDL assignment warning at TapControllerFSM.v(92): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(96) " "Verilog HDL assignment warning at TapControllerFSM.v(96): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 49 TapControllerFSM.v(100) " "Verilog HDL assignment warning at TapControllerFSM.v(100): truncated value with size 64 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 49 TapControllerFSM.v(104) " "Verilog HDL assignment warning at TapControllerFSM.v(104): truncated value with size 72 to match size of target (49)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(116) " "Verilog HDL assignment warning at TapControllerFSM.v(116): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(118) " "Verilog HDL assignment warning at TapControllerFSM.v(118): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(122) " "Verilog HDL assignment warning at TapControllerFSM.v(122): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(124) " "Verilog HDL assignment warning at TapControllerFSM.v(124): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(128) " "Verilog HDL assignment warning at TapControllerFSM.v(128): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(130) " "Verilog HDL assignment warning at TapControllerFSM.v(130): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(134) " "Verilog HDL assignment warning at TapControllerFSM.v(134): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(136) " "Verilog HDL assignment warning at TapControllerFSM.v(136): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(140) " "Verilog HDL assignment warning at TapControllerFSM.v(140): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(142) " "Verilog HDL assignment warning at TapControllerFSM.v(142): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(146) " "Verilog HDL assignment warning at TapControllerFSM.v(146): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(148) " "Verilog HDL assignment warning at TapControllerFSM.v(148): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(152) " "Verilog HDL assignment warning at TapControllerFSM.v(152): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(154) " "Verilog HDL assignment warning at TapControllerFSM.v(154): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(158) " "Verilog HDL assignment warning at TapControllerFSM.v(158): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(160) " "Verilog HDL assignment warning at TapControllerFSM.v(160): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(164) " "Verilog HDL assignment warning at TapControllerFSM.v(164): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(166) " "Verilog HDL assignment warning at TapControllerFSM.v(166): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(170) " "Verilog HDL assignment warning at TapControllerFSM.v(170): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(172) " "Verilog HDL assignment warning at TapControllerFSM.v(172): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(176) " "Verilog HDL assignment warning at TapControllerFSM.v(176): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(178) " "Verilog HDL assignment warning at TapControllerFSM.v(178): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(182) " "Verilog HDL assignment warning at TapControllerFSM.v(182): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(184) " "Verilog HDL assignment warning at TapControllerFSM.v(184): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(188) " "Verilog HDL assignment warning at TapControllerFSM.v(188): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(190) " "Verilog HDL assignment warning at TapControllerFSM.v(190): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(194) " "Verilog HDL assignment warning at TapControllerFSM.v(194): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(196) " "Verilog HDL assignment warning at TapControllerFSM.v(196): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(200) " "Verilog HDL assignment warning at TapControllerFSM.v(200): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(202) " "Verilog HDL assignment warning at TapControllerFSM.v(202): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(206) " "Verilog HDL assignment warning at TapControllerFSM.v(206): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(208) " "Verilog HDL assignment warning at TapControllerFSM.v(208): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(210) " "Verilog HDL assignment warning at TapControllerFSM.v(210): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TapControllerFSM.v(217) " "Verilog HDL assignment warning at TapControllerFSM.v(217): truncated value with size 32 to match size of target (4)" {  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622407574679 "|TapControllerFSM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1622407575278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622407575764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622407575764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622407575813 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622407575813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622407575813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622407575813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407575839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:46:15 2021 " "Processing ended: Sun May 30 23:46:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407575839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407575839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407575839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622407575839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622407577037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407577037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:46:16 2021 " "Processing started: Sun May 30 23:46:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407577037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622407577037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622407577037 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622407577252 ""}
{ "Info" "0" "" "Project  = JTAGArchitecture" {  } {  } 0 0 "Project  = JTAGArchitecture" 0 0 "Fitter" 0 0 1622407577252 ""}
{ "Info" "0" "" "Revision = JTAGArchitecture" {  } {  } 0 0 "Revision = JTAGArchitecture" 0 0 "Fitter" 0 0 1622407577252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1622407577344 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "JTAGArchitecture EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design JTAGArchitecture" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1622407577452 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622407577489 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622407577489 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622407577571 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622407577599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622407577805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622407577805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622407577805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622407577805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622407577805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622407577805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622407577805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622407577805 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622407577805 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622407577813 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 214 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 214 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 214 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[3] } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 214 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TMS " "Pin TMS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TMS } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRST " "Pin TRST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TRST } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCK " "Pin TCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TCK } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622407578059 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1622407578059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JTAGArchitecture.sdc " "Synopsys Design Constraints File file not found: 'JTAGArchitecture.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622407578318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622407578318 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622407578319 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1622407578320 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622407578320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TCK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node TCK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622407578326 ""}  } { { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622407578326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622407578876 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622407578876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622407578877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622407578878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622407578879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622407578879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622407578880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622407578881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622407578881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1622407578884 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1622407578884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622407578884 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622407578885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622407578885 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622407578885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622407578897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622407580126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622407580167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622407580175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622407580402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622407580402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622407580839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622407581206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622407581206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622407581587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622407581587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622407581587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622407581587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622407581687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622407581834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622407581908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622407582090 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622407582401 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 2.5 V J7 " "Pin TCK uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TCK } } } { "TapControllerFSM.v" "" { Text "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/TapControllerFSM.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1622407582624 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1622407582624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/output_files/JTAGArchitecture.fit.smsg " "Generated suppressed messages file C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/output_files/JTAGArchitecture.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622407582712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407583158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:46:23 2021 " "Processing ended: Sun May 30 23:46:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407583158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407583158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407583158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622407583158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622407584161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407584163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:46:24 2021 " "Processing started: Sun May 30 23:46:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407584163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622407584163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622407584163 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622407585020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622407585048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407585372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:46:25 2021 " "Processing ended: Sun May 30 23:46:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407585372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407585372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407585372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622407585372 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622407586116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622407586839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407586841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:46:26 2021 " "Processing started: Sun May 30 23:46:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407586841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622407586841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JTAGArchitecture -c JTAGArchitecture " "Command: quartus_sta JTAGArchitecture -c JTAGArchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622407586841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1622407587043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622407587243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1622407587305 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1622407587305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JTAGArchitecture.sdc " "Synopsys Design Constraints File file not found: 'JTAGArchitecture.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1622407587663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1622407587663 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCK TCK " "create_clock -period 1.000 -name TCK TCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587663 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1622407587758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587758 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1622407587758 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1622407587774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622407587779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622407587779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.759 " "Worst-case setup slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759        -2.617 TCK  " "   -0.759        -2.617 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407587789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 TCK  " "    0.355         0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407587796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407587806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407587813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 TCK  " "   -3.000        -7.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407587819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407587819 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1622407587907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1622407587949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1622407588160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622407588211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622407588211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.571 " "Worst-case setup slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -1.889 TCK  " "   -0.571        -1.889 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309         0.000 TCK  " "    0.309         0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407588224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407588230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.000 TCK  " "   -3.000        -7.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1622407588294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.013 " "Worst-case setup slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 TCK  " "    0.013         0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 TCK  " "    0.186         0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407588625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622407588642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622407588642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622407588642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.108 TCK  " "   -3.000        -7.108 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622407588642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622407588642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622407589235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622407589235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407589344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:46:29 2021 " "Processing ended: Sun May 30 23:46:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407589344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407589344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407589344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622407589344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622407590454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407590454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:46:30 2021 " "Processing started: Sun May 30 23:46:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407590454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622407590454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture " "Command: quartus_eda --read_settings_files=off --write_settings_files=off JTAGArchitecture -c JTAGArchitecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622407590454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_6_1200mv_85c_slow.vo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_6_1200mv_85c_slow.vo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407590930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_6_1200mv_0c_slow.vo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_6_1200mv_0c_slow.vo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407590962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_min_1200mv_0c_fast.vo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_min_1200mv_0c_fast.vo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407590980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture.vo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture.vo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407591009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_6_1200mv_85c_v_slow.sdo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407591031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_6_1200mv_0c_v_slow.sdo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407591062 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_min_1200mv_0c_v_fast.sdo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407591103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JTAGArchitecture_v.sdo C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/ simulation " "Generated file JTAGArchitecture_v.sdo in folder \"C:/Users/geokr/OneDrive/Desktop/Projects/TestingRelElecSys/3.JTAG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1622407591140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407591225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:46:31 2021 " "Processing ended: Sun May 30 23:46:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407591225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407591225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407591225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622407591225 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622407591938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622407689819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622407689819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 23:48:09 2021 " "Processing started: Sun May 30 23:48:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622407689819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622407689819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp JTAGArchitecture -c JTAGArchitecture --netlist_type=sgate " "Command: quartus_rpp JTAGArchitecture -c JTAGArchitecture --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622407689819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4424 " "Peak virtual memory: 4424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622407689885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 23:48:09 2021 " "Processing ended: Sun May 30 23:48:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622407689885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622407689885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622407689885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622407689885 ""}
