#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 11 14:37:47 2023
# Process ID: 4672
# Current directory: D:/Universita/tesi magistrale/reti_neurali/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21828 D:\Universita\tesi magistrale\reti_neurali\ip_repo\edit_rete_mnist_ip_v1_0.xpr
# Log file: D:/Universita/tesi magistrale/reti_neurali/ip_repo/vivado.log
# Journal file: D:/Universita/tesi magistrale/reti_neurali/ip_repo\vivado.jou
# Running On: DESKTOP-RQNE9R3, OS: Windows, CPU Frequency: 3093 MHz, CPU Physical cores: 2, Host memory: 8571 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rete_mnist_ip:1.0 [get_ips  design_1_rete_mnist_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rete_mnist_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rete_mnist_ip_0_0] }
export_ip_user_files -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_axi_smc_0_synth_1 design_1_rete_mnist_ip_0_0_synth_1 -jobs 4
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_rete_mnist_ip_0_0_synth_1
export_simulation -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files} -ipstatic_source_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/modelsim} {questa=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/questa} {riviera=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/riviera} {activehdl=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run design_1_axi_smc_0_synth_1
close_bd_design [get_bd_designs design_1]
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rete_mnist_ip:1.0 [get_ips  design_1_rete_mnist_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_rete_mnist_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rete_mnist_ip_0_0] }
export_ip_user_files -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_axi_smc_0_synth_1 design_1_rete_mnist_ip_0_0_synth_1 -jobs 4
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_rete_mnist_ip_0_0_synth_1
export_simulation -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files} -ipstatic_source_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/modelsim} {questa=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/questa} {riviera=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/riviera} {activehdl=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa}
close_design
close_bd_design [get_bd_designs design_1]
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.xpr}
update_compile_order -fileset sources_1
launch_simulation
source rete_mnist_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa}
