# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../BIT_pipelined_cpu.srcs/sources_1/new" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/alu.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/control_unit.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/data_memory.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/extend.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/forwarding_unit.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/instruction_memory.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/mux.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/npc.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/pc.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/reg_ex_mem.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/reg_id_ex.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/reg_if_id.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/reg_mem_wb.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/register_file.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/hazard_unit.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/branch.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/BIT_cpu.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/test_pressINC_control.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/light_control.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/key_rebounce.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/SRAM_control.v" \
"../../../../BIT_pipelined_cpu.srcs/sources_1/new/direct_jump.v" \
"../../../../BIT_pipelined_cpu.srcs/sim_1/new/testbench.v" \
"../../../../BIT_pipelined_cpu.srcs/sim_1/new/testbench_pressINC.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
