Analysis & Synthesis report for Lab3
Wed May 13 17:52:26 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab3|IR:IR1|state
  9. State Machine - |Lab3|Show:Show1|state
 10. State Machine - |Lab3|Show:Show1|WR_Oper:WR_Oper2|state
 11. State Machine - |Lab3|init:ini|state
 12. State Machine - |Lab3|init:ini|WR_Oper:WR_Oper1|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: init:ini
 20. Parameter Settings for User Entity Instance: init:ini|WR_Oper:WR_Oper1
 21. Parameter Settings for User Entity Instance: Show:Show1
 22. Parameter Settings for User Entity Instance: Show:Show1|select:slect_8
 23. Parameter Settings for User Entity Instance: Show:Show1|select:slect_7
 24. Parameter Settings for User Entity Instance: Show:Show1|select:slect_6
 25. Parameter Settings for User Entity Instance: Show:Show1|select:slect_5
 26. Parameter Settings for User Entity Instance: Show:Show1|select:slect_4
 27. Parameter Settings for User Entity Instance: Show:Show1|select:slect_3
 28. Parameter Settings for User Entity Instance: Show:Show1|select:slect_2
 29. Parameter Settings for User Entity Instance: Show:Show1|select:slect_1
 30. Parameter Settings for User Entity Instance: Show:Show1|WR_Oper:WR_Oper2
 31. Parameter Settings for User Entity Instance: IR:IR1
 32. Port Connectivity Checks: "IR:IR1|edge_detect:edge1"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 13 17:52:26 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab3                                        ;
; Top-level Entity Name              ; Lab3                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 760                                         ;
;     Total combinational functions  ; 676                                         ;
;     Dedicated logic registers      ; 381                                         ;
; Total registers                    ; 381                                         ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab3               ; Lab3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path      ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+
; edge_detect.v                    ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/edge_detect.v ;         ;
; Lab3.v                           ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/Lab3.v        ;         ;
; init.v                           ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/init.v        ;         ;
; select.v                         ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/select.v      ;         ;
; switch.v                         ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/switch.v      ;         ;
; WR_Oper.v                        ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/WR_Oper.v     ;         ;
; Show.v                           ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/Show.v        ;         ;
; IR.v                             ; yes             ; User Verilog HDL File  ; D:/QuartusCode/Lab3/IR.v          ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 760         ;
;                                             ;             ;
; Total combinational functions               ; 676         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 344         ;
;     -- 3 input functions                    ; 85          ;
;     -- <=2 input functions                  ; 247         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 486         ;
;     -- arithmetic mode                      ; 190         ;
;                                             ;             ;
; Total registers                             ; 381         ;
;     -- Dedicated logic registers            ; 381         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 17          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 437         ;
; Total fan-out                               ; 3755        ;
; Average fan-out                             ; 3.44        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name               ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+-------------+--------------+
; |Lab3                      ; 676 (0)             ; 381 (0)                   ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |Lab3                             ; Lab3        ; work         ;
;    |IR:IR1|                ; 224 (223)           ; 139 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|IR:IR1                      ; IR          ; work         ;
;       |edge_detect:edge1|  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|IR:IR1|edge_detect:edge1    ; edge_detect ; work         ;
;    |Show:Show1|            ; 240 (144)           ; 110 (64)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1                  ; Show        ; work         ;
;       |WR_Oper:WR_Oper2|   ; 72 (72)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|WR_Oper:WR_Oper2 ; WR_Oper     ; work         ;
;       |select:slect_1|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_1   ; select      ; work         ;
;       |select:slect_2|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_2   ; select      ; work         ;
;       |select:slect_3|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_3   ; select      ; work         ;
;       |select:slect_4|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_4   ; select      ; work         ;
;       |select:slect_5|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_5   ; select      ; work         ;
;       |select:slect_6|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_6   ; select      ; work         ;
;       |select:slect_7|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_7   ; select      ; work         ;
;       |select:slect_8|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|Show:Show1|select:slect_8   ; select      ; work         ;
;    |init:ini|              ; 188 (118)           ; 121 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|init:ini                    ; init        ; work         ;
;       |WR_Oper:WR_Oper1|   ; 70 (70)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|init:ini|WR_Oper:WR_Oper1   ; WR_Oper     ; work         ;
;    |switch:switch1|        ; 24 (24)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|switch:switch1              ; switch      ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab3|IR:IR1|state                                                           ;
+--------------------+------------------+--------------------+--------------------+------------+
; Name               ; state.data_latch ; state.receive_data ; state.leader_check ; state.idle ;
+--------------------+------------------+--------------------+--------------------+------------+
; state.idle         ; 0                ; 0                  ; 0                  ; 0          ;
; state.leader_check ; 0                ; 0                  ; 1                  ; 1          ;
; state.receive_data ; 0                ; 1                  ; 0                  ; 1          ;
; state.data_latch   ; 1                ; 0                  ; 0                  ; 1          ;
+--------------------+------------------+--------------------+--------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3|Show:Show1|state                                                                                                                                                                                                                                                        ;
+---------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+---------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+
; Name          ; state.S20 ; state.S19 ; state.S18 ; state.S17 ; state.S16 ; state.S15 ; state.S14 ; state.S13 ; state.S12 ; state.S11 ; state.S10 ; state.S10_adr ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.00000 ;
+---------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+---------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+
; state.00000   ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ;
; state.S0      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1           ;
; state.S1      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1           ;
; state.S2      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1           ;
; state.S3      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1           ;
; state.S4      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S5      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S6      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S7      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S8      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S9      ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S10_adr ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S10     ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S11     ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S12     ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S13     ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S14     ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S15     ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S16     ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S17     ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S18     ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S19     ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
; state.S20     ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ;
+---------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+---------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |Lab3|Show:Show1|WR_Oper:WR_Oper2|state ;
+------------+----------+------------+--------------------+
; Name       ; state.00 ; state.S001 ; state.S010         ;
+------------+----------+------------+--------------------+
; state.00   ; 0        ; 0          ; 0                  ;
; state.S010 ; 1        ; 0          ; 1                  ;
; state.S001 ; 1        ; 1          ; 0                  ;
+------------+----------+------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Lab3|init:ini|state                                                  ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S3 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S4 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S5 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S6 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S7 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S8 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |Lab3|init:ini|WR_Oper:WR_Oper1|state ;
+------------+----------+------------+------------------+
; Name       ; state.00 ; state.S001 ; state.S010       ;
+------------+----------+------------+------------------+
; state.00   ; 0        ; 0          ; 0                ;
; state.S010 ; 1        ; 0          ; 1                ;
; state.S001 ; 1        ; 1          ; 0                ;
+------------+----------+------------+------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; init:ini|flag_complete                              ; init:ini|flag_complete ; yes                    ;
; Show:Show1|WR_Oper:WR_Oper2|flag_RS_RW              ; switch:switch1|Enable1 ; yes                    ;
; init:ini|WR_Oper:WR_Oper1|flag_EN                   ; init:ini|thirty_ms     ; yes                    ;
; Show:Show1|WR_Oper:WR_Oper2|flag_EN                 ; switch:switch1|Enable1 ; yes                    ;
; init:ini|next_state.S8_774                          ; switch:switch1|Enable1 ; yes                    ;
; init:ini|next_state.S9_770                          ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|RS                                       ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[0]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[0]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[1]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[1]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[2]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[2]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[3]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[3]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[4]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[4]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; init:ini|Ins[5]                                     ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|Ins[5]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; Show:Show1|Ins[6]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; Show:Show1|Ins[7]                                   ; Show:Show1|Ins[1]      ; yes                    ;
; Show:Show1|WR_Oper:WR_Oper2|next_state.S100_635     ; switch:switch1|Enable1 ; yes                    ;
; init:ini|WR_Oper:WR_Oper1|next_state.S010_631       ; init:ini|thirty_ms     ; yes                    ;
; Show:Show1|WR_Oper:WR_Oper2|next_state.S010_631     ; switch:switch1|Enable1 ; yes                    ;
; init:ini|WR_Oper:WR_Oper1|flag_RS_RW                ; init:ini|thirty_ms     ; yes                    ;
; init:ini|next_state.S7_778                          ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S0_adr_1155                   ; GND                    ; yes                    ;
; Show:Show1|next_state.S10_adr_1110                  ; switch:switch1|Enable1 ; yes                    ;
; init:ini|next_state.S5_786                          ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.00001_1150                    ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S4_1134                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S5_1130                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S6_1126                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S8_1118                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S12_1098                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S15_1086                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S18_1074                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S20_1066                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S19_1070                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S17_1078                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S16_1082                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S14_1090                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S13_1094                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S11_1102                      ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S10_1106                      ; switch:switch1|Enable1 ; yes                    ;
; init:ini|next_state.S6_782                          ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S1_1146                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S9_1114                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S3_1138                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S7_1122                       ; switch:switch1|Enable1 ; yes                    ;
; init:ini|next_state.S4_790                          ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|next_state.S2_1142                       ; switch:switch1|Enable1 ; yes                    ;
; Show:Show1|WR_Oper:WR_Oper2|next_state.S001_627     ; switch:switch1|Enable1 ; yes                    ;
; init:ini|WR_Oper:WR_Oper1|next_state.S100_635       ; init:ini|thirty_ms     ; yes                    ;
; init:ini|WR_Oper:WR_Oper1|next_state.S001_627       ; init:ini|thirty_ms     ; yes                    ;
; Number of user-specified and inferred latches = 55  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Show:Show1|LCD_RW_IN                    ; Stuck at GND due to stuck port data_in ;
; Show:Show1|WR_Oper:WR_Oper2|LCD_RW      ; Stuck at GND due to stuck port data_in ;
; init:ini|LCD_RS_IN                      ; Stuck at GND due to stuck port data_in ;
; init:ini|LCD_RW_IN                      ; Stuck at GND due to stuck port data_in ;
; init:ini|LCD_DATA_IN[6,7]               ; Stuck at GND due to stuck port data_in ;
; init:ini|WR_Oper:WR_Oper1|LCD_RS        ; Stuck at GND due to stuck port data_in ;
; init:ini|WR_Oper:WR_Oper1|LCD_RW        ; Stuck at GND due to stuck port data_in ;
; init:ini|WR_Oper:WR_Oper1|LCD_DATA[6,7] ; Stuck at GND due to stuck port data_in ;
; switch:switch1|LCD_RW                   ; Stuck at GND due to stuck port data_in ;
; switch:switch1|Enable2                  ; Merged with switch:switch1|Enable1     ;
; IR:IR1|state~4                          ; Lost fanout                            ;
; IR:IR1|state~5                          ; Lost fanout                            ;
; Show:Show1|state~4                      ; Lost fanout                            ;
; Show:Show1|state~5                      ; Lost fanout                            ;
; Show:Show1|state~6                      ; Lost fanout                            ;
; Show:Show1|state~7                      ; Lost fanout                            ;
; Show:Show1|state~8                      ; Lost fanout                            ;
; init:ini|state~5                        ; Lost fanout                            ;
; init:ini|state~6                        ; Lost fanout                            ;
; init:ini|state~7                        ; Lost fanout                            ;
; init:ini|state~8                        ; Lost fanout                            ;
; Total Number of Removed Registers = 23  ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+-------------------------+---------------------------+-----------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                    ;
+-------------------------+---------------------------+-----------------------------------------------------------+
; Show:Show1|LCD_RW_IN    ; Stuck at GND              ; Show:Show1|WR_Oper:WR_Oper2|LCD_RW, switch:switch1|LCD_RW ;
;                         ; due to stuck port data_in ;                                                           ;
; init:ini|LCD_RS_IN      ; Stuck at GND              ; init:ini|WR_Oper:WR_Oper1|LCD_RS                          ;
;                         ; due to stuck port data_in ;                                                           ;
; init:ini|LCD_RW_IN      ; Stuck at GND              ; init:ini|WR_Oper:WR_Oper1|LCD_RW                          ;
;                         ; due to stuck port data_in ;                                                           ;
; init:ini|LCD_DATA_IN[7] ; Stuck at GND              ; init:ini|WR_Oper:WR_Oper1|LCD_DATA[7]                     ;
;                         ; due to stuck port data_in ;                                                           ;
; init:ini|LCD_DATA_IN[6] ; Stuck at GND              ; init:ini|WR_Oper:WR_Oper1|LCD_DATA[6]                     ;
;                         ; due to stuck port data_in ;                                                           ;
+-------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 381   ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 381   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 320   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; init:ini|WR_Oper:WR_Oper1|counter_2ms[0]   ; 3       ;
; init:ini|counter[0]                        ; 3       ;
; switch:switch1|Enable1                     ; 172     ;
; Show:Show1|WR_Oper:WR_Oper2|counter_2ms[0] ; 3       ;
; Total number of inverted registers = 4     ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab3|IR:IR1|data_count[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: init:ini ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; Ins0           ; 00111000 ; Unsigned Binary           ;
; Ins1           ; 00001000 ; Unsigned Binary           ;
; Ins2           ; 00000001 ; Unsigned Binary           ;
; Ins3           ; 00000110 ; Unsigned Binary           ;
; Ins4           ; 00001110 ; Unsigned Binary           ;
; S0             ; 0        ; Signed Integer            ;
; S1             ; 1        ; Signed Integer            ;
; S2             ; 2        ; Signed Integer            ;
; S3             ; 3        ; Signed Integer            ;
; S4             ; 4        ; Signed Integer            ;
; S5             ; 5        ; Signed Integer            ;
; S6             ; 6        ; Signed Integer            ;
; S7             ; 7        ; Signed Integer            ;
; S8             ; 8        ; Signed Integer            ;
; S9             ; 9        ; Signed Integer            ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: init:ini|WR_Oper:WR_Oper1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S100           ; 0     ; Signed Integer                                ;
; S010           ; 1     ; Signed Integer                                ;
; S001           ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; LCD_H          ; 01001000 ; Unsigned Binary             ;
; LCD_z          ; 01111010 ; Unsigned Binary             ;
; LCD_E          ; 01000101 ; Unsigned Binary             ;
; S0_adr         ; 0        ; Signed Integer              ;
; S0             ; 1        ; Signed Integer              ;
; S1             ; 2        ; Signed Integer              ;
; S2             ; 3        ; Signed Integer              ;
; S3             ; 4        ; Signed Integer              ;
; S4             ; 5        ; Signed Integer              ;
; S5             ; 6        ; Signed Integer              ;
; S6             ; 7        ; Signed Integer              ;
; S7             ; 8        ; Signed Integer              ;
; S8             ; 9        ; Signed Integer              ;
; S9             ; 10       ; Signed Integer              ;
; S10_adr        ; 11       ; Signed Integer              ;
; S10            ; 12       ; Signed Integer              ;
; S11            ; 13       ; Signed Integer              ;
; S12            ; 14       ; Signed Integer              ;
; S13            ; 15       ; Signed Integer              ;
; S14            ; 16       ; Signed Integer              ;
; S15            ; 17       ; Signed Integer              ;
; S16            ; 18       ; Signed Integer              ;
; S17            ; 19       ; Signed Integer              ;
; S18            ; 20       ; Signed Integer              ;
; S19            ; 21       ; Signed Integer              ;
; S20            ; 22       ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_8 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_7 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_6 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_5 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_4 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_3 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_2 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|select:slect_1 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; LCD_0          ; 00110000 ; Unsigned Binary                            ;
; LCD_1          ; 00110001 ; Unsigned Binary                            ;
; LCD_2          ; 00110010 ; Unsigned Binary                            ;
; LCD_3          ; 00110011 ; Unsigned Binary                            ;
; LCD_4          ; 00110100 ; Unsigned Binary                            ;
; LCD_5          ; 00110101 ; Unsigned Binary                            ;
; LCD_6          ; 00110110 ; Unsigned Binary                            ;
; LCD_7          ; 00110111 ; Unsigned Binary                            ;
; LCD_8          ; 00111000 ; Unsigned Binary                            ;
; LCD_9          ; 00111001 ; Unsigned Binary                            ;
; LCD_E          ; 01000101 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Show:Show1|WR_Oper:WR_Oper2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; S100           ; 0     ; Signed Integer                                  ;
; S010           ; 1     ; Signed Integer                                  ;
; S001           ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:IR1 ;
+----------------+--------+---------------------------+
; Parameter Name ; Value  ; Type                      ;
+----------------+--------+---------------------------+
; idle           ; 0      ; Signed Integer            ;
; leader_check   ; 1      ; Signed Integer            ;
; receive_data   ; 2      ; Signed Integer            ;
; data_latch     ; 3      ; Signed Integer            ;
; leader_down    ; 540000 ; Signed Integer            ;
; leader_up      ; 810000 ; Signed Integer            ;
; logic1_down    ; 90000  ; Signed Integer            ;
; logic1_up      ; 135000 ; Signed Integer            ;
; logic0_down    ; 44800  ; Signed Integer            ;
; logic0_up      ; 67200  ; Signed Integer            ;
+----------------+--------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR:IR1|edge_detect:edge1"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; neg_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 381                         ;
;     CLR               ; 27                          ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 227                         ;
;     ENA CLR SCLR      ; 69                          ;
;     ENA CLR SLD       ; 24                          ;
; cycloneiii_lcell_comb ; 679                         ;
;     arith             ; 190                         ;
;         2 data inputs ; 190                         ;
;     normal            ; 489                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 344                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 13 17:52:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file edge_detect.v
    Info (12023): Found entity 1: edge_detect File: D:/QuartusCode/Lab3/edge_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab3.v
    Info (12023): Found entity 1: Lab3 File: D:/QuartusCode/Lab3/Lab3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file init.v
    Info (12023): Found entity 1: init File: D:/QuartusCode/Lab3/init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file select.v
    Info (12023): Found entity 1: select File: D:/QuartusCode/Lab3/select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch.v
    Info (12023): Found entity 1: switch File: D:/QuartusCode/Lab3/switch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wr_oper.v
    Info (12023): Found entity 1: WR_Oper File: D:/QuartusCode/Lab3/WR_Oper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file show.v
    Info (12023): Found entity 1: Show File: D:/QuartusCode/Lab3/Show.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: D:/QuartusCode/Lab3/IR.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at init.v(96): created implicit net for "flag_busy" File: D:/QuartusCode/Lab3/init.v Line: 96
Warning (10236): Verilog HDL Implicit Net warning at IR.v(40): created implicit net for "leader_in_range" File: D:/QuartusCode/Lab3/IR.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at IR.v(43): created implicit net for "logic_in_range" File: D:/QuartusCode/Lab3/IR.v Line: 43
Info (12127): Elaborating entity "Lab3" for the top level hierarchy
Info (12128): Elaborating entity "init" for hierarchy "init:ini" File: D:/QuartusCode/Lab3/Lab3.v Line: 51
Warning (10230): Verilog HDL assignment warning at init.v(191): truncated value with size 32 to match size of target (1) File: D:/QuartusCode/Lab3/init.v Line: 191
Info (10264): Verilog HDL Case Statement information at init.v(129): all case item expressions in this case statement are onehot File: D:/QuartusCode/Lab3/init.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/init.v Line: 117
Warning (10240): Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable "Ins", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/init.v Line: 117
Warning (10240): Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable "RS", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/init.v Line: 117
Warning (10240): Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable "RW", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/init.v Line: 117
Warning (10240): Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable "flag_complete", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "RW" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "RS" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[0]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[1]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[2]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[3]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[4]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[5]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[6]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "Ins[7]" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S9" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S8" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S7" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S6" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S5" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "next_state.S4" at init.v(117) File: D:/QuartusCode/Lab3/init.v Line: 117
Info (10041): Inferred latch for "flag_complete" at init.v(127) File: D:/QuartusCode/Lab3/init.v Line: 127
Info (12128): Elaborating entity "WR_Oper" for hierarchy "init:ini|WR_Oper:WR_Oper1" File: D:/QuartusCode/Lab3/init.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at WR_Oper.v(35): object "flag_DATA" assigned a value but never read File: D:/QuartusCode/Lab3/WR_Oper.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable "flag_EN", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable "flag_RS_RW", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (10041): Inferred latch for "flag_RS_RW" at WR_Oper.v(47) File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (10041): Inferred latch for "flag_EN" at WR_Oper.v(47) File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (10041): Inferred latch for "next_state.S001" at WR_Oper.v(47) File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (10041): Inferred latch for "next_state.S010" at WR_Oper.v(47) File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (10041): Inferred latch for "next_state.S100" at WR_Oper.v(47) File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
Info (12128): Elaborating entity "Show" for hierarchy "Show:Show1" File: D:/QuartusCode/Lab3/Lab3.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/Show.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable "RS", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/Show.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable "RW", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/Show.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable "Ins", which holds its previous value in one or more paths through the always construct File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[0]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[1]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[2]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[3]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[4]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[5]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[6]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "Ins[7]" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "RW" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "RS" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S20" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S19" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S18" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S17" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S16" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S15" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S14" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S13" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S12" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S11" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S10" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S10_adr" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S9" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S8" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S7" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S6" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S5" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S4" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S3" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S2" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S1" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.00001" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (10041): Inferred latch for "next_state.S0_adr" at Show.v(76) File: D:/QuartusCode/Lab3/Show.v Line: 76
Info (12128): Elaborating entity "select" for hierarchy "Show:Show1|select:slect_8" File: D:/QuartusCode/Lab3/Show.v Line: 254
Info (12128): Elaborating entity "IR" for hierarchy "IR:IR1" File: D:/QuartusCode/Lab3/Lab3.v Line: 71
Warning (10230): Verilog HDL assignment warning at IR.v(148): truncated value with size 32 to match size of target (5) File: D:/QuartusCode/Lab3/IR.v Line: 148
Info (12128): Elaborating entity "edge_detect" for hierarchy "IR:IR1|edge_detect:edge1" File: D:/QuartusCode/Lab3/IR.v Line: 115
Info (12128): Elaborating entity "switch" for hierarchy "switch:switch1" File: D:/QuartusCode/Lab3/Lab3.v Line: 92
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "init:ini|WR_Oper:WR_Oper1|next_state.S001_627" merged with LATCH primitive "init:ini|WR_Oper:WR_Oper1|flag_EN" File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
    Info (13026): Duplicate LATCH primitive "Show:Show1|WR_Oper:WR_Oper2|next_state.S001_627" merged with LATCH primitive "Show:Show1|WR_Oper:WR_Oper2|flag_EN" File: D:/QuartusCode/Lab3/WR_Oper.v Line: 47
    Info (13026): Duplicate LATCH primitive "init:ini|next_state.S6_782" merged with LATCH primitive "init:ini|Ins[0]" File: D:/QuartusCode/Lab3/init.v Line: 117
    Info (13026): Duplicate LATCH primitive "init:ini|Ins[2]" merged with LATCH primitive "init:ini|Ins[1]" File: D:/QuartusCode/Lab3/init.v Line: 117
    Info (13026): Duplicate LATCH primitive "init:ini|next_state.S4_790" merged with LATCH primitive "init:ini|Ins[4]" File: D:/QuartusCode/Lab3/init.v Line: 117
    Info (13026): Duplicate LATCH primitive "init:ini|Ins[5]" merged with LATCH primitive "init:ini|Ins[4]" File: D:/QuartusCode/Lab3/init.v Line: 117
Warning (13012): Latch Show:Show1|Ins[4] has unsafe behavior File: D:/QuartusCode/Lab3/Show.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst_n File: D:/QuartusCode/Lab3/Lab3.v Line: 15
Warning (13012): Latch Show:Show1|Ins[5] has unsafe behavior File: D:/QuartusCode/Lab3/Show.v Line: 76
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst_n File: D:/QuartusCode/Lab3/Lab3.v Line: 15
Info (13000): Registers with preset signals will power-up high File: D:/QuartusCode/Lab3/init.v Line: 61
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "switch:switch1|LCD_EN" is converted into an equivalent circuit using register "switch:switch1|LCD_EN~_emulated" and latch "switch:switch1|LCD_EN~1" File: D:/QuartusCode/Lab3/switch.v Line: 37
    Warning (13310): Register "switch:switch1|LCD_DATA[0]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[0]~_emulated" and latch "switch:switch1|LCD_DATA[0]~1" File: D:/QuartusCode/Lab3/switch.v Line: 60
    Warning (13310): Register "switch:switch1|LCD_DATA[1]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[1]~_emulated" and latch "switch:switch1|LCD_DATA[1]~5" File: D:/QuartusCode/Lab3/switch.v Line: 60
    Warning (13310): Register "switch:switch1|LCD_DATA[2]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[2]~_emulated" and latch "switch:switch1|LCD_DATA[2]~9" File: D:/QuartusCode/Lab3/switch.v Line: 60
    Warning (13310): Register "switch:switch1|LCD_DATA[3]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[3]~_emulated" and latch "switch:switch1|LCD_DATA[3]~13" File: D:/QuartusCode/Lab3/switch.v Line: 60
    Warning (13310): Register "switch:switch1|LCD_DATA[4]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[4]~_emulated" and latch "switch:switch1|LCD_DATA[4]~17" File: D:/QuartusCode/Lab3/switch.v Line: 60
    Warning (13310): Register "switch:switch1|LCD_DATA[5]" is converted into an equivalent circuit using register "switch:switch1|LCD_DATA[5]~_emulated" and latch "switch:switch1|LCD_DATA[5]~21" File: D:/QuartusCode/Lab3/switch.v Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/QuartusCode/Lab3/Lab3.v Line: 18
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: D:/QuartusCode/Lab3/Lab3.v Line: 21
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: D:/QuartusCode/Lab3/Lab3.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register init:ini|counter[0] will power up to High File: D:/QuartusCode/Lab3/init.v Line: 61
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/QuartusCode/Lab3/output_files/Lab3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 821 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 804 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Wed May 13 17:52:26 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusCode/Lab3/output_files/Lab3.map.smsg.


