{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516789606530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516789606531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 18:26:46 2018 " "Processing started: Wed Jan 24 18:26:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516789606531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516789606531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR -c FIR " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR -c FIR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516789606531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1516789607017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/cpu_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/cpu_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys " "Found entity 1: CPU_qsys" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_irq_mapper " "Found entity 1: CPU_qsys_irq_mapper" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_irq_mapper.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0 " "Found entity 1: CPU_qsys_mm_interconnect_0" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607468 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: CPU_qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: CPU_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607634 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPU_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: CPU_qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607653 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_mm_interconnect_0_id_router_002 " "Found entity 2: CPU_qsys_mm_interconnect_0_id_router_002" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_qsys_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_qsys_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: CPU_qsys_mm_interconnect_0_id_router_001_default_decode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607657 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_mm_interconnect_0_id_router_001 " "Found entity 2: CPU_qsys_mm_interconnect_0_id_router_001" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: CPU_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607661 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_mm_interconnect_0_id_router " "Found entity 2: CPU_qsys_mm_interconnect_0_id_router" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: CPU_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607667 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: CPU_qsys_mm_interconnect_0_addr_router_001" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at CPU_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1516789607670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: CPU_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607671 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_mm_interconnect_0_addr_router " "Found entity 2: CPU_qsys_mm_interconnect_0_addr_router" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_sysid_qsys " "Found entity 1: CPU_qsys_sysid_qsys" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_sysid_qsys.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_JTAG_UART_sim_scfifo_w " "Found entity 1: CPU_qsys_JTAG_UART_sim_scfifo_w" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_JTAG_UART_scfifo_w " "Found entity 2: CPU_qsys_JTAG_UART_scfifo_w" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_qsys_JTAG_UART_sim_scfifo_r " "Found entity 3: CPU_qsys_JTAG_UART_sim_scfifo_r" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_qsys_JTAG_UART_scfifo_r " "Found entity 4: CPU_qsys_JTAG_UART_scfifo_r" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_qsys_JTAG_UART " "Found entity 5: CPU_qsys_JTAG_UART" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_UART_tx " "Found entity 1: CPU_qsys_UART_tx" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_UART_rx_stimulus_source " "Found entity 2: CPU_qsys_UART_rx_stimulus_source" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_qsys_UART_rx " "Found entity 3: CPU_qsys_UART_rx" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_qsys_UART_regs " "Found entity 4: CPU_qsys_UART_regs" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_qsys_UART " "Found entity 5: CPU_qsys_UART" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_SDRAM_input_efifo_module " "Found entity 1: CPU_qsys_SDRAM_input_efifo_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607706 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_SDRAM " "Found entity 2: CPU_qsys_SDRAM" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789607706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789607706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_ic_data_module " "Found entity 1: CPU_qsys_CPU_ic_data_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_qsys_CPU_ic_tag_module " "Found entity 2: CPU_qsys_CPU_ic_tag_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_qsys_CPU_bht_module " "Found entity 3: CPU_qsys_CPU_bht_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_qsys_CPU_register_bank_a_module " "Found entity 4: CPU_qsys_CPU_register_bank_a_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_qsys_CPU_register_bank_b_module " "Found entity 5: CPU_qsys_CPU_register_bank_b_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_qsys_CPU_dc_tag_module " "Found entity 6: CPU_qsys_CPU_dc_tag_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_qsys_CPU_dc_data_module " "Found entity 7: CPU_qsys_CPU_dc_data_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_qsys_CPU_dc_victim_module " "Found entity 8: CPU_qsys_CPU_dc_victim_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_qsys_CPU_nios2_oci_debug " "Found entity 9: CPU_qsys_CPU_nios2_oci_debug" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_qsys_CPU_ociram_sp_ram_module " "Found entity 10: CPU_qsys_CPU_ociram_sp_ram_module" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_qsys_CPU_nios2_ocimem " "Found entity 11: CPU_qsys_CPU_nios2_ocimem" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_qsys_CPU_nios2_avalon_reg " "Found entity 12: CPU_qsys_CPU_nios2_avalon_reg" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_qsys_CPU_nios2_oci_break " "Found entity 13: CPU_qsys_CPU_nios2_oci_break" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_qsys_CPU_nios2_oci_xbrk " "Found entity 14: CPU_qsys_CPU_nios2_oci_xbrk" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_qsys_CPU_nios2_oci_dbrk " "Found entity 15: CPU_qsys_CPU_nios2_oci_dbrk" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_qsys_CPU_nios2_oci_itrace " "Found entity 16: CPU_qsys_CPU_nios2_oci_itrace" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_qsys_CPU_nios2_oci_td_mode " "Found entity 17: CPU_qsys_CPU_nios2_oci_td_mode" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_qsys_CPU_nios2_oci_dtrace " "Found entity 18: CPU_qsys_CPU_nios2_oci_dtrace" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_qsys_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: CPU_qsys_CPU_nios2_oci_fifo_cnt_inc" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "22 CPU_qsys_CPU_nios2_oci_fifo " "Found entity 22: CPU_qsys_CPU_nios2_oci_fifo" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "23 CPU_qsys_CPU_nios2_oci_pib " "Found entity 23: CPU_qsys_CPU_nios2_oci_pib" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "24 CPU_qsys_CPU_nios2_oci_im " "Found entity 24: CPU_qsys_CPU_nios2_oci_im" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "25 CPU_qsys_CPU_nios2_performance_monitors " "Found entity 25: CPU_qsys_CPU_nios2_performance_monitors" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "26 CPU_qsys_CPU_nios2_oci " "Found entity 26: CPU_qsys_CPU_nios2_oci" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""} { "Info" "ISGN_ENTITY_NAME" "27 CPU_qsys_CPU " "Found entity 27: CPU_qsys_CPU" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_jtag_debug_module_sysclk " "Found entity 1: CPU_qsys_CPU_jtag_debug_module_sysclk" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_sysclk.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_jtag_debug_module_tck " "Found entity 1: CPU_qsys_CPU_jtag_debug_module_tck" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_tck.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_jtag_debug_module_wrapper " "Found entity 1: CPU_qsys_CPU_jtag_debug_module_wrapper" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_mult_cell " "Found entity 1: CPU_qsys_CPU_mult_cell" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_oci_test_bench " "Found entity 1: CPU_qsys_CPU_oci_test_bench" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_oci_test_bench.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_qsys/synthesis/submodules/cpu_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_qsys/synthesis/submodules/cpu_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_qsys_CPU_test_bench " "Found entity 1: CPU_qsys_CPU_test_bench" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_test_bench.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.v" "" { Text "D:/FPGA/FIR/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/FPGA/FIR/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789608418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789608418 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_CPU.v(2120) " "Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2120): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608438 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_CPU.v(2122) " "Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2122): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_CPU.v(2278) " "Verilog HDL or VHDL warning at CPU_qsys_CPU.v(2278): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_CPU.v(3102) " "Verilog HDL or VHDL warning at CPU_qsys_CPU.v(3102): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608442 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_SDRAM.v(316) " "Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_SDRAM.v(326) " "Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_SDRAM.v(336) " "Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPU_qsys_SDRAM.v(680) " "Verilog HDL or VHDL warning at CPU_qsys_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1516789608450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR " "Elaborating entity \"FIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516789609092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_Init " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_Init\"" {  } { { "FIR.v" "PLL_Init" { Text "D:/FPGA/FIR/FIR.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_Init\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_Init\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/FPGA/FIR/PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_Init\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_Init\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/FPGA/FIR/PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789609783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_Init\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_Init\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3500 " "Parameter \"clk1_phase_shift\" = \"-3500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789609785 ""}  } { { "PLL.v" "" { Text "D:/FPGA/FIR/PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789609785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/FIR/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_Init\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_Init\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys CPU_qsys:CPU_qsys_Init " "Elaborating entity \"CPU_qsys\" for hierarchy \"CPU_qsys:CPU_qsys_Init\"" {  } { { "FIR.v" "CPU_qsys_Init" { Text "D:/FPGA/FIR/FIR.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu " "Elaborating entity \"CPU_qsys_CPU\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "cpu" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_test_bench CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_test_bench:the_CPU_qsys_CPU_test_bench " "Elaborating entity \"CPU_qsys_CPU_test_bench\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_test_bench:the_CPU_qsys_CPU_test_bench\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_test_bench" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 6102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_ic_data_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data " "Elaborating entity \"CPU_qsys_CPU_ic_data_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_ic_data" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610325 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_ic_tag_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag " "Elaborating entity \"CPU_qsys_CPU_ic_tag_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_ic_tag" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_ic_tag_ram.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610528 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4h1 " "Found entity 1: altsyncram_a4h1" {  } { { "db/altsyncram_a4h1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_a4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4h1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a4h1:auto_generated " "Elaborating entity \"altsyncram_a4h1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_a4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_bht_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht " "Elaborating entity \"CPU_qsys_CPU_bht_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_bht" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_bht_ram.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610630 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1og1 " "Found entity 1: altsyncram_1og1" {  } { { "db/altsyncram_1og1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_1og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1og1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_1og1:auto_generated " "Elaborating entity \"altsyncram_1og1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_1og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_register_bank_a_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a " "Elaborating entity \"CPU_qsys_CPU_register_bank_a_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_register_bank_a" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610730 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16g1 " "Found entity 1: altsyncram_16g1" {  } { { "db/altsyncram_16g1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_16g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16g1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_16g1:auto_generated " "Elaborating entity \"altsyncram_16g1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_16g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_register_bank_b_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b " "Elaborating entity \"CPU_qsys_CPU_register_bank_b_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_register_bank_b" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610837 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26g1 " "Found entity 1: altsyncram_26g1" {  } { { "db/altsyncram_26g1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_26g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26g1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_26g1:auto_generated " "Elaborating entity \"altsyncram_26g1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_26g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_dc_tag_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag " "Elaborating entity \"CPU_qsys_CPU_dc_tag_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_dc_tag" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_dc_tag_ram.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610934 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789610934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcg1 " "Found entity 1: altsyncram_vcg1" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_vcg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789610996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789610996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcg1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vcg1:auto_generated " "Elaborating entity \"altsyncram_vcg1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789610997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_dc_data_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data " "Elaborating entity \"CPU_qsys_CPU_dc_data_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_dc_data" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 7969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611042 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789611042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_kpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789611107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789611107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_dc_victim_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim " "Elaborating entity \"CPU_qsys_CPU_dc_victim_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_dc_victim" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 8099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611133 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789611133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789611199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789611199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_mult_cell CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell " "Elaborating entity \"CPU_qsys_CPU_mult_cell\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_mult_cell" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 9794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611283 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789611283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789611402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789611402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611463 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1516789611480 "|FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789611480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611481 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789611481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611845 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789611845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789611909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789611909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/FIR/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789611926 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1516789612076 "|FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789612076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612077 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789612077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } } { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/FIR/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci " "Elaborating entity \"CPU_qsys_CPU_nios2_oci\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 10082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_debug CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_debug\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_debug" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altera_std_synchronizer" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789612385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612386 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789612386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_ocimem CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem " "Elaborating entity \"CPU_qsys_CPU_nios2_ocimem\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_ocimem" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_ociram_sp_ram_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram " "Elaborating entity \"CPU_qsys_CPU_ociram_sp_ram_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_ociram_sp_ram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_altsyncram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_qsys_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"CPU_qsys_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612412 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789612412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg81 " "Found entity 1: altsyncram_bg81" {  } { { "db/altsyncram_bg81.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_bg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789612477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789612477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg81 CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bg81:auto_generated " "Elaborating entity \"altsyncram_bg81\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem\|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_avalon_reg CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg " "Elaborating entity \"CPU_qsys_CPU_nios2_avalon_reg\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_avalon_reg" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_break CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_break\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_break" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_xbrk CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_xbrk\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_xbrk:the_CPU_qsys_CPU_nios2_oci_xbrk\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_xbrk" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_dbrk CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_dbrk\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dbrk:the_CPU_qsys_CPU_nios2_oci_dbrk\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_dbrk" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_itrace CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_itrace:the_CPU_qsys_CPU_nios2_oci_itrace " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_itrace\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_itrace:the_CPU_qsys_CPU_nios2_oci_itrace\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_itrace" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_dtrace CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_dtrace\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_dtrace" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_td_mode CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace\|CPU_qsys_CPU_nios2_oci_td_mode:CPU_qsys_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_td_mode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_dtrace:the_CPU_qsys_CPU_nios2_oci_dtrace\|CPU_qsys_CPU_nios2_oci_td_mode:CPU_qsys_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "CPU_qsys_CPU_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_fifo CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_fifo\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_fifo" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt:the_CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt:the_CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_compute_input_tm_cnt" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc:the_CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc:the_CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_fifo_wrptr_inc" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_fifo_cnt_inc CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_fifo_cnt_inc:the_CPU_qsys_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_nios2_oci_fifo_cnt_inc:the_CPU_qsys_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_fifo_cnt_inc" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_oci_test_bench CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_oci_test_bench:the_CPU_qsys_CPU_oci_test_bench " "Elaborating entity \"CPU_qsys_CPU_oci_test_bench\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_fifo:the_CPU_qsys_CPU_nios2_oci_fifo\|CPU_qsys_CPU_oci_test_bench:the_CPU_qsys_CPU_oci_test_bench\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_oci_test_bench" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_pib CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_pib:the_CPU_qsys_CPU_nios2_oci_pib " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_pib\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_pib:the_CPU_qsys_CPU_nios2_oci_pib\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_pib" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_nios2_oci_im CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_im:the_CPU_qsys_CPU_nios2_oci_im " "Elaborating entity \"CPU_qsys_CPU_nios2_oci_im\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_nios2_oci_im:the_CPU_qsys_CPU_nios2_oci_im\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_im" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_jtag_debug_module_wrapper CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper " "Elaborating entity \"CPU_qsys_CPU_jtag_debug_module_wrapper\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_jtag_debug_module_wrapper" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_jtag_debug_module_tck CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck " "Elaborating entity \"CPU_qsys_CPU_jtag_debug_module_tck\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "the_CPU_qsys_CPU_jtag_debug_module_tck" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_CPU_jtag_debug_module_sysclk CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk " "Elaborating entity \"CPU_qsys_CPU_jtag_debug_module_sysclk\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "the_CPU_qsys_CPU_jtag_debug_module_sysclk" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "CPU_qsys_CPU_jtag_debug_module_phy" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612618 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789612618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci\|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_SDRAM CPU_qsys:CPU_qsys_Init\|CPU_qsys_SDRAM:sdram " "Elaborating entity \"CPU_qsys_SDRAM\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_SDRAM:sdram\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "sdram" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_SDRAM_input_efifo_module CPU_qsys:CPU_qsys_Init\|CPU_qsys_SDRAM:sdram\|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module " "Elaborating entity \"CPU_qsys_SDRAM_input_efifo_module\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_SDRAM:sdram\|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "the_CPU_qsys_SDRAM_input_efifo_module" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_UART CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart " "Elaborating entity \"CPU_qsys_UART\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "uart" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_UART_tx CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx " "Elaborating entity \"CPU_qsys_UART_tx\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "the_CPU_qsys_UART_tx" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_UART_rx CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx " "Elaborating entity \"CPU_qsys_UART_rx\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "the_CPU_qsys_UART_rx" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_UART_rx_stimulus_source CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx\|CPU_qsys_UART_rx_stimulus_source:the_CPU_qsys_UART_rx_stimulus_source " "Elaborating entity \"CPU_qsys_UART_rx_stimulus_source\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx\|CPU_qsys_UART_rx_stimulus_source:the_CPU_qsys_UART_rx_stimulus_source\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "the_CPU_qsys_UART_rx_stimulus_source" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_UART_regs CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs " "Elaborating entity \"CPU_qsys_UART_regs\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_UART:uart\|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "the_CPU_qsys_UART_regs" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_JTAG_UART CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart " "Elaborating entity \"CPU_qsys_JTAG_UART\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "jtag_uart" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_JTAG_UART_scfifo_w CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w " "Elaborating entity \"CPU_qsys_JTAG_UART_scfifo_w\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "the_CPU_qsys_JTAG_UART_scfifo_w" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "wfifo" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612807 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789612807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/FPGA/FIR/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789612904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789612904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/FPGA/FIR/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789612917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789612917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/FPGA/FIR/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA/FIR/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789612929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789612929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/FPGA/FIR/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789612931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA/FIR/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789613009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789613009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA/FIR/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/FPGA/FIR/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789613147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789613147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/FPGA/FIR/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/FPGA/FIR/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789613233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789613233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/FPGA/FIR/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/FPGA/FIR/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789613376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789613376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/FPGA/FIR/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_JTAG_UART_scfifo_r CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r " "Elaborating entity \"CPU_qsys_JTAG_UART_scfifo_r\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "the_CPU_qsys_JTAG_UART_scfifo_r" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "CPU_qsys_JTAG_UART_alt_jtag_atlantic" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789613538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613538 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789613538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_sysid_qsys CPU_qsys:CPU_qsys_Init\|CPU_qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"CPU_qsys_sysid_qsys\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_sysid_qsys:sysid_qsys\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "sysid_qsys" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_qsys_mm_interconnect_0\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "mm_interconnect_0" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_addr_router CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"CPU_qsys_mm_interconnect_0_addr_router\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router:addr_router\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "addr_router" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_addr_router_default_decode CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router:addr_router\|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"CPU_qsys_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router:addr_router\|CPU_qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_addr_router_001 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_addr_router_001\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "addr_router_001" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_addr_router_001_default_decode CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001\|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_qsys_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001\|CPU_qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router:id_router " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router:id_router\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "id_router" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router_default_decode CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router:id_router\|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router_default_decode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router:id_router\|CPU_qsys_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router_001 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router_001\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "id_router_001" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router_001_default_decode CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001\|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_001:id_router_001\|CPU_qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router_002 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router_002\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "id_router_002" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_id_router_002_default_decode CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002\|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_qsys_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_id_router_002:id_router_002\|CPU_qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "limiter" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "burst_adapter" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_cmd_xbar_demux CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"CPU_qsys_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_cmd_xbar_mux CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"CPU_qsys_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_rsp_xbar_demux CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"CPU_qsys_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_rsp_xbar_mux CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"CPU_qsys_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001 CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "width_adapter" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1516789613940 "|FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1516789613940 "|FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" "width_adapter_001" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_qsys_irq_mapper CPU_qsys:CPU_qsys_Init\|CPU_qsys_irq_mapper:irq_mapper " "Elaborating entity \"CPU_qsys_irq_mapper\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_irq_mapper:irq_mapper\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "irq_mapper" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller\"" {  } { { "CPU_qsys/synthesis/CPU_qsys.v" "rst_controller" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU_qsys:CPU_qsys_Init\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789613961 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_CPU_qsys_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_CPU_qsys_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "the_CPU_qsys_CPU_nios2_oci_itrace" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 3554 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1516789615210 "|FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_itrace:the_CPU_qsys_CPU_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1516789620795 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1516789620795 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|Add17\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "Add17" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 8680 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789623637 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789623637 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789623637 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1516789623637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|lpm_add_sub:Add17 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|lpm_add_sub:Add17\"" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 8680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789623713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|lpm_add_sub:Add17 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623713 ""}  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 8680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789623713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/FPGA/FIR/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789623801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789623801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789623892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789623893 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789623893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/FPGA/FIR/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789623991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789623991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU_qsys:CPU_qsys_Init\|CPU_qsys_CPU:cpu\|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516789624044 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1990 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516789624044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/FPGA/FIR/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516789624120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516789624120 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1516789625565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 440 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 354 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_SDRAM.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 5586 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 5961 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 348 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 5997 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 6029 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 9196 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_CPU.v" 1010 -1 0 } } { "CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 43 -1 0 } } { "CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" "" { Text "D:/FPGA/FIR/CPU_qsys/synthesis/submodules/CPU_qsys_UART.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1516789625872 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1516789625873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "FIR.v" "" { Text "D:/FPGA/FIR/FIR.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516789628153 "|FIR|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "FIR.v" "" { Text "D:/FPGA/FIR/FIR.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516789628153 "|FIR|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1516789628153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789628734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "305 " "305 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1516789631242 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1516789631586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1516789631586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516789631655 "|FIR|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1516789631655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789631821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/FIR/output_files/FIR.map.smsg " "Generated suppressed messages file D:/FPGA/FIR/output_files/FIR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1516789632956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1516789637527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789637527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "FIR.v" "" { Text "D:/FPGA/FIR/FIR.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516789639533 "|FIR|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1516789639533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5158 " "Implemented 5158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4854 " "Implemented 4854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_RAMS" "251 " "Implemented 251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1516789639539 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1516789639539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516789639539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516789639629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 18:27:19 2018 " "Processing ended: Wed Jan 24 18:27:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516789639629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516789639629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516789639629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516789639629 ""}
