/*
 * Component description for VBAT_RAM
 *
 * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2018-10-01T10:50:03Z */
#ifndef _CEC1702Q_VBAT_RAM_COMPONENT_H_
#define _CEC1702Q_VBAT_RAM_COMPONENT_H_

/* ************************************************************************** */
/*   SOFTWARE API DEFINITION FOR VBAT_RAM                                     */
/* ************************************************************************** */

/* -------- VBAT_RAM_MEM_u32 : (VBAT_RAM Offset: 0x00) (R/W 32) 32-bits of VBAT powered RAM. -------- */
#define VBAT_RAM_MEM_u32_RESETVALUE           _UINT32_(0x00)                                       /*  (VBAT_RAM_MEM_u32) 32-bits of VBAT powered RAM.  Reset Value */

#define VBAT_RAM_MEM_u32_Msk                  _UINT32_(0x00000000)                                 /* (VBAT_RAM_MEM_u32) Register Mask  */


/** \brief VBAT_RAM register offsets definitions */
#define VBAT_RAM_MEM_u32_REG_OFST      _UINT32_(0x00)      /* (VBAT_RAM_MEM_u32) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_0_REG_OFST    _UINT32_(0x00)      /* (VBAT_RAM_MEM_u32_0) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_1_REG_OFST    _UINT32_(0x04)      /* (VBAT_RAM_MEM_u32_1) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_2_REG_OFST    _UINT32_(0x08)      /* (VBAT_RAM_MEM_u32_2) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_3_REG_OFST    _UINT32_(0x0C)      /* (VBAT_RAM_MEM_u32_3) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_4_REG_OFST    _UINT32_(0x10)      /* (VBAT_RAM_MEM_u32_4) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_5_REG_OFST    _UINT32_(0x14)      /* (VBAT_RAM_MEM_u32_5) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_6_REG_OFST    _UINT32_(0x18)      /* (VBAT_RAM_MEM_u32_6) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_7_REG_OFST    _UINT32_(0x1C)      /* (VBAT_RAM_MEM_u32_7) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_8_REG_OFST    _UINT32_(0x20)      /* (VBAT_RAM_MEM_u32_8) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_9_REG_OFST    _UINT32_(0x24)      /* (VBAT_RAM_MEM_u32_9) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_10_REG_OFST   _UINT32_(0x28)      /* (VBAT_RAM_MEM_u32_10) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_11_REG_OFST   _UINT32_(0x2C)      /* (VBAT_RAM_MEM_u32_11) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_12_REG_OFST   _UINT32_(0x30)      /* (VBAT_RAM_MEM_u32_12) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_13_REG_OFST   _UINT32_(0x34)      /* (VBAT_RAM_MEM_u32_13) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_14_REG_OFST   _UINT32_(0x38)      /* (VBAT_RAM_MEM_u32_14) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_15_REG_OFST   _UINT32_(0x3C)      /* (VBAT_RAM_MEM_u32_15) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_16_REG_OFST   _UINT32_(0x40)      /* (VBAT_RAM_MEM_u32_16) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_17_REG_OFST   _UINT32_(0x44)      /* (VBAT_RAM_MEM_u32_17) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_18_REG_OFST   _UINT32_(0x48)      /* (VBAT_RAM_MEM_u32_18) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_19_REG_OFST   _UINT32_(0x4C)      /* (VBAT_RAM_MEM_u32_19) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_20_REG_OFST   _UINT32_(0x50)      /* (VBAT_RAM_MEM_u32_20) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_21_REG_OFST   _UINT32_(0x54)      /* (VBAT_RAM_MEM_u32_21) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_22_REG_OFST   _UINT32_(0x58)      /* (VBAT_RAM_MEM_u32_22) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_23_REG_OFST   _UINT32_(0x5C)      /* (VBAT_RAM_MEM_u32_23) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_24_REG_OFST   _UINT32_(0x60)      /* (VBAT_RAM_MEM_u32_24) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_25_REG_OFST   _UINT32_(0x64)      /* (VBAT_RAM_MEM_u32_25) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_26_REG_OFST   _UINT32_(0x68)      /* (VBAT_RAM_MEM_u32_26) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_27_REG_OFST   _UINT32_(0x6C)      /* (VBAT_RAM_MEM_u32_27) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_28_REG_OFST   _UINT32_(0x70)      /* (VBAT_RAM_MEM_u32_28) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_29_REG_OFST   _UINT32_(0x74)      /* (VBAT_RAM_MEM_u32_29) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_30_REG_OFST   _UINT32_(0x78)      /* (VBAT_RAM_MEM_u32_30) 32-bits of VBAT powered RAM. Offset */
#define VBAT_RAM_MEM_u32_31_REG_OFST   _UINT32_(0x7C)      /* (VBAT_RAM_MEM_u32_31) 32-bits of VBAT powered RAM. Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/** \brief VBAT_RAM register API structure */
typedef struct
{  /* The VBAT Powered RAM provides a 128 Byte Random Accessed Memory that is operational while the main \n       power rail is operational, and will retain its values powered by battery power while the main rail is unpowered. */
  __IO  uint32_t                       VBAT_RAM_MEM_u32[32]; /**< Offset: 0x00 (R/W  32) 32-bits of VBAT powered RAM. */
} vbat_ram_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _CEC1702Q_VBAT_RAM_COMPONENT_H_ */
