# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Inference_Engine.srcs/sim_1/new/CFD_Model_tb.vhd" \

# Do not sort compile order
nosort
