/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [8:0] _02_;
  reg [2:0] _03_;
  reg [7:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [34:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [33:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [17:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire [13:0] celloutsig_0_76z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[3] | celloutsig_0_2z[2];
  assign celloutsig_0_39z = _00_ | celloutsig_0_12z;
  assign celloutsig_0_41z = celloutsig_0_15z | celloutsig_0_23z[2];
  assign celloutsig_0_57z = celloutsig_0_24z | celloutsig_0_19z;
  assign celloutsig_0_6z = in_data[22] | celloutsig_0_4z[10];
  assign celloutsig_0_17z = celloutsig_0_5z[4] | celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_11z[7] | celloutsig_0_4z[6];
  assign celloutsig_0_22z = celloutsig_0_8z[2] | celloutsig_0_13z[2];
  assign celloutsig_0_29z = celloutsig_0_17z | celloutsig_0_14z;
  reg [11:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 12'h000;
    else _15_ <= in_data[14:3];
  assign { _00_, _05_[10:0] } = _15_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_2z[8:6], celloutsig_0_29z, celloutsig_0_9z };
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_30z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_46z[3:1];
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= in_data[186:179];
  assign celloutsig_0_44z = { celloutsig_0_10z, celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_25z } === { celloutsig_0_35z, celloutsig_0_24z };
  assign celloutsig_0_45z = { celloutsig_0_21z[6:4], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_20z } === { celloutsig_0_11z[8:4], celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[175:168] === in_data[158:151];
  assign celloutsig_1_7z = _04_[7:3] === { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_14z } === { celloutsig_0_16z[11:10], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_25z = { celloutsig_0_4z[4:2], celloutsig_0_18z } === celloutsig_0_16z[34:25];
  assign celloutsig_0_36z = celloutsig_0_18z[5:1] && { celloutsig_0_21z[2:0], celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_1_1z = { in_data[139:133], celloutsig_1_0z } && in_data[105:98];
  assign celloutsig_1_3z = { _04_[4:1], _04_, celloutsig_1_1z } && { in_data[128:124], _04_ };
  assign celloutsig_1_5z = _04_[3:0] && in_data[188:185];
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z } && { in_data[139:135], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_12z = celloutsig_0_2z[11:1] && { celloutsig_0_2z[10:5], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_28z = celloutsig_0_4z[8:2] && celloutsig_0_16z[28:22];
  assign celloutsig_0_35z = { celloutsig_0_18z[1], celloutsig_0_12z, celloutsig_0_28z } % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_58z = { celloutsig_0_5z[4:0], celloutsig_0_29z, _00_, _05_[10:0] } % { 1'h1, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_53z, celloutsig_0_13z, celloutsig_0_49z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_57z };
  assign celloutsig_0_5z = celloutsig_0_1z[7:2] % { 1'h1, celloutsig_0_2z[4:1], celloutsig_0_3z };
  assign celloutsig_0_7z = in_data[31:28] % { 1'h1, celloutsig_0_4z[7:5] };
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_14z } % { 1'h1, in_data[151:138], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[69:61] % { 1'h1, in_data[34:27] };
  assign celloutsig_0_42z = { celloutsig_0_16z[31:9], celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_5z } * { celloutsig_0_16z[22:0], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_36z };
  assign celloutsig_0_59z = celloutsig_0_42z[4:2] * celloutsig_0_18z[6:4];
  assign celloutsig_0_72z = { celloutsig_0_13z[2], celloutsig_0_34z, celloutsig_0_7z } * { celloutsig_0_59z[0], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_8z = { celloutsig_0_1z[4], celloutsig_0_6z, celloutsig_0_6z } * celloutsig_0_1z[2:0];
  assign celloutsig_1_16z = celloutsig_1_14z[5:1] * { in_data[190:188], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_2z[9:3] * { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_16z[22:20], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_19z } * { celloutsig_0_11z[4:0], celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_31z = { in_data[68:63], celloutsig_0_14z } * { in_data[26:21], celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_11z[8:7], celloutsig_0_17z, celloutsig_0_1z } != { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_47z = { celloutsig_0_35z[1:0], celloutsig_0_17z, celloutsig_0_45z } != celloutsig_0_5z[3:0];
  assign celloutsig_0_55z = { celloutsig_0_11z[13:11], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_33z } != celloutsig_0_1z[8:1];
  assign celloutsig_0_63z = { _03_[1:0], celloutsig_0_28z, celloutsig_0_6z } != { celloutsig_0_26z, celloutsig_0_48z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_75z = in_data[15:5] != { celloutsig_0_23z[3:1], celloutsig_0_12z, celloutsig_0_63z, celloutsig_0_24z, _01_ };
  assign celloutsig_0_9z = celloutsig_0_1z[7:3] != in_data[20:16];
  assign celloutsig_0_10z = { celloutsig_0_5z[2], celloutsig_0_2z, celloutsig_0_1z } != { celloutsig_0_4z[6:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_11z[18:1], celloutsig_0_6z, celloutsig_0_4z } != { celloutsig_0_11z[12:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_32z = celloutsig_0_11z[6:3] != celloutsig_0_31z[5:2];
  assign celloutsig_0_33z = { celloutsig_0_13z[1:0], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_13z } != celloutsig_0_21z;
  assign celloutsig_0_49z = | { _02_, _01_, celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_14z = | { celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_26z = | { celloutsig_0_21z[5:2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_48z = ^ { celloutsig_0_31z[3:0], celloutsig_0_4z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_17z };
  assign celloutsig_0_53z = ^ { celloutsig_0_16z[18:17], celloutsig_0_47z, celloutsig_0_31z, celloutsig_0_48z };
  assign celloutsig_0_69z = ^ { celloutsig_0_67z[3:1], celloutsig_0_34z };
  assign celloutsig_1_4z = ^ { in_data[114:105], celloutsig_1_3z };
  assign celloutsig_1_18z = ^ { celloutsig_1_14z[4:3], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_24z = ^ celloutsig_0_4z[5:1];
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_3z, _04_ } >> { _04_, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_2z[9:7] >> celloutsig_0_7z[3:1];
  assign celloutsig_0_27z = celloutsig_0_21z[5:2] >> { celloutsig_0_23z[2:0], celloutsig_0_24z };
  assign celloutsig_0_30z = celloutsig_0_7z[3:1] >> celloutsig_0_7z[2:0];
  assign celloutsig_0_46z = celloutsig_0_5z[5:2] >> { celloutsig_0_2z[8:6], celloutsig_0_20z };
  assign celloutsig_0_76z = { celloutsig_0_58z[15:5], celloutsig_0_75z, celloutsig_0_47z, celloutsig_0_49z } >> { celloutsig_0_23z[2:1], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_69z, _03_, celloutsig_0_72z };
  assign celloutsig_1_8z = { in_data[104:102], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } >> _04_[7:2];
  assign celloutsig_0_16z = { celloutsig_0_11z[17:6], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z } >> { in_data[63:40], celloutsig_0_4z };
  assign celloutsig_0_23z = { _05_[10:8], celloutsig_0_19z } >> { celloutsig_0_11z[10], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[52:41] >> { celloutsig_0_1z[6:4], celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[71:61] >>> celloutsig_0_2z[10:0];
  assign celloutsig_0_60z = { celloutsig_0_10z, celloutsig_0_27z } >>> { _03_[2], celloutsig_0_35z, celloutsig_0_55z };
  assign celloutsig_0_67z = { celloutsig_0_8z, celloutsig_0_33z } >>> { celloutsig_0_60z[4:2], celloutsig_0_25z };
  assign celloutsig_1_19z = celloutsig_1_17z[15:11] >>> { celloutsig_1_16z[4:1], celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_8z, _00_, _05_[10:0], celloutsig_0_7z } >>> { in_data[62:48], celloutsig_0_7z };
  assign _05_[11] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
