
---------- Begin Simulation Statistics ----------
simSeconds                                   2.212467                       # Number of seconds simulated (Second)
simTicks                                 2212467087564                       # Number of ticks simulated (Tick)
finalTick                                26121103135282                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  51054.16                       # Real time elapsed on the host (Second)
hostTickRate                                 43335688                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10312984                       # Number of bytes of host memory used (Byte)
simInsts                                  11159111023                       # Number of instructions simulated (Count)
simOps                                    15227062485                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   218574                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     298253                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          512                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         5119                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    820595988                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.529941                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.262963                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   820595844    100.00%    100.00% |         113      0.00%    100.00% |          20      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    820595988                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2659840259                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.060663                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.727075                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.504656                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |  1166517754     43.86%     43.86% |  1198388951     45.05%     88.91% |   222752719      8.37%     97.29% |    41898443      1.58%     98.86% |    14481379      0.54%     99.41% |     6117338      0.23%     99.64% |     3965481      0.15%     99.79% |     3348215      0.13%     99.91% |     2369979      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2659840259                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        40959                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   2671680861                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    11.261425                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.293133                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    57.093088                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  2671678486    100.00%    100.00% |        1890      0.00%    100.00% |         393      0.00%    100.00% |          59      0.00%    100.00% |          31      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   2671680861                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   2526934406                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.043609                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004906                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     3.510289                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  2526932063    100.00%    100.00% |        2290      0.00%    100.00% |          32      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   2526934406                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        40959                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    144746455                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   189.640596                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   105.575498                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   162.197658                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   144744091    100.00%    100.00% |        1880      0.00%    100.00% |         392      0.00%    100.00% |          59      0.00%    100.00% |          31      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    144746455                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          512                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         5119                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    256523849                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.133775                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.497744                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   256523705    100.00%    100.00% |         113      0.00%    100.00% |          20      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    256523849                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    477008959                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.301875                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.389587                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   476629675     99.92%     99.92% |      367717      0.08%    100.00% |       10753      0.00%    100.00% |         726      0.00%    100.00% |          75      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    477008959                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     87063180                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000345                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.026358                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    87048203     99.98%     99.98% |           0      0.00%     99.98% |       14928      0.02%    100.00% |           0      0.00%    100.00% |          49      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     87063180                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch    100631613      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     19338851      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data    100904714      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     20935969      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       282150      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE      1597120      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     81288666      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch    100631613      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       273104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE      1597118      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       273104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack      1597118      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     19329803      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ         9046      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     81288666      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data    100631610      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     19329803      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data         9046      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack         9046      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      282150    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |     1597120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      282150    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |     1597120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      282150    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |     1597120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      282150    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |     1597120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   140269310     12.12%     12.12% |   133642324     11.55%     23.67% |   158722274     13.72%     37.39% |   225071530     19.45%     56.83% |    77079459      6.66%     63.50% |   117500211     10.15%     73.65% |   198480166     17.15%     90.80% |   106454370      9.20%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total   1157219644                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   108112661     12.94%     12.94% |    94716870     11.34%     24.29% |   110681567     13.25%     37.54% |   161922052     19.39%     56.93% |    50882485      6.09%     63.02% |    84061024     10.07%     73.08% |   149573244     17.91%     90.99% |    75231139      9.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    835181042                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |    84001472     12.34%     12.34% |    79560508     11.68%     24.02% |    86630780     12.72%     36.74% |   131784934     19.35%     56.09% |    42958813      6.31%     62.40% |    71386326     10.48%     72.89% |   119402662     17.53%     90.42% |    65239651      9.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    680965146                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |    11521607     13.50%     13.50% |    13556603     15.89%     29.39% |     8928506     10.47%     39.86% |    11221830     13.15%     53.01% |     4285003      5.02%     58.03% |    10005953     11.73%     69.76% |    13836847     16.22%     85.98% |    11960880     14.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total     85317229                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    16261302     12.73%     12.73% |    17589493     13.76%     26.49% |    16354295     12.80%     39.29% |    18224591     14.26%     53.55% |     6770517      5.30%     58.85% |    14887141     11.65%     70.50% |    22501218     17.61%     88.10% |    15201393     11.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    127789950                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |       13862     12.38%     12.38% |       18514     16.54%     28.92% |       11522     10.29%     39.22% |       13563     12.12%     51.34% |        4275      3.82%     55.15% |       17454     15.59%     70.75% |       17759     15.87%     86.61% |       14984     13.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       111933                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      249194     15.25%     15.25% |      276601     16.93%     32.18% |      156982      9.61%     41.79% |      214959     13.16%     54.94% |       66062      4.04%     58.99% |      201793     12.35%     71.34% |      242244     14.83%     86.16% |      226088     13.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      1633923                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |          11     11.58%     11.58% |          20     21.05%     32.63% |          11     11.58%     44.21% |           8      8.42%     52.63% |           3      3.16%     55.79% |          14     14.74%     70.53% |          17     17.89%     88.42% |          11     11.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total           95                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        3044     44.15%     44.15% |         622      9.02%     53.17% |         398      5.77%     58.94% |         543      7.88%     66.82% |         359      5.21%     72.02% |         769     11.15%     83.18% |         550      7.98%     91.15% |         610      8.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total         6895                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |     5782893     11.15%     11.15% |     5895500     11.37%     22.53% |     8593641     16.58%     39.10% |     9078527     17.51%     56.61% |     3493464      6.74%     63.35% |     4844477      9.34%     72.69% |     9356325     18.05%     90.74% |     4800343      9.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     51845170                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |      180300     11.03%     11.03% |      420187     25.71%     36.75% |      152672      9.34%     46.09% |      201267     12.32%     58.41% |       63489      3.89%     62.30% |      184137     11.27%     73.56% |      213972     13.09%     86.66% |      217994     13.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      1634018                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |    12403621     13.62%     13.62% |    13890675     15.25%     28.87% |     9723687     10.68%     39.55% |    11460063     12.58%     52.13% |     4640272      5.10%     57.23% |    11706009     12.85%     70.08% |    15152689     16.64%     86.72% |    12097175     13.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total     91074191                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |       66740     20.26%     20.26% |       71263     21.64%     41.90% |       25962      7.88%     49.78% |       33065     10.04%     59.82% |       13192      4.01%     63.83% |       40397     12.27%     76.09% |       42735     12.98%     89.07% |       36008     10.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       329362                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |       45087     16.01%     16.01% |       66345     23.56%     39.57% |       22458      7.98%     47.55% |       30074     10.68%     58.23% |       10236      3.64%     61.87% |       37293     13.24%     75.11% |       36939     13.12%     88.23% |       33145     11.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       281577                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |     4561848     10.38%     10.38% |     4441900     10.11%     20.48% |     7846000     17.85%     38.33% |     8026429     18.26%     56.60% |     3065122      6.97%     63.57% |     4305245      9.79%     73.36% |     8247273     18.76%     92.13% |     3460764      7.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     43954581                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |     5379566     10.96%     10.96% |     5574613     11.35%     22.31% |     8193413     16.69%     39.00% |     8626323     17.57%     56.57% |     3243685      6.61%     63.18% |     4578783      9.33%     72.51% |     8993830     18.32%     90.83% |     4504414      9.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     49094627                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |     9417943     14.20%     14.20% |    10510607     15.84%     30.04% |     6613845      9.97%     40.01% |     7511468     11.32%     51.33% |     2734103      4.12%     55.45% |     8649117     13.04%     68.48% |    11590825     17.47%     85.95% |     9318737     14.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total     66346645                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     1463940     11.85%     11.85% |     1504142     12.18%     24.03% |     1546871     12.53%     36.56% |     2086859     16.90%     53.46% |      793131      6.42%     59.88% |     1659329     13.44%     73.32% |     1916451     15.52%     88.84% |     1378284     11.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     12349007                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |     6169533     14.30%     14.30% |     6990865     16.21%     30.51% |     3983983      9.24%     39.75% |     4966705     11.52%     51.27% |     1407945      3.26%     54.53% |     5403993     12.53%     67.06% |     7779845     18.04%     85.10% |     6425722     14.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     43128591                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |      908510     12.72%     12.72% |     1127841     15.79%     28.50% |      854421     11.96%     40.46% |     1034134     14.47%     54.93% |      508714      7.12%     62.05% |      819542     11.47%     73.52% |      987910     13.83%     87.35% |      903865     12.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total      7144937                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |      986149     12.34%     12.34% |     1207529     15.11%     27.44% |     1070205     13.39%     40.83% |     1274537     15.94%     56.78% |      798804      9.99%     66.77% |      843433     10.55%     77.32% |     1014900     12.70%     90.02% |      798071      9.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total      7993628                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      213260     13.14%     13.14% |      281391     17.33%     30.47% |      190706     11.75%     42.22% |      206109     12.70%     54.91% |      118672      7.31%     62.22% |      183672     11.31%     73.53% |      218309     13.45%     86.98% |      211361     13.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total      1623480                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           4     11.11%     11.11% |           5     13.89%     25.00% |           6     16.67%     41.67% |           5     13.89%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           4     11.11%     77.78% |           8     22.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total           36                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     3256023     12.76%     12.76% |     3965802     15.54%     28.30% |     2839134     11.13%     39.42% |     3751214     14.70%     54.12% |     1453471      5.70%     59.82% |     2769811     10.85%     70.67% |     3850631     15.09%     85.76% |     3633760     14.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total     25519846                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |     5195690     11.12%     11.12% |     8730500     18.68%     29.80% |     6595427     14.11%     43.91% |     7113735     15.22%     59.13% |     2522402      5.40%     64.53% |     5002697     10.70%     75.24% |     5865748     12.55%     87.79% |     5707375     12.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     46733574                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |    97708206     12.84%     12.84% |    82998615     10.91%     23.75% |   102997214     13.54%     37.29% |   153135912     20.13%     57.42% |    47349394      6.22%     63.64% |    74568167      9.80%     73.44% |   136967310     18.00%     91.44% |    65114168      8.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    760838986                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |       42533     15.05%     15.05% |       66586     23.56%     38.61% |       22998      8.14%     46.74% |       30501     10.79%     57.54% |       10352      3.66%     61.20% |       38040     13.46%     74.66% |       37700     13.34%     88.00% |       33925     12.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       282635                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     2673203     12.28%     12.28% |     3553450     16.32%     28.60% |     2602436     11.95%     40.55% |     3105376     14.26%     54.81% |     1595809      7.33%     62.14% |     2398757     11.02%     73.16% |     3033266     13.93%     87.09% |     2810814     12.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total     21773111                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |     8442554     14.48%     14.48% |     9180636     15.75%     30.22% |     5667971      9.72%     39.95% |     6445983     11.06%     51.00% |     2251302      3.86%     54.86% |     7811149     13.40%     68.26% |    10402178     17.84%     86.10% |     8105887     13.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     58307660                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |    62690510     11.29%     11.29% |    56859403     10.24%     21.53% |    78602823     14.15%     35.68% |   123520952     22.24%     57.92% |    42751500      7.70%     65.62% |    51337167      9.24%     74.86% |    94525555     17.02%     91.88% |    45096801      8.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    555384711                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |      998864     13.11%     13.11% |      964771     12.66%     25.77% |     1083329     14.22%     39.98% |      798087     10.47%     50.45% |      778213     10.21%     60.67% |      949529     12.46%     73.13% |     1198320     15.72%     88.85% |      849763     11.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      7620876                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     1530297     12.89%     12.89% |     1679570     14.15%     27.03% |     1381842     11.64%     38.67% |     2014895     16.97%     55.64% |      749746      6.31%     61.95% |     1226932     10.33%     72.29% |     1755263     14.78%     87.07% |     1535343     12.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total     11873888                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |     3062538      9.87%      9.87% |     3031237      9.77%     19.64% |     5997119     19.33%     38.98% |     6087501     19.62%     58.60% |     1911894      6.16%     64.76% |     2505792      8.08%     72.84% |     6202017     19.99%     92.83% |     2223083      7.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     31021181                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |        1949     11.58%     11.58% |        3628     21.55%     33.12% |        1689     10.03%     43.15% |        1809     10.74%     53.90% |         440      2.61%     56.51% |        2251     13.37%     69.88% |        2647     15.72%     85.60% |        2424     14.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        16837                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |      189232     14.42%     14.42% |      216138     16.48%     30.90% |      129403      9.86%     40.76% |      176226     13.43%     54.20% |       53166      4.05%     58.25% |      159956     12.19%     70.44% |      198051     15.10%     85.54% |      189715     14.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      1311887                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |          11     12.22%     12.22% |          18     20.00%     32.22% |          11     12.22%     44.44% |           8      8.89%     53.33% |           3      3.33%     56.67% |          13     14.44%     71.11% |          16     17.78%     88.89% |          10     11.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total           90                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |    66094272     13.25%     13.25% |    61349215     12.30%     25.55% |    64474674     12.92%     38.47% |    84775602     16.99%     55.47% |    28052262      5.62%     61.09% |    55761074     11.18%     72.27% |    88105519     17.66%     89.93% |    50241227     10.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    498853845                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |    81282772     12.33%     12.33% |    76743476     11.64%     23.98% |    83786626     12.71%     36.69% |   128663326     19.52%     56.21% |    41258301      6.26%     62.47% |    68555628     10.40%     72.87% |   116031761     17.60%     90.48% |    62766262      9.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    659088152                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |     1147412     13.46%     13.46% |     1330557     15.61%     29.07% |      957393     11.23%     40.30% |     1132152     13.28%     53.58% |      530410      6.22%     59.80% |      974088     11.43%     71.23% |     1266223     14.85%     86.08% |     1186725     13.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total      8524960                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     1499310     11.59%     11.59% |     1410663     10.91%     22.50% |     1848881     14.30%     36.80% |     1938928     14.99%     51.79% |     1153228      8.92%     60.70% |     1799453     13.91%     74.62% |     2045256     15.81%     90.43% |     1237681      9.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     12933400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |       11911     12.53%     12.53% |       14886     15.65%     28.18% |        9833     10.34%     38.52% |       11754     12.36%     50.88% |        3835      4.03%     54.91% |       15203     15.99%     70.90% |       15112     15.89%     86.79% |       12560     13.21%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        95094                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |       59953     18.62%     18.62% |       60454     18.78%     37.40% |       27571      8.56%     45.96% |       38721     12.03%     57.99% |       12891      4.00%     61.99% |       41825     12.99%     74.99% |       44176     13.72%     88.71% |       36359     11.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       321950                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |         110      2.88%      2.88% |         598     15.65%     18.52% |        1314     34.38%     52.90% |         974     25.48%     78.39% |         369      9.65%     88.04% |         167      4.37%     92.41% |         146      3.82%     96.23% |         144      3.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total         3822                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         780     11.47%     11.47% |         970     14.27%     25.74% |        1015     14.93%     40.67% |         835     12.28%     52.95% |         553      8.13%     61.08% |         817     12.02%     73.10% |         992     14.59%     87.69% |         837     12.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         6799                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |     5782885     11.15%     11.15% |     5895493     11.37%     22.53% |     8593635     16.58%     39.10% |     9078515     17.51%     56.61% |     3493460      6.74%     63.35% |     4844473      9.34%     72.69% |     9356317     18.05%     90.74% |     4800334      9.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     51845112                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |      180300     11.03%     11.03% |      420187     25.71%     36.75% |      152672      9.34%     46.09% |      201267     12.32%     58.41% |       63489      3.89%     62.30% |      184137     11.27%     73.56% |      213972     13.09%     86.66% |      217994     13.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      1634018                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |    10728873     13.92%     13.92% |    12104311     15.70%     29.62% |     7984262     10.36%     39.97% |     9165706     11.89%     51.86% |     3727988      4.84%     56.70% |     9862098     12.79%     69.49% |    13017030     16.88%     86.37% |    10506615     13.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total     77096883                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |          97      9.12%      9.12% |         185     17.39%     26.50% |         175     16.45%     42.95% |         130     12.22%     55.17% |          69      6.48%     61.65% |         119     11.18%     72.84% |         144     13.53%     86.37% |         145     13.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total         1064                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        3044     44.15%     44.15% |         622      9.02%     53.17% |         398      5.77%     58.94% |         543      7.88%     66.82% |         359      5.21%     72.02% |         769     11.15%     83.18% |         550      7.98%     91.15% |         610      8.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total         6895                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     1674646     11.98%     11.98% |     1785773     12.78%     24.76% |     1738117     12.44%     37.20% |     2293395     16.41%     53.62% |      911919      6.53%     60.14% |     1843748     13.19%     73.34% |     2135521     15.28%     88.62% |     1590425     11.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     13973544                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           2     20.00%     20.00% |           4     40.00%     60.00% |           3     30.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |         490      6.16%      6.16% |         863     10.85%     17.01% |         938     11.79%     28.81% |         970     12.20%     41.00% |         475      5.97%     46.98% |        1516     19.06%     66.04% |        1311     16.48%     82.52% |        1390     17.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total         7953                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |       66738     20.26%     20.26% |       71259     21.64%     41.90% |       25959      7.88%     49.78% |       33064     10.04%     59.82% |       13192      4.01%     63.83% |       40397     12.27%     76.09% |       42735     12.98%     89.07% |       36008     10.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       329352                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |       45087     16.01%     16.01% |       66345     23.56%     39.57% |       22458      7.98%     47.55% |       30074     10.68%     58.23% |       10236      3.64%     61.87% |       37293     13.24%     75.11% |       36939     13.12%     88.23% |       33145     11.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       281577                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |           8     13.79%     13.79% |           7     12.07%     25.86% |           6     10.34%     36.21% |          12     20.69%     56.90% |           4      6.90%     63.79% |           4      6.90%     70.69% |           8     13.79%     84.48% |           9     15.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total           58                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |         102      2.71%      2.71% |         591     15.70%     18.41% |        1308     34.75%     53.16% |         962     25.56%     78.72% |         365      9.70%     88.42% |         163      4.33%     92.75% |         138      3.67%     96.41% |         135      3.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total         3764                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |         762      9.59%      9.59% |         752      9.46%     19.05% |        1516     19.08%     38.13% |         783      9.85%     47.98% |         896     11.27%     59.26% |         947     11.92%     71.17% |        1604     20.18%     91.36% |         687      8.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total         7947                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |         363     20.36%     20.36% |         119      6.67%     27.03% |         303     16.99%     44.03% |         135      7.57%     51.60% |         184     10.32%     61.92% |         307     17.22%     79.14% |         209     11.72%     90.86% |         163      9.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1783                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |         103     10.35%     10.35% |         142     14.27%     24.62% |         250     25.13%     49.75% |          51      5.13%     54.87% |         144     14.47%     69.35% |         128     12.86%     82.21% |         121     12.16%     94.37% |          56      5.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total          995                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |         558     11.47%     11.47% |         693     14.25%     25.72% |         594     12.21%     37.94% |         753     15.48%     53.42% |         247      5.08%     58.50% |         495     10.18%     68.68% |         789     16.22%     84.91% |         734     15.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         4863                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |           9     10.47%     10.47% |           9     10.47%     20.93% |           8      9.30%     30.23% |          12     13.95%     44.19% |           5      5.81%     50.00% |          12     13.95%     63.95% |          17     19.77%     83.72% |          14     16.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total           86                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |     4561279     10.38%     10.38% |     4441196     10.11%     20.48% |     7845398     17.85%     38.33% |     8025664     18.26%     56.60% |     3064870      6.97%     63.57% |     4304737      9.79%     73.36% |     8246466     18.76%     92.13% |     3460015      7.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     43949625                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |         569     11.48%     11.48% |         704     14.21%     25.69% |         602     12.15%     37.83% |         765     15.44%     53.27% |         252      5.08%     58.35% |         508     10.25%     68.60% |         807     16.28%     84.89% |         749     15.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         4956                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     74363626      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     56355648      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     14014586      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       285439      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     43949804      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         9567      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     11326441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     89292029      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data    100631610      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack    100627517      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data      8848916      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      1314925      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     17037168      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     59413981      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      1634018      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     66100291      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        18096      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     45871069      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     42047994      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     12712550      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         4710      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     26246636      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      2058148      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX         6903      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       274682      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX           91      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       109612      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     47430481      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         2143      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     10112883      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1149054      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     10561924      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     22117360      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv         4429      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR           95      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      1633923      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       111933      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     43949625      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       654905      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean     19744187      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         4619      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR        22300      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        43832      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX        22499      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old          153      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack    100627517      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv         4429      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETS            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          204      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       523590      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean           60      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       135874      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         4619      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS          124      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX           22      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         4498      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data      8003362      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         2811      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all     11738014      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR         1049      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS           90      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     16856399      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     47430481      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETX            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       180769      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       109612      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       315706      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX          112      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L2_Replacement_clean            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     41732287      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      2220330      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS        70910      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     46186774      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS           92      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         1128      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     12712549      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        27147      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX         1895      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE         7944      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       281585      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS        11367      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX         7911      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     65818706      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS        32179      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX          479      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX           86      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       312143      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      1296538      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock        25337      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data         9821      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean        15516      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS         1247      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX           96      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         2813      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      1608681      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        40959                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples   1156608555                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean    10.929552                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.264650                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    56.719596                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |  1156607379    100.00%    100.00% |         923      0.00%    100.00% |         208      0.00%    100.00% |          27      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total   1156608555                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples   1100399024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000953                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000661                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.030866                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1099350736     99.90%     99.90% |     1047930      0.10%    100.00% |         355      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total   1100399024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        40959                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     56209531                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   205.299094                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   123.765680                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   162.752311                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    56208355    100.00%    100.00% |         923      0.00%    100.00% |         208      0.00%    100.00% |          27      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     56209531                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    649995100                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.435141                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.118240                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    38.069823                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   649993885    100.00%    100.00% |         988      0.00%    100.00% |         131      0.00%    100.00% |          45      0.00%    100.00% |          28      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    649995100                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    637783835                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.072803                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.014405                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     4.166647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   637783051    100.00%    100.00% |         760      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    637783835                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     12211265                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   233.276319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   181.580284                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   152.752513                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    12210074     99.99%     99.99% |         971      0.01%    100.00% |         127      0.00%    100.00% |          43      0.00%    100.00% |          27      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     12211265                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    834581060                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    16.046622                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.485507                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    67.800676                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   834575343    100.00%    100.00% |        4802      0.00%    100.00% |         562      0.00%    100.00% |         184      0.00%    100.00% |         100      0.00%    100.00% |          40      0.00%    100.00% |          11      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    834581060                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    760285474                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001338                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   760284152    100.00%    100.00% |        1309      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    760285474                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     74295586                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   170.022479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    85.252182                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   160.040973                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    74289869     99.99%     99.99% |        4802      0.01%    100.00% |         562      0.00%    100.00% |         184      0.00%    100.00% |         100      0.00%    100.00% |          40      0.00%    100.00% |          11      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     74295586                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     22131141                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    18.259732                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.536568                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    76.545118                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    22130900    100.00%    100.00% |         198      0.00%    100.00% |          25      0.00%    100.00% |           8      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     22131141                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     20726375                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     4.006803                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.128692                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    30.862258                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    20724830     99.99%     99.99% |        1518      0.01%    100.00% |          17      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     20726375                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples      1404766                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   228.552087                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   145.639793                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   176.163882                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |     1404552     99.98%     99.98% |         175      0.01%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total      1404766                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      4182486                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    26.876001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.952784                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    92.327053                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     4179595     99.93%     99.93% |        2826      0.07%    100.00% |          35      0.00%    100.00% |          16      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      4182486                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      3557179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.110749                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.002611                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     6.187621                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     3557126    100.00%    100.00% |          39      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      3557179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       625307                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   173.446590                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    86.626886                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   177.592753                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      622430     99.54%     99.54% |        2814      0.45%     99.99% |          34      0.01%    100.00% |          15      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       625307                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      4182519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     4182519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      4182519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      4182519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     4182519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      4182519                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   183.603344                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.013053                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time   103.084299                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.002590                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    28.232700                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.002322                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    28.231037                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.001283                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   170.041189                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    28.214470                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   169.286822                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   141.072481                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      2292611                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     34828207                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.089182                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.816255                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7     34653826     99.50%     99.50% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15       163903      0.47%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23         8983      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31         1195      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39          237      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           53      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::48-55            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     34828207                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    216262108                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses      8007809                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    224269917                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits     97708206                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses     10404092                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    108112298                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.004420                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    28.275543                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         2105                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000586                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    56.462076                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs    69.693492                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   141.161507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000307                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    56.462050                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000294                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   156.840086                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    28.231032                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles      2168165                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     38638230                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.094409                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.841556                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7     38439042     99.48%     99.48% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15       186428      0.48%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23        10930      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31         1429      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39          311      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47           62      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55           21      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     38638230                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    204647365                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses      8554573                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    213201938                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits     82998615                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses     11718136                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses     94716751                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.004123                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    28.289135                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         2168                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000630                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    56.462076                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs   129.861241                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   141.159685                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    56.462022                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000316                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   154.776543                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000104                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    28.231037                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles      3127487                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples     35461839                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.097554                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.876685                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-7     35252246     99.41%     99.41% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-15       195713      0.55%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-23        11422      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-31         1818      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-39          449      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::40-47          133      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-55           46      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::56-63           12      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total     35461839                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits    234542879                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses     10808409                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses    245351288                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits    102997214                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses      7684050                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses    110681264                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.004830                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time    28.286393                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count         3259                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000672                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time    56.462076                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs   113.989647                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time   141.160150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time    56.461945                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000336                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time   156.602131                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time    28.231032                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles      3900973                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples     40280328                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.079298                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.759266                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-7     40095354     99.54%     99.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-15       176573      0.44%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-23         7388      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-31          834      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-39          153      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::40-47           22      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-55            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total     40280328                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits    344871702                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses     11983926                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses    356855628                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits    153135912                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses      8786005                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses    161921917                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.006880                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time    28.268220                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count         1936                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000734                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time    56.451026                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs    75.986360                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time   141.132227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000297                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time    56.450895                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000368                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time   153.733771                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000148                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time    28.225512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles      1062487                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples     15641477                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.107737                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.941510                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-7     15537773     99.34%     99.34% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-15        95118      0.61%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-23         6970      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-31         1246      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-39          295      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::40-47           68      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::48-55            7      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total     15641477                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits    115362678                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses      4674554                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses    120037232                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits     47349394                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses      3532907                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses     50882301                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.002269                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time    28.260394                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_count         1846                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000287                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_stall_time    56.462070                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs    39.940281                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_stall_time   141.160403                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000113                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_stall_time    56.461950                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_stall_time   162.221912                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_stall_time    28.231034                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles      1914133                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples     31343541                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.111877                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.943889                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-7     31145281     99.37%     99.37% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-15       182404      0.58%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-23        13146      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::24-31         1987      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-39          501      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::40-47          152      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-55           44      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::56-63           15      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::64-71            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::72-79            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total     31343541                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits    181606095                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses      7279366                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses    188885461                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits     74568167                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses      9492550                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses     84060717                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.003653                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time    28.263656                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_count         2319                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000537                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_stall_time    56.462076                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs   181.287452                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_stall_time   141.161001                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000266                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_stall_time    56.461945                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000269                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_stall_time   157.626373                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_stall_time    28.231032                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles      3961161                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples     47147350                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.152314                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     1.175395                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-7     46699464     99.05%     99.05% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-15       381416      0.81%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-23        55990      0.12%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-31         8251      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-39         1934      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::40-47          208      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::48-55           56      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::56-63           24      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::64-71            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total     47147350                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits    305726903                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses     12154200                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses    317881103                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits    136967310                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses     12605725                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses    149573035                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.006249                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time    28.289282                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_count         3070                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000842                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_stall_time    56.454167                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs   141.857340                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_stall_time   141.140393                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000366                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_stall_time    56.454144                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000421                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_stall_time   154.836963                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000150                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_stall_time    28.227083                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles      1557397                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples     32848002                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.078414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.777054                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-7     32713927     99.59%     99.59% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-15       123099      0.37%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-23         9329      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-31         1276      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-39          306      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::40-47           50      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::48-55           12      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total     32848002                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits    164661428                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses      7031849                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses    171693277                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits     65114168                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses     10116808                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses     75230976                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.003320                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time    28.267876                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_count         1889                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000525                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_stall_time    56.450871                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs    81.570327                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_stall_time   141.129946                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000317                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_stall_time    56.450686                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000263                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_stall_time   157.604830                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000085                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_stall_time    28.225434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles      1466285                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    544407014                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.746705                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     2.675934                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-511    544406870    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-1023          113      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1535           20      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-2047            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::2048-2559            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::2560-3071            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::3072-3583            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::4096-4607            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::4608-5119            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    544407014                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002566                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    56.462075                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000892                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    28.231025                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.002446                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   189.474147                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count       189131                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     39850449                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses    104984510                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    144834959                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.005421                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    46.113374                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.003670                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   145.983266                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000863                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   141.163921                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    490933144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   3927465152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    174126360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1393010880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    532893806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  38368354032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    741352418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   5930819344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     42926446                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   3090704112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     68995142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    551961136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1375.595978                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1391.841891                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1389.212282                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1509.904087                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1389.233007                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_stall_time  1518.960590                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_stall_time  1490.949843                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_stall_time  1458.519739                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1503.158278                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_buf_msgs     0.003964                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers145.m_stall_time  1392.385064                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1334.010323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_buf_msgs     0.001581                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers147.m_stall_time   999.006494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1480.642307                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_stall_time  1370.141049                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_stall_time  1463.540828                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers176.m_stall_time  1621.890031                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers181.m_stall_time  1428.848452                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers186.m_stall_time  1560.539674                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_stall_time  1467.054494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1610.579007                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_buf_msgs     0.004330                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers200.m_stall_time  1409.941217                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.001714                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1335.706616                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_buf_msgs     0.001745                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers202.m_stall_time   999.005626                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1479.104029                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_stall_time  1459.216045                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_stall_time  1639.351489                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_stall_time  1604.213421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_stall_time  1684.178867                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_stall_time  1386.172932                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_stall_time  1535.738275                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_stall_time  1726.456619                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_buf_msgs     0.001696                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers255.m_stall_time  1368.298666                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_buf_msgs     0.000652                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_stall_time  1333.895260                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_buf_msgs     0.000674                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers257.m_stall_time   999.002921                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1474.344492                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers276.m_stall_time  1467.122864                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_buf_msgs     0.000014                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers281.m_stall_time  1510.822676                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_stall_time  1489.856050                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_stall_time  1561.201176                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_stall_time  1696.894697                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_stall_time  1439.158200                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_stall_time  1542.243981                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1518.519104                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_buf_msgs     0.003172                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers310.m_stall_time  1389.553047                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_buf_msgs     0.001530                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_stall_time  1334.112349                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_buf_msgs     0.001040                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers312.m_stall_time   999.005553                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_stall_time  1433.990930                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_stall_time  1461.387388                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_stall_time  1521.948999                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_stall_time  1435.146845                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_buf_msgs     0.003458                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers35.m_stall_time  1381.802324                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_stall_time  1521.041144                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_stall_time  1550.557912                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.001767                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1334.537039                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_stall_time  1433.599605                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_buf_msgs     0.004962                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers365.m_stall_time  1395.603756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_buf_msgs     0.002112                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers366.m_stall_time  1335.648345                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_buf_msgs     0.001765                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers367.m_stall_time   999.007468                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_buf_msgs     0.001156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers37.m_stall_time   999.006098                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_stall_time  1387.865066                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_stall_time  1485.585082                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_stall_time  1529.390197                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_stall_time  1579.838931                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_stall_time  1666.724648                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_stall_time  1608.261698                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_stall_time  1559.212723                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_buf_msgs     0.003102                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers420.m_stall_time  1372.885062                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_buf_msgs     0.001829                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_stall_time  1334.916221                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_buf_msgs     0.001000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers422.m_stall_time   999.005352                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_buf_msgs     0.003429                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_stall_time  1173.026836                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_buf_msgs     0.001774                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers442.m_stall_time   999.012152                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_buf_msgs     0.003643                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_stall_time  1146.431454                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_buf_msgs     0.002083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers447.m_stall_time   999.011349                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_buf_msgs     0.003940                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_stall_time  1173.720570                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_buf_msgs     0.001369                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers452.m_stall_time   999.012684                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_buf_msgs     0.004298                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_stall_time  1142.072571                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_buf_msgs     0.001723                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_stall_time   999.010099                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_buf_msgs     0.001686                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers461.m_stall_time  1242.442080                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_buf_msgs     0.000655                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers462.m_stall_time   999.004668                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_buf_msgs     0.003143                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers466.m_stall_time  1188.378354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_buf_msgs     0.001539                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers467.m_stall_time   999.011981                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_buf_msgs     0.004928                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers471.m_stall_time  1157.396740                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_buf_msgs     0.002120                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers472.m_stall_time   999.016433                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_buf_msgs     0.003067                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_stall_time  1188.363051                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_buf_msgs     0.001836                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers477.m_stall_time   999.010216                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_buf_msgs     0.015139                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers480.m_stall_time  1494.204007                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_buf_msgs     0.015139                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_stall_time  1339.740521                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_buf_msgs     0.030279                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_stall_time  1011.457835                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_buf_msgs     0.000283                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_stall_time   999.001541                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.000011                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1386.790140                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_buf_msgs     0.000283                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers595.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1370.046267                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1353.594684                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_stall_time  1399.054448                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1465.556149                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1535.446752                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers81.m_stall_time  1447.003730                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers86.m_stall_time  1498.332774                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_buf_msgs     0.003712                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers90.m_stall_time  1375.898604                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_buf_msgs     0.002066                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers91.m_stall_time  1334.863303                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_buf_msgs     0.001227                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers92.m_stall_time   999.005469                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.156617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     18411901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    147295208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     11784674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2     94277392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     18882130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   1359513360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     15047312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2      7682926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    120378496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2     61463408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      1499310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1      1147970                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    107950320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     82653840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0      3062538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     24500304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000295                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   128.609049                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time    89.744756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time    97.266286                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000150                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   112.926148                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_stall_time    97.152925                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_stall_time    96.732708                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_stall_time   100.474298                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_buf_msgs     0.000389                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers38.m_stall_time    88.911396                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_buf_msgs     0.000152                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_stall_time    84.908256                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    88.385585                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers40.m_stall_time    56.462580                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time    87.915608                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.367955                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     11784674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2     94277392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     18369858                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   1322629776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1      4673675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1     37389400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.006770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1        98705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1      7106760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1        11501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1        92008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.001765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1        25788                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1      1856736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1         2629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1        21032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.002050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1        30008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1      2160576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1         2403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1        19224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.000570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1         8304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1       597888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1         1060                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1         8480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization     0.001604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Data::1        23330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Data::1      1679760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Control::1         3294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Control::1        26352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization     0.002604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Data::1        37874                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Data::1      2726928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Control::1         5203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Control::1        41624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization     0.002668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Data::1        39058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Data::1      2812176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Control::1         3096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Control::1        24768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.link_utilization     0.493418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Control::0     18411901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Control::0    147295208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Data::1       249205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Data::1     17942760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::1     10344451                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::2      7682926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::1     82755608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::2     61463408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::0      1499310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Data::1      1147970                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::0    107950320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Data::1     82653840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Writeback_Control::0      3062538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Writeback_Control::0     24500304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.171403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     20272709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    162181672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     13851738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    110813904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     20778740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   1496069280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1     16804861                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2      8167805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    134438888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2     65342440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      1410663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1331250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    101567736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     95850000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      3031237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     24249896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000318                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   126.545506                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time    90.356015                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time    96.005288                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000177                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   112.926099                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_stall_time   102.005359                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_stall_time    94.422142                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_stall_time    98.764803                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_buf_msgs     0.000405                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers38.m_stall_time    88.429052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_buf_msgs     0.000178                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_stall_time    84.935754                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    89.333776                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_buf_msgs     0.000104                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers40.m_stall_time    56.462537                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    86.522073                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     1.504692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2     13851738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2    110813904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     20206984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   1454902848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      4579508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     36636064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.003523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1        49116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1      3536352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        26313                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       210504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.003020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1        43725                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1      3148200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1         8092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1        64736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.003143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1        45132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1      3249504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1        12736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1       101888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.000873                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1        12395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1       892440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1         4465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1        35720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization     0.003491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Data::1        49842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Data::1      3588624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Control::1        15435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Control::1       123480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization     0.003631                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Data::1        52168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Data::1      3756096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Control::1        14979                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Control::1       119832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization     0.002968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Data::1        42757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Data::1      3078504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Control::1         9619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Control::1        76952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.link_utilization     0.531492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Control::0     20272709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Control::0    162181672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Data::1       276621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Data::1     19916712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::1     12133714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::2      8167805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::1     97069712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::2     65342440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::0      1410663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Data::1      1331250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::0    101567736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Data::1     95850000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Writeback_Control::0      3031237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Writeback_Control::0     24249896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     0.003772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1     20314800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0      1879270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::1      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0     15034160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::1     12776960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_stall_time   112.858011                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers47.m_stall_time   197.501292                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.031124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1     20314800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Writeback_Control::1      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Writeback_Control::1     12776960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.link_utilization     0.014138                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Writeback_Control::0      1879270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Writeback_Control::0     15034160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.159520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     18492459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    147939672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2      9097021                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2     72776168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     18795906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   1353305232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     15864939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2     10506888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    126919512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2     84055104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0      1848881                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1       957987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0    133119432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     68975064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      5997119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0     47976952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000337                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   128.371094                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time    89.523782                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time   100.482089                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000116                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   112.925797                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_stall_time    98.155552                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_stall_time    95.392341                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_stall_time    99.173180                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_buf_msgs     0.000453                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers38.m_stall_time    89.807756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_buf_msgs     0.000117                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_stall_time    84.863138                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time    89.538819                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers40.m_stall_time    56.462614                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time    99.760938                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.378768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2      9097021                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2     72776168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     18470398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1   1329868656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1      7894420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     63155360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.001350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        18332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      1319904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        14418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       115344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.003724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        54138                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      3897936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1         7707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1        61656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.001384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1        20146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1      1450512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1         2665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1        21320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.000483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1         7020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1       505440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1         1016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1         8128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization     0.001852                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Data::1        26778                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Data::1      1928016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Control::1         5261                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Control::1        42088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization     0.001280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Data::1        18532                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Data::1      1334304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Control::1         3324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Control::1        26592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization     0.001631                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Data::1        23569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Data::1      1696968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Control::1         4589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Control::1        36712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.link_utilization     0.523767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Control::0     18492459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Control::0    147939672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Data::1       156993                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Data::1     11303496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::1      7931539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::2     10506888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::1     63452312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::2     84055104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::0      1848881                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Data::1       957987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::0    133119432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Data::1     68975064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Writeback_Control::0      5997119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Writeback_Control::0     47976952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.179435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     20769931                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0    166159448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2     11450360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2     91602880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     21183897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1   1525240584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1     18178493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2     11603263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1    145427944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2     92826104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0      1938928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1      1132905                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0    139602816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1     81569160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      6087501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0     48700008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000369                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   125.508259                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time   109.229918                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time    92.849558                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000146                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time   112.903437                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_stall_time   104.032842                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_stall_time    96.115507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_stall_time   108.271752                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_buf_msgs     0.000480                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers38.m_stall_time    91.285645                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_stall_time    84.990391                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time    87.906682                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_buf_msgs     0.000148                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers40.m_stall_time    56.451500                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time    95.818108                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     1.550300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2     11450360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2     91602880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     20740400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1   1493308800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1      8089568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     64716544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.001757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        24843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      1788696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1         9970                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1        79760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.004356                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        63123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      4544856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1        12266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1        98128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.001257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1        18266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1      1315152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1         2707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1        21656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.000717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1        10449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1       752328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1         1217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1         9736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.001699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1        24755                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1      1782360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1         2969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1        23752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization     0.002763                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Data::1        40130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Data::1      2889360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Control::1         6051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Control::1        48408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization     0.003237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Data::1        46964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Data::1      3381408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Control::1         7452                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Control::1        59616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.link_utilization     0.587137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Control::0     20769931                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Control::0    166159448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Data::1       214967                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Data::1     15477624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::1     10046293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::2     11603263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::1     80370344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::2     92826104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::0      1938928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Data::1      1132905                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::0    139602816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Data::1     81569160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Writeback_Control::0      6087501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Writeback_Control::0     48700008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.072710                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0      8207461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0     65659688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2      4355343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2     34842744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1      8333989                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1    600047208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1      6842896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2      4479108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1     54743168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2     35832864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0      1153228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1       530657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0     83032416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1     38207304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0      1911894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0     15295152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   133.990878                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time   107.694628                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time   114.466381                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000056                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time   112.924714                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time    89.281392                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_stall_time   101.928428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_stall_time   118.086704                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_buf_msgs     0.000218                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers38.m_stall_time    87.767624                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_buf_msgs     0.000056                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_stall_time    84.853456                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time    95.451877                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_buf_msgs     0.000057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers40.m_stall_time    56.462316                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time   110.725350                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.611150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2      4355343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2     34842744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1      8197584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1    590226048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1      3088550                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1     24708400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     0.000489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1         6838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1       492336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1         3449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1        27592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     0.001235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1        17723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1      1276056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1         4665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1        37320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.000432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1         6270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1       451440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1         1006                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1         8048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.000589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1         8571                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1       617112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1         1150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1         9200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.000730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1        10553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1       759816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1         2035                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1        16280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization     0.000676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Data::1         9788                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Data::1       704736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Control::1         1752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Control::1        14016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization     0.000728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Data::1        10597                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Data::1       762984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Control::1         1582                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Control::1        12656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.link_utilization     0.256492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Control::0      8207461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Control::0     65659688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Data::1        66065                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Data::1      4756680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::1      3738707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::2      4479108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::1     29909656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::2     35832864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::0      1153228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Data::1       530657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::0     83032416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Data::1     38207304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Writeback_Control::0      1911894                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Writeback_Control::0     15295152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.143724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0     16771916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0    134175328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2     10225214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2     81801712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1     17156460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1   1235265120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1     13414305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2      6909655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1    107314440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2     55277240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0      1799453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1       974583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0    129560616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1     70169976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0      2505792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0     20046336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000270                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time   129.395336                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_stall_time    98.063330                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_stall_time   104.089562                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000130                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_stall_time   112.925841                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_stall_time   115.582684                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_stall_time    93.750860                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_stall_time   102.483592                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_buf_msgs     0.000381                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers38.m_stall_time    89.567884                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_stall_time    84.871977                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time    96.137875                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers40.m_stall_time    56.462535                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_stall_time    99.838785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     1.243292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2     10225214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2     81801712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1     16735392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1   1204948224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1      4382935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1     35063480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     0.001565                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1        22554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1      1623888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1         5025                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1        40200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization     0.005483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Data::1        79399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Data::1      5716728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Control::1        14026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Control::1       112208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization     0.001731                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Data::1        25007                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Data::1      1800504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Control::1         5242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Control::1        41936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.001683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1        24535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1      1766520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1         2930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1        23440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.000628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1         9003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1       648216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1         2415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1        19320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.002085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1        30122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1      2168784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Control::1         5967                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Control::1        47736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization     0.001979                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Data::1        28641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Data::1      2062152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Control::1         5244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Control::1        41952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.link_utilization     0.466244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Control::0     16771916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Control::0    134175328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Data::1       201807                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Data::1     14530104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::1      8990521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::2      6909655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::1     71924168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::2     55277240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::0      1799453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Data::1       974583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::0    129560616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Data::1     70169976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Writeback_Control::0      2505792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Writeback_Control::0     20046336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.209568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0     24759925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0    198079400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2     14096867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2    112774936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1     25225817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1   1816258824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1     20896782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2     11742757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1    167174256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2     93942056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0      2045256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1      1267012                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0    147258432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1     91224864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0      6202017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0     49616136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000423                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time   126.609880                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time   100.764822                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_stall_time    93.395486                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000180                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time   112.911041                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_stall_time   100.688016                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_stall_time   103.187600                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_stall_time    93.281580                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_buf_msgs     0.000553                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers38.m_stall_time    90.084412                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_buf_msgs     0.000181                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_stall_time    84.990410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time    93.314745                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_buf_msgs     0.000150                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers40.m_stall_time    56.454799                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_stall_time    95.640397                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.841378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2     14096867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2    112774936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1     24723536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1   1780094592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1      8326947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1     66615576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.002444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1        35399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1      2548728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1         6199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1        49592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.005950                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1        86557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1      6232104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1        13323                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1       106584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.001341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1        19494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1      1403568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1         2710                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1        21680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     0.002734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1        39758                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1      2862576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1         5476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1        43808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     0.000651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1         9461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1       681192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1         1473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1        11784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.002195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Data::1        31684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Data::1      2281248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Control::1         6615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Control::1        52920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization     0.002589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Data::1        37667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Data::1      2712024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Control::1         5036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Control::1        40288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.link_utilization     0.655539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Control::0     24759925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Control::0    198079400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Data::1       242261                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Data::1     17442792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::1     12529003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::2     11742757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::1    100232024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::2     93942056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::0      2045256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Data::1      1267012                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::0    147258432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Data::1     91224864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Writeback_Control::0      6202017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Writeback_Control::0     49616136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     0.145858                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0     17148657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0    137189256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2     12201963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2     97615704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1     17583304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1   1265997888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1     14303338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2      6641907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1    114426704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2     53135256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0      1237681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1      1187459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0     89113032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1     85497048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0      2223083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0     17784664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000264                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_stall_time   129.379396                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_stall_time   101.454741                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_stall_time   105.670720                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time   112.903041                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_stall_time   113.027221                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_stall_time   108.075165                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_stall_time   103.916723                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_buf_msgs     0.000342                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers38.m_stall_time    88.139287                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_buf_msgs     0.000157                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_stall_time    84.923114                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time    89.403788                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_buf_msgs     0.000085                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers40.m_stall_time    56.451321                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_stall_time    97.629702                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     1.277587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2     12201963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2     97615704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1     17116122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1   1232360784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1      3529917                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1     28239336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     0.002319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1        33748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1      2429856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1         4410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1        35280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization     0.004390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Data::1        63878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Data::1      4599216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Control::1         8397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Control::1        67176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization     0.001517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Data::1        21951                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Data::1      1580472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Control::1         3974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Control::1        31792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization     0.003016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Data::1        43839                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Data::1      3156408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Control::1         6248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Control::1        49984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization     0.000723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Data::1        10484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Data::1       754848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Control::1         1905                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Control::1        15240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization     0.002041                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Data::1        29537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Data::1      2126664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Control::1         5557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Control::1        44456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization     0.002595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Data::1        37646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Data::1      2710512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Control::1         6009                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Control::1        48072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.link_utilization     0.456112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Control::0     17148657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Control::0    137189256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Data::1       226099                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Data::1     16279128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::1     10736921                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::2      6641907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::1     85895368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::2     53135256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::0      1237681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Data::1      1187459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::0     89113032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Data::1     85497048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Writeback_Control::0      2223083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Writeback_Control::0     17784664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     2.072606                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0    245466572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0   1963732576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2     87063180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2    696505440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1    264418802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1  19038153744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1    302605643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2     67734309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1   2420845144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2    541874472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0     12933400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1      8529823                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0    931204800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1    614147256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0     31021181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0    248169448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_buf_msgs     0.003425                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers0.m_stall_time   160.606941                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.004235                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time   117.752229                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_buf_msgs     0.000177                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers10.m_stall_time    56.462984                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_buf_msgs     0.000354                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_stall_time    71.286369                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_buf_msgs     0.000116                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers15.m_stall_time    56.463020                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_buf_msgs     0.000383                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_stall_time    68.572115                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000864                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time   112.932885                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_buf_msgs     0.000146                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers20.m_stall_time    56.451750                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_buf_msgs     0.000153                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_stall_time    77.105931                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_buf_msgs     0.000056                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers25.m_stall_time    56.462345                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_buf_msgs     0.000287                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_stall_time    72.522449                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_buf_msgs     0.000130                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers30.m_stall_time    56.462960                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_buf_msgs     0.000462                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_stall_time    69.879983                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_buf_msgs     0.000180                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers35.m_stall_time    56.455538                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_buf_msgs     0.000274                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_stall_time    72.510107                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.000308                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time    71.202337                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_buf_msgs     0.000156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers40.m_stall_time    56.451551                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_buf_msgs     0.001931                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers43.m_stall_time    98.458573                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_buf_msgs     0.001317                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_stall_time    85.348873                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_buf_msgs     0.000150                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers5.m_stall_time    56.463079                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_buf_msgs     0.000329                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_stall_time    68.961729                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization    11.539585                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Control::0    144834959                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Control::0   1158679672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1    102265628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1   7363125216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1    177087714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::2     67734309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1   1416701712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::2    541874472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::0     12933400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Data::1      8529823                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::0    931204800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Data::1    614147256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Writeback_Control::0     31021181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Writeback_Control::0    248169448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     1.354507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Request_Control::2     11784674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Request_Control::2     94277392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1     18179028                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1   1308890016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1      4603891                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1     36831128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.link_utilization     1.472785                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Request_Control::2     13851738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Request_Control::2    110813904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Data::1     19743461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Data::1   1421529192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Control::1      4507623                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Control::1     36060984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.link_utilization     1.367705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Request_Control::2      9097021                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Request_Control::2     72776168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Data::1     18309897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Data::1   1318312584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Control::1      7868060                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Control::1     62944480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.link_utilization     1.535700                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Request_Control::2     11450360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Request_Control::2     91602880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Data::1     20528411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Data::1   1478045592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Control::1      8055960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Control::1     64447680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.link_utilization     0.606505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Request_Control::2      4355343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Request_Control::2     34842744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Data::1      8130468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Data::1    585393696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Control::1      3074999                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Control::1     24599992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.link_utilization     1.229680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Request_Control::2     10225214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Request_Control::2     81801712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Data::1     16538913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Data::1   1190801736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Control::1      4341769                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Control::1     34734152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.link_utilization     1.825744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Request_Control::2     14096867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Request_Control::2    112774936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Data::1     24497276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Data::1   1763803872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Control::1      8283662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Control::1     66269296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.link_utilization     1.261787                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Request_Control::2     12201963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Request_Control::2     97615704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Data::1     16886869                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Data::1   1215854568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Control::1      3493299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Control::1     27946392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.link_utilization     2.677278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Control::0    100631613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Control::0    805052904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Data::1     19338851                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Data::1   1392397272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Control::1     81288666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Control::1    650309328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     0.857660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0    100631613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0    805052904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1    120252611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1   8658187992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1    181925231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1   1455401848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0      1879270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::1      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0     15034160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::1     12776960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_buf_msgs     0.001324                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers0.m_stall_time   155.372306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.001283                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_stall_time   141.810434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_buf_msgs     0.002722                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers43.m_stall_time    57.517531                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_buf_msgs     0.000024                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers48.m_stall_time    56.429071                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     2.691416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Control::0    100631613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Control::0    805052904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1     19338851                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1   1392397272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1     81288666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1    650309328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Writeback_Control::0      1879270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Writeback_Control::0     15034160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.link_utilization     7.569385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Data::1    100631610                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Data::1   7245475920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Control::1    100636565                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Control::1    805092520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.link_utilization     0.031124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Data::1       282150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Data::1     20314800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Writeback_Control::1      1597120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Writeback_Control::1     12776960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  48337                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 48337                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                129774                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               129774                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         8308                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         3432                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        11740                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        21896                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        11022                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          278                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          206                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          124                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          268                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          338                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          150                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        34290                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        73070                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio          104                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         1494                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        37488                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          992                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          740                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         1648                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1614                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1048                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       118270                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        10914                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          204                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          362                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        10402                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          152                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          190                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          120                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          332                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        22688                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        19414                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          128                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          128                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        12788                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          172                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          596                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          792                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        34138                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         7276                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio        15004                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         7216                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          154                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          124                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        29840                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        19890                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          258                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          602                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          196                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          182                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          164                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port        13266                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          304                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          252                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        35116                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        22644                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          314                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          340                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          546                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          310                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        13374                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          278                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        37910                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        15980                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          122                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          298                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          326                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          822                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          132                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          238                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          322                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        13984                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        32230                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    356222                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        16616                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port         6864                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        23480                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        12880                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port        22044                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          556                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          412                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          248                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          676                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          300                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        37662                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        38584                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port         2988                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port        74976                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1480                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port         3296                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         3228                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         2096                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total       128828                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         6420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          408                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          724                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port        20804                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          304                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          380                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          240                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          664                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.mem-request-port::total        29962                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        11420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port        25576                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          344                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port         1192                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port         1584                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.mem-request-port::total        40865                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         4280                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.pc.com_1.pio         7502                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port        14432                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          308                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          248                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.mem-request-port::total        26902                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        11700                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          516                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1204                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          392                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port          364                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          328                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port        26532                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          608                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          504                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.mem-request-port::total        42149                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        13320                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          628                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          680                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1092                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          620                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port        26748                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port          556                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.mem-request-port::total        43837                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         9400                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.pc.com_1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port          244                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          596                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.pio-response-port          652                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.pio-response-port         1644                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.pio-response-port          264                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.pio-response-port          476                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.pio-response-port          644                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.pio-response-port        27968                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.mem-request-port::total        41891                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     415576                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              4696043                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             16367954                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy              4200160                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy              5220446                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer19.occupancy              3882634                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer19.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              52564716                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer20.occupancy              5579256                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer20.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer21.occupancy              5804496                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer21.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer22.occupancy              5776382                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer22.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3103560                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              2929896                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer10.occupancy            10927034                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer10.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer12.occupancy            11510432                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer12.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer14.occupancy            12500617                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer14.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer16.occupancy            10408441                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer16.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             11395639                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             42856472                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy              7295669                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy             11197150                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 120861260.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.006019707902                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1272473                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1272474                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      165657537                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      19709175                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs              100854869                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              20920930                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts            100854869                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            20920930                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            914099                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              440                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  3.69                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.50                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               166537                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry              1326648                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6        100854869                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        20920930                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           15380011                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           19579997                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           18598808                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3           14999827                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4           11021673                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5            7591030                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6            4968632                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7            3114901                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8            1881694                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9            1103723                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10            633312                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11            358349                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12            201730                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13            114445                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14             66156                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15             39820                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16             25026                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17             16058                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18             11136                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              8330                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              6688                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              5754                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              5189                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              4886                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              4699                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              4596                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              4858                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              4751                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              4621                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              4545                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              4514                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            171011                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              2794                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              3600                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            420506                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            782575                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19           1006975                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1137576                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1207758                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1238989                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1251152                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24           1255304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25           1259100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1266851                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1276278                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1286068                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1290643                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1288215                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1279457                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1274863                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33            263342                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34            140909                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35             91274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36             66080                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37             50954                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38             41560                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39             35492                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40             31690                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41             28263                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42             25975                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43             24125                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44             22536                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45             20952                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46             20046                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47             18483                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48             16662                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49             15608                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50             14713                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51             13859                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52             13024                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53             12441                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54             12125                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              8638                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              7149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              6701                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              6663                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              6772                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7132                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              8599                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62             10533                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63           1349486                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1272474                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    78.540546                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    83.555262                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-2047      1272438    100.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-4095           10      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-6143            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-8191            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-10239            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12288-14335            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::14336-16383            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-18431            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::20480-22527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::22528-24575            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::26624-28671            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::34816-36863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1272474                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1272473                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.440806                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.218611                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     5.055045                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31      1259597     98.99%     98.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         2852      0.22%     99.21% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63         2982      0.23%     99.45% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         6582      0.52%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95          135      0.01%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           57      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127            8      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143           62      0.00%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159           32      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175           29      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207          114      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-239            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-271            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::368-383            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::384-399            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::848-863            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::912-927            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1272473                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           58502336                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         6454711616                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1338939520                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         2917427179.94817877                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         605179406.97333360                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2212467045273                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 18168.36                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   6396209216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1338911360                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 2890985023.891334056854                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 605166679.100382089615                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers    100854869                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     20920930                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 5857283292497                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 56617649493940                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     58076.36                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2706268.29                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   6454711680                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   6454711680                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1338939520                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1338939520                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers    100854870                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total    100854870                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     20920930                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     20920930                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   2917427209                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   2917427209                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    605179407                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    605179407                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   3522606616                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   3522606616                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        99940769                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       20920490                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      6967965                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      5860240                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      5842694                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      6404489                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      5849747                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      5377490                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      5777324                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      7008547                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      6407683                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      5838690                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      6475094                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      6350825                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      6910486                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      6834886                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      6200200                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      5834409                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0      1214910                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1077810                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      1467144                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      1989749                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4      1321467                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5      1232446                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       999886                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1376926                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8      1189686                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9      1241287                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10      1401354                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11      1487599                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12      1253375                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13      1429757                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       978843                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1258251                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       3983393873747                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     499703845000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  5857283292497                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           39857.55                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      58607.55                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       43789372                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       9341792                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        43.82                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        44.65                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     67730089                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   114.205077                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    90.072332                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   120.453799                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     46276696     68.33%     68.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     15354147     22.67%     90.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      3386409      5.00%     95.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1228527      1.81%     97.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       573999      0.85%     98.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       283148      0.42%     99.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       158923      0.23%     99.31% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        98315      0.15%     99.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       369925      0.55%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     67730089                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       6396209216                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1338911360                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        2890.985024                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         605.166679                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              27.31                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          22.59                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          4.73                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          43.96                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 240399437460                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 127775300895                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 350491947120                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  55751359140                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 174649956000.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 980714777370                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  23722375200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 1953505153185                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   882.953317                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  53323913493                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  73879000000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2085264406683                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 243193497960                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 129260386860                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 363085257780                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  53453577780                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 174649956000.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 980601386130                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  23817855840                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1968061918350                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   889.532744                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  53592890976                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  73879000000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2084995411218                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         4298                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     17604608                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         4298                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        24945                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes    102174720                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        24945                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles     2541623780                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded    1391424305                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded      2205800                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued   1310246790                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued      2285983                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined    300082405                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined    374664181                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved       731547                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples   1725694970                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.759257                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     1.716091                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0   1351043515     78.29%     78.29% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1     74572599      4.32%     82.61% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2     68849738      3.99%     86.60% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3     59070320      3.42%     90.02% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4     57696917      3.34%     93.37% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5     42675711      2.47%     95.84% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6     38171906      2.21%     98.05% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7     21348016      1.24%     99.29% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8     12266248      0.71%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total   1725694970                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu     16070600     64.09%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            4      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            1      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt           94      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%     64.09% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd         2869      0.01%     64.10% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%     64.10% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu      1673357      6.67%     70.77% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp          224      0.00%     70.78% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt        29404      0.12%     70.89% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc       378041      1.51%     72.40% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%     72.40% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift       104561      0.42%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd          365      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult           26      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%     72.82% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead      2212263      8.82%     81.64% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite      2199320      8.77%     90.41% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead      1836487      7.32%     97.74% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite       567722      2.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass      6835897      0.52%      0.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu    983440812     75.06%     75.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult      2005996      0.15%     75.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv       399887      0.03%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd       977038      0.07%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt        79451      0.01%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            2      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd       159209      0.01%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu     10251474      0.78%     76.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp        41386      0.00%     76.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt      3076331      0.23%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc      8448857      0.64%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift       316273      0.02%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd        45333      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp         1557      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt        81074      0.01%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv         7355      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult        27946      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt           54      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead    178407749     13.62%     91.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite     95103335      7.26%     98.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead     11765908      0.90%     99.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite      8773866      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total   1310246790                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.515516                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy          25075338                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.019138                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads   4273556983                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites   1627238254                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses   1234620864                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads     99992888                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites     66794905                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses     46125128                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses   1276263711                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses     52222520                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numInsts      1292208726                       # Number of executed instructions (Count)
board.processor.cores10.core.numLoadInsts    181507421                       # Number of load instructions executed (Count)
board.processor.cores10.core.numSquashedInsts     11496073                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores10.core.numRefs        283080963                       # Number of memory reference insts executed (Count)
board.processor.cores10.core.numBranches    132898832                       # Number of branches executed (Count)
board.processor.cores10.core.numStoreInsts    101573542                       # Number of stores executed (Count)
board.processor.cores10.core.numRate         0.508419                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.timesIdled       4617727                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles     815928810                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles   4104169425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.committedInsts    572109733                       # Number of Instructions Simulated (Count)
board.processor.cores10.core.committedOps   1093547514                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.cpi             4.442546                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores10.core.totalCpi        4.442546                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores10.core.ipc             0.225096                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores10.core.totalIpc        0.225096                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores10.core.intRegfileReads   1958118150                       # Number of integer regfile reads (Count)
board.processor.cores10.core.intRegfileWrites   1009433268                       # Number of integer regfile writes (Count)
board.processor.cores10.core.fpRegfileReads     62784385                       # Number of floating regfile reads (Count)
board.processor.cores10.core.fpRegfileWrites     34918494                       # Number of floating regfile writes (Count)
board.processor.cores10.core.ccRegfileReads    657015671                       # number of cc regfile reads (Count)
board.processor.cores10.core.ccRegfileWrites    371677166                       # number of cc regfile writes (Count)
board.processor.cores10.core.miscRegfileReads    559039570                       # number of misc regfile reads (Count)
board.processor.cores10.core.miscRegfileWrites       473709                       # number of misc regfile writes (Count)
board.processor.cores10.core.MemDepUnit__0.insertedLoads    198474166                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores    111453097                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads     18290111                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores     17600765                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups    169803637                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted    115866348                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect      8940987                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups     74335522                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBHits     67103015                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.902705                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed     17788862                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect       260001                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups      6992612                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits      4289568                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses      2703044                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted      1085310                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts    293795808                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls      1474253                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts      8565533                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples   1681119865                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.650488                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     1.862092                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0   1416650474     84.27%     84.27% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1     61395796      3.65%     87.92% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2     38009088      2.26%     90.18% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3     43580658      2.59%     92.77% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4     23068086      1.37%     94.15% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5     10836520      0.64%     94.79% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6      7578239      0.45%     95.24% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7      6540842      0.39%     95.63% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8     73460162      4.37%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total   1681119865                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.instsCommitted    572109733                       # Number of instructions committed (Count)
board.processor.cores10.core.commit.opsCommitted   1093547514                       # Number of ops (including micro ops) committed (Count)
board.processor.cores10.core.commit.memRefs    233234225                       # Number of memory references committed (Count)
board.processor.cores10.core.commit.loads    150363576                       # Number of loads committed (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars       692980                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.branches    118408885                       # Number of branches committed (Count)
board.processor.cores10.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores10.core.commit.floating     34226563                       # Number of committed floating point instructions. (Count)
board.processor.cores10.core.commit.integer   1063311024                       # Number of committed integer instructions. (Count)
board.processor.cores10.core.commit.functionCalls     12939184                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass      1069972      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu    835048656     76.36%     76.46% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult      1969819      0.18%     76.64% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv       369743      0.03%     76.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd       827745      0.08%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt        21440      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd       139058      0.01%     76.76% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.76% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu      9760129      0.89%     77.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp        38250      0.00%     77.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt      2882914      0.26%     77.92% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc      7758061      0.71%     78.63% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     78.63% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.63% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift       290493      0.03%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd        38944      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp         1504      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt        67146      0.01%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv         5810      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult        23567      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt           38      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead    144725501     13.23%     91.91% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite     79611826      7.28%     99.19% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead      5638075      0.52%     99.70% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite      3258823      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total   1093547514                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples     73460162                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.decode.idleCycles    382717244                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles   1109545957                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles    195150747                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles     29076885                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles      9204137                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved     64209957                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred      2304366                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts   1459014471                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts     11233647                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.fetch.icacheStallCycles    381621581                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores10.core.fetch.insts    806593344                       # Number of instructions fetch has processed (Count)
board.processor.cores10.core.fetch.branches    169803637                       # Number of branches that fetch encountered (Count)
board.processor.cores10.core.fetch.predictedBranches     89181445                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles   1272839060                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles     22961326                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.tlbCycles     41283344                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores10.core.fetch.miscStallCycles      1788757                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles     15574907                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.pendingQuiesceStallCycles       105548                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores10.core.fetch.icacheWaitRetryStallCycles      1001110                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores10.core.fetch.cacheLines    111613499                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes      3887527                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.tlbSquashes       203686                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples   1725694970                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.903832                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     2.353332                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0   1469586462     85.16%     85.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1     15647398      0.91%     86.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2     14818170      0.86%     86.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3     19481164      1.13%     88.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4     23237925      1.35%     89.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5     18604727      1.08%     90.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6     15545093      0.90%     91.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7     13426656      0.78%     92.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8    135347375      7.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total   1725694970                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.branchRate     0.066809                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetch.rate      0.317354                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles      9204137                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles    452714237                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles    102864777                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts   1393630105                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts       750987                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts    198474166                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts    111453097                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts      1057612                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents      1862695                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents     99472570                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents       332192                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect      2432891                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect      6951205                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts      9384096                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit   1288002523                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount   1280745992                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst    915401909                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst   1580266471                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.503909                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.579271                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.lsq0.forwLoads     26409940                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads     48110563                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses       138608                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation       332192                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores     28582435                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads       108227                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache       150695                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples    150158940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    21.678070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    83.602620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9    138255375     92.07%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19      1492140      0.99%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29       600095      0.40%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39       154628      0.10%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49        97424      0.06%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59       129504      0.09%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69        52750      0.04%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::70-79        24949      0.02%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89        24259      0.02%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99        25348      0.02%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::100-109        28192      0.02%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119        36061      0.02%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129        40240      0.03%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::130-139        78183      0.05%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149       504099      0.34%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159       201359      0.13%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::160-169       132336      0.09%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179        97066      0.06%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189       252220      0.17%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::190-199       199505      0.13%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209       198503      0.13%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219       187894      0.13%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::220-229      1251747      0.83%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239      1060153      0.71%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249       918738      0.61%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259       475569      0.32%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269       378739      0.25%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279       234171      0.16%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::280-289       185830      0.12%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::290-299       158314      0.11%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows      2683549      1.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value        16538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total    150158940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses    187450061                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses    102453496                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses      5677406                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses       884602                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses    114501297                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses      2094275                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.numTransitions         4311                       # Number of power state transitions (Count)
board.processor.cores10.core.power_state.ticksClkGated::samples         2156                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::mean 633900226.562616                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::stdev 415128076.751912                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::1000-5e+10         2156    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::min_value        21646                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.ticksClkGated::total         2156                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON 846360248797                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::CLK_GATED 1366688888469                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles      9204137                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles    397161593                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles    792952143                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles     70668484                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles    207229938                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles    248478675                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts   1430900494                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents     10432827                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents     49834495                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents     52640749                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents    146484868                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.fullRegistersEvents         1671                       # Number of times there has been no free registers (Count)
board.processor.cores10.core.rename.renamedOperands   1581825068                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups   3674574034                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups   2212166615                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups     68682394                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps   1225197872                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps    356626978                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing       712003                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing       712199                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts    150866798                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads     2990963105                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes    2819465215                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts    572109733                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps   1093547514                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles     3300256540                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded    2009645779                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded      3183255                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued   1924446783                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued      2621903                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined    315146956                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined    389765614                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved       956087                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples   2337053625                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.823450                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     1.749591                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0   1780320375     76.18%     76.18% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1    106427026      4.55%     80.73% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2    102921085      4.40%     85.14% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3     94467217      4.04%     89.18% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4     93992636      4.02%     93.20% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5     61432374      2.63%     95.83% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6     52754323      2.26%     98.09% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7     28791128      1.23%     99.32% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8     15947461      0.68%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total   2337053625                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu     19602692     65.17%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            7      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt           23      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%     65.17% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd         7179      0.02%     65.19% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%     65.19% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu      2687709      8.94%     74.13% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp          136      0.00%     74.13% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt        88561      0.29%     74.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc       599135      1.99%     76.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%     76.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%     76.42% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift       160936      0.54%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd          802      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult           63      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%     76.95% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead      2628771      8.74%     85.69% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite      2610639      8.68%     94.37% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead      1368163      4.55%     98.92% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite       324749      1.08%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass      7401134      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu   1435619257     74.60%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult      2073725      0.11%     75.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv       524463      0.03%     75.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd      1448761      0.08%     75.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt        32890      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            2      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd       321217      0.02%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu     16119784      0.84%     76.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp        97426      0.01%     76.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt      6561809      0.34%     76.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc     15518215      0.81%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift       487764      0.03%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd       103985      0.01%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp         3592      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt       191149      0.01%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv        29836      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult        74742      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt          162      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead    275404674     14.31%     91.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite    141266346      7.34%     98.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead     14298089      0.74%     99.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite      6867761      0.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total   1924446783                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.583120                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy          30079565                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.015630                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads   6077882358                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites   2241895689                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses   1828712120                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads    140766301                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites     86419106                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses     65749955                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses   1874196223                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses     72928991                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numInsts      1905573691                       # Number of executed instructions (Count)
board.processor.cores11.core.numLoadInsts    281498079                       # Number of load instructions executed (Count)
board.processor.cores11.core.numSquashedInsts     12638528                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores11.core.numRefs        426822135                       # Number of memory reference insts executed (Count)
board.processor.cores11.core.numBranches    175235112                       # Number of branches executed (Count)
board.processor.cores11.core.numStoreInsts    145324056                       # Number of stores executed (Count)
board.processor.cores11.core.numRate         0.577402                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.timesIdled       5300508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles     963202915                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles   3343378455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.committedInsts    915969809                       # Number of Instructions Simulated (Count)
board.processor.cores11.core.committedOps   1697682077                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.cpi             3.603019                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores11.core.totalCpi        3.603019                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores11.core.ipc             0.277545                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores11.core.totalIpc        0.277545                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores11.core.intRegfileReads   3050997593                       # Number of integer regfile reads (Count)
board.processor.cores11.core.intRegfileWrites   1517961188                       # Number of integer regfile writes (Count)
board.processor.cores11.core.fpRegfileReads    100570910                       # Number of floating regfile reads (Count)
board.processor.cores11.core.fpRegfileWrites     53593825                       # Number of floating regfile writes (Count)
board.processor.cores11.core.ccRegfileReads    921932663                       # number of cc regfile reads (Count)
board.processor.cores11.core.ccRegfileWrites    645520419                       # number of cc regfile writes (Count)
board.processor.cores11.core.miscRegfileReads    772819915                       # number of misc regfile reads (Count)
board.processor.cores11.core.miscRegfileWrites       639326                       # number of misc regfile writes (Count)
board.processor.cores11.core.MemDepUnit__0.insertedLoads    296595629                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores    155911268                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads     27962310                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores     24014375                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups    212436901                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted    134377162                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect     11175315                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups    108280614                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBHits     97950462                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.904598                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed     26324575                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect       359986                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups      8757805                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits      5637044                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses      3120761                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted      1034756                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts    310928580                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls      2227168                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts     10079611                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples   2289574725                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.741484                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     1.955362                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0   1863658611     81.40%     81.40% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1    108027354      4.72%     86.12% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2     68572334      2.99%     89.11% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3     60907005      2.66%     91.77% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4     38555404      1.68%     93.45% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5     17105668      0.75%     94.20% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6     10585710      0.46%     94.66% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7     10776288      0.47%     95.14% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8    111386351      4.86%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total   2289574725                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.instsCommitted    915969809                       # Number of instructions committed (Count)
board.processor.cores11.core.commit.opsCommitted   1697682077                       # Number of ops (including micro ops) committed (Count)
board.processor.cores11.core.commit.memRefs    376234423                       # Number of memory references committed (Count)
board.processor.cores11.core.commit.loads    248942685                       # Number of loads committed (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars      1091439                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.branches    159565428                       # Number of branches committed (Count)
board.processor.cores11.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores11.core.commit.floating     56681878                       # Number of committed floating point instructions. (Count)
board.processor.cores11.core.commit.integer   1650206534                       # Number of committed integer instructions. (Count)
board.processor.cores11.core.commit.functionCalls     20682188                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass      1935185      0.11%      0.11% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu   1278621642     75.32%     75.43% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult      2029938      0.12%     75.55% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv       481922      0.03%     75.58% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd      1264291      0.07%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt        30160      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.65% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd       288068      0.02%     75.67% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.67% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu     15488151      0.91%     76.58% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp        93102      0.01%     76.59% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt      6158098      0.36%     76.95% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc     14257191      0.84%     77.79% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift       455064      0.03%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd        89090      0.01%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp         3546      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt       162797      0.01%     77.83% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv        25524      0.00%     77.83% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.83% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult        63765      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt          120      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead    239598414     14.11%     91.95% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite    123680425      7.29%     99.24% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead      9344271      0.55%     99.79% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite      3611313      0.21%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total   1697682077                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples    111386351                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.decode.idleCycles    472794598                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles   1533123107                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles    267983698                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles     52497253                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles     10654969                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved     95115108                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred      3422877                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts   2086203310                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts     16694631                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.fetch.icacheStallCycles    477534108                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores11.core.fetch.insts   1166980058                       # Number of instructions fetch has processed (Count)
board.processor.cores11.core.fetch.branches    212436901                       # Number of branches that fetch encountered (Count)
board.processor.cores11.core.fetch.predictedBranches    129912081                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles   1779979319                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles     28070420                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.tlbCycles     44784180                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores11.core.fetch.miscStallCycles      1920693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles     17942555                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.pendingQuiesceStallCycles        94606                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores11.core.fetch.icacheWaitRetryStallCycles       762954                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores11.core.fetch.cacheLines    163020614                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes      4759531                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.tlbSquashes       253820                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples   2337053625                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.941806                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     2.387790                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0   1972916176     84.42%     84.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1     22873796      0.98%     85.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2     22387660      0.96%     86.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3     24500166      1.05%     87.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4     35645602      1.53%     88.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5     30599092      1.31%     90.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6     20014333      0.86%     91.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7     20697341      0.89%     91.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8    187419459      8.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total   2337053625                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.branchRate     0.064370                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetch.rate      0.353603                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles     10654969                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles    550052426                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles    204655953                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts   2012829034                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts       923834                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts    296595629                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts    155911268                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts      1507695                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents      2577435                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents    200308617                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents       352039                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect      2905520                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect      8287536                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts     11193056                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit   1901312884                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount   1894462075                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst   1391366463                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst   2448648749                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.574035                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.568218                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.lsq0.forwLoads     45494903                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads     47652944                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses       175111                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation       352039                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores     28619530                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads       122044                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache       104099                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples    248812061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    15.629210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    72.468696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9    235863279     94.80%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19      1517438      0.61%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29       467997      0.19%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39       113147      0.05%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::40-49        65529      0.03%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59       146343      0.06%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69        45153      0.02%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::70-79        20184      0.01%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89        20523      0.01%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99        24510      0.01%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::100-109        22992      0.01%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119        29260      0.01%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129        36675      0.01%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139      1327270      0.53%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149       985806      0.40%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159       177415      0.07%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::160-169       135151      0.05%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179       149869      0.06%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189       277467      0.11%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199       184457      0.07%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209       184178      0.07%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219       244941      0.10%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::220-229       930944      0.37%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239       773964      0.31%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249       515918      0.21%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259       342396      0.14%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269       245150      0.10%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279       199323      0.08%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::280-289       180490      0.07%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::290-299       164315      0.07%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows      3419977      1.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value        18094                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total    248812061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses    286916138                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses    146446671                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses      5128083                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses      1133854                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses    166482705                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses      2428076                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.numTransitions         4081                       # Number of power state transitions (Count)
board.processor.cores11.core.power_state.ticksClkGated::samples         2041                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::mean 545557113.769231                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::stdev 427538738.035509                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::1000-5e+10         2041    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::min_value       145189                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::max_value    999230769                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.ticksClkGated::total         2041                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON 1099528086416                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::CLK_GATED 1113482069203                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles     10654969                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles    497516543                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles   1010481868                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles     91500629                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles    292757223                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles    434142393                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts   2055150988                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents     13340232                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents    115242480                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents    115086225                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents    232795308                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.fullRegistersEvents          335                       # Number of times there has been no free registers (Count)
board.processor.cores11.core.rename.renamedOperands   2392553734                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups   5314117006                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups   3325268963                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups    109423685                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps   2015991085                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps    376562649                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing       988670                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing       986577                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts    268602342                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads     4184015865                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes    4064923696                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts    915969809                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps   1697682077                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles     1198827035                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded     675341718                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded      1751513                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued    645612544                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued      1233868                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined    119082243                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined    141326402                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved       411774                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples    829288837                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.778513                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     1.702480                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0    639016432     77.06%     77.06% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1     38388607      4.63%     81.69% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2     36799389      4.44%     86.12% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3     30726242      3.71%     89.83% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4     33099032      3.99%     93.82% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5     19309437      2.33%     96.15% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6     16727214      2.02%     98.16% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7      9640036      1.16%     99.33% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8      5582448      0.67%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total    829288837                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu      6610479     60.87%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt           61      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%     60.87% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd          341      0.00%     60.88% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%     60.88% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu       596033      5.49%     66.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp          134      0.00%     66.37% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt        65023      0.60%     66.97% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc       185042      1.70%     68.67% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%     68.67% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift        44874      0.41%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd           79      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            1      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%     69.08% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead      1454485     13.39%     82.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite      1167668     10.75%     93.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead       552557      5.09%     98.32% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite       182585      1.68%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass      2436695      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu    486252322     75.32%     75.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult       399099      0.06%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv       160633      0.02%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd       187896      0.03%     75.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt        37913      0.01%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd       122338      0.02%     75.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu      3608715      0.56%     76.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp        95883      0.01%     76.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt      1333395      0.21%     76.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc      1537097      0.24%     76.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift       166400      0.03%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd        11344      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp          460      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt        22041      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv          801      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult         6213      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt           28      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead     98579078     15.27%     92.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite     43551221      6.75%     98.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead      4278564      0.66%     99.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite      2824408      0.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total    645612544                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.538537                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy          10859362                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.016820                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads   2099519621                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites    775557449                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses    619361876                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads     33087534                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites     20830908                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses     15211432                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses    636701516                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses     17333695                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numInsts       638896929                       # Number of executed instructions (Count)
board.processor.cores12.core.numLoadInsts    100258717                       # Number of load instructions executed (Count)
board.processor.cores12.core.numSquashedInsts      4825290                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores12.core.numRefs        145690918                       # Number of memory reference insts executed (Count)
board.processor.cores12.core.numBranches     61395063                       # Number of branches executed (Count)
board.processor.cores12.core.numStoreInsts     45432201                       # Number of stores executed (Count)
board.processor.cores12.core.numRate         0.532935                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.timesIdled       2014559                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles     369538198                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles   5446555779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.committedInsts    303448244                       # Number of Instructions Simulated (Count)
board.processor.cores12.core.committedOps    558010988                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.cpi             3.950680                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores12.core.totalCpi        3.950680                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores12.core.ipc             0.253121                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores12.core.totalIpc        0.253121                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores12.core.intRegfileReads    986861768                       # Number of integer regfile reads (Count)
board.processor.cores12.core.intRegfileWrites    514723694                       # Number of integer regfile writes (Count)
board.processor.cores12.core.fpRegfileReads     20706093                       # Number of floating regfile reads (Count)
board.processor.cores12.core.fpRegfileWrites     11678496                       # Number of floating regfile writes (Count)
board.processor.cores12.core.ccRegfileReads    289700105                       # number of cc regfile reads (Count)
board.processor.cores12.core.ccRegfileWrites    248326788                       # number of cc regfile writes (Count)
board.processor.cores12.core.miscRegfileReads    271744033                       # number of misc regfile reads (Count)
board.processor.cores12.core.miscRegfileWrites       336302                       # number of misc regfile writes (Count)
board.processor.cores12.core.MemDepUnit__0.insertedLoads    106111575                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores     49446517                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads     13176066                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores     11606732                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups     77788684                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted     54159619                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect      3737776                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups     34869181                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBHits     32014160                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.918122                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed      7401719                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect       150852                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups      3956155                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits      2532249                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses      1423906                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted       546002                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts    117385469                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls      1339739                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts      3602496                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples    811168391                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.687910                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     1.873991                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0    668217721     82.38%     82.38% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1     36147361      4.46%     86.83% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2     24941278      3.07%     89.91% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3     19883684      2.45%     92.36% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4     13238432      1.63%     93.99% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5      6042084      0.74%     94.74% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6      4207932      0.52%     95.26% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7      4000913      0.49%     95.75% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8     34488986      4.25%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total    811168391                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.instsCommitted    303448244                       # Number of instructions committed (Count)
board.processor.cores12.core.commit.opsCommitted    558010988                       # Number of ops (including micro ops) committed (Count)
board.processor.cores12.core.commit.memRefs    127668332                       # Number of memory references committed (Count)
board.processor.cores12.core.commit.loads     88633277                       # Number of loads committed (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars       696478                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.branches     54874977                       # Number of branches committed (Count)
board.processor.cores12.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores12.core.commit.floating     12111334                       # Number of committed floating point instructions. (Count)
board.processor.cores12.core.commit.integer    547087708                       # Number of committed integer instructions. (Count)
board.processor.cores12.core.commit.functionCalls      5560513                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass       481439      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu    422641522     75.74%     75.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult       381215      0.07%     75.90% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv       150273      0.03%     75.92% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd       145836      0.03%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt         8864      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.95% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd       114336      0.02%     75.97% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu      3463298      0.62%     76.59% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp        94338      0.02%     76.61% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt      1217878      0.22%     76.83% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc      1448801      0.26%     77.09% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     77.09% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.09% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift       159115      0.03%     77.11% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd        10122      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp          455      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt        19137      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv          669      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult         5334      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt           24      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead     86067746     15.42%     92.54% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite     37604062      6.74%     99.28% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead      2565531      0.46%     99.74% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite      1430993      0.26%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total    558010988                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples     34488986                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.decode.idleCycles    171330916                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles    546608935                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles     86354109                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles     21107404                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles      3887473                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved     30303990                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred       947460                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts    704730902                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts      4525649                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.fetch.icacheStallCycles    173132407                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores12.core.fetch.insts    396486137                       # Number of instructions fetch has processed (Count)
board.processor.cores12.core.fetch.branches     77788684                       # Number of branches that fetch encountered (Count)
board.processor.cores12.core.fetch.predictedBranches     41948128                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles    625508390                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles      9646028                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.tlbCycles     17432993                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores12.core.fetch.miscStallCycles      1105106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles      6686685                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.pendingQuiesceStallCycles       105618                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores12.core.fetch.icacheWaitRetryStallCycles       494624                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores12.core.fetch.cacheLines     51220896                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes      1563490                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.tlbSquashes        88519                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples    829288837                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     0.900953                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     2.338045                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0    704577475     84.96%     84.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1      7957055      0.96%     85.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2      8165154      0.98%     86.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3      9288715      1.12%     88.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4     12116556      1.46%     89.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5      9851460      1.19%     90.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6      6781531      0.82%     91.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7      7822911      0.94%     92.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8     62727980      7.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total    829288837                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.branchRate     0.064887                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetch.rate      0.330728                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles      3887473                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles    229375198                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles     55523827                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts    677093231                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts       306824                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts    106111575                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts     49446517                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts       784234                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents      1071924                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents     53631931                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents       220512                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect       995520                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect      2984985                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts      3980505                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit    637019077                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount    634573308                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst    471604389                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst    774929420                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.529328                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.608577                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.lsq0.forwLoads     12560107                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads     17478298                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses        37630                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation       220512                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores     10411462                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads        75157                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache        67379                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples     88439995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    18.039390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    74.344627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9     82327547     93.09%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19       669005      0.76%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29       300746      0.34%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39        75748      0.09%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49        51017      0.06%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59        62210      0.07%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69        28831      0.03%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::70-79        14316      0.02%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89        12868      0.01%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99        13585      0.02%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::100-109        14030      0.02%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119        17309      0.02%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129        22703      0.03%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::130-139       633831      0.72%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149       523563      0.59%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159       135089      0.15%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::160-169        87038      0.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179        87641      0.10%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189       141726      0.16%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::190-199       102913      0.12%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209        94049      0.11%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219       129426      0.15%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229       357441      0.40%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239       366722      0.41%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249       251291      0.28%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259       182647      0.21%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269       140720      0.16%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279       117731      0.13%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::280-289       110371      0.12%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::290-299       109610      0.12%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows      1258271      1.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value        19150                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total     88439995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses    101784135                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses     45831467                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses      1519827                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses       376995                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses     52428084                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses       940389                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.numTransitions         4050                       # Number of power state transitions (Count)
board.processor.cores12.core.power_state.ticksClkGated::samples         2026                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::mean 895281513.577986                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::stdev 242148999.346741                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::1000-5e+10         2026    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::min_value        51949                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::max_value    999234099                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.ticksClkGated::total         2026                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON 399208787094                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::CLK_GATED 1813840346509                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles      3887473                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles    180823608                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles    367875788                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles     49744186                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles     96667099                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles    130290683                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts    692780151                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.ROBFullEvents      5875317                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores12.core.rename.IQFullEvents     31793170                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents     16500448                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents     76911093                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.fullRegistersEvents          176                       # Number of times there has been no free registers (Count)
board.processor.cores12.core.rename.renamedOperands    838895427                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups   1739330381                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups   1082802131                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups     22252076                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps    695447821                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps    143447606                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing       495174                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing       493942                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts    107642184                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads     1450973358                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes    1369000065                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts    303448244                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps    558010988                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles     2124107774                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded    1112215742                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded      2909065                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued   1053296262                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued      2644660                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined    248482878                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined    270598430                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved      1016017                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples   1233620474                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.853825                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     1.780781                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0    926851917     75.13%     75.13% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1     62390319      5.06%     80.19% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2     57437702      4.66%     84.85% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3     48687003      3.95%     88.79% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4     52807708      4.28%     93.07% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5     30701383      2.49%     95.56% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6     27897718      2.26%     97.82% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7     16928317      1.37%     99.20% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8      9918407      0.80%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total   1233620474                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu     11759986     53.99%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt           90      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%     53.99% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd         4691      0.02%     54.01% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%     54.01% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu      2164787      9.94%     63.95% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp          203      0.00%     63.95% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt       121773      0.56%     64.51% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc       613607      2.82%     67.33% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%     67.33% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%     67.33% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift       160338      0.74%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd          587      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult           41      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%     68.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead      1932760      8.87%     76.94% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite      2205466     10.13%     87.07% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead      2154288      9.89%     96.96% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite       662598      3.04%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass      7763525      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu    790946429     75.09%     75.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult      2216103      0.21%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv       560850      0.05%     76.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd       399501      0.04%     76.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt        56147      0.01%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            1      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd       350308      0.03%     76.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu     12213711      1.16%     77.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp       165224      0.02%     77.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt      2640010      0.25%     77.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc      3515565      0.33%     77.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift       506839      0.05%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd        70417      0.01%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp         2596      0.00%     77.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt       102965      0.01%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv         5513      0.00%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult        39881      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt           81      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead    129883617     12.33%     90.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite     79336622      7.53%     97.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead     13037812      1.24%     99.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite      9482545      0.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total   1053296262                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.495877                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy          21781215                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.020679                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads   3264513744                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites   1298223459                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses    982142579                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads    100125129                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites     65699101                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses     45712371                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses   1014378788                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses     52935164                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numInsts      1039226609                       # Number of executed instructions (Count)
board.processor.cores13.core.numLoadInsts    137925603                       # Number of load instructions executed (Count)
board.processor.cores13.core.numSquashedInsts     10442564                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores13.core.numRefs        224419065                       # Number of memory reference insts executed (Count)
board.processor.cores13.core.numBranches    109318163                       # Number of branches executed (Count)
board.processor.cores13.core.numStoreInsts     86493462                       # Number of stores executed (Count)
board.processor.cores13.core.numRate         0.489253                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.timesIdled       5255918                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles     890487300                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles   4521267923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.committedInsts    439417273                       # Number of Instructions Simulated (Count)
board.processor.cores13.core.committedOps    866641929                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.cpi             4.833920                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores13.core.totalCpi        4.833920                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores13.core.ipc             0.206871                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores13.core.totalIpc        0.206871                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores13.core.intRegfileReads   1533999762                       # Number of integer regfile reads (Count)
board.processor.cores13.core.intRegfileWrites    796959823                       # Number of integer regfile writes (Count)
board.processor.cores13.core.fpRegfileReads     60563216                       # Number of floating regfile reads (Count)
board.processor.cores13.core.fpRegfileWrites     34966934                       # Number of floating regfile writes (Count)
board.processor.cores13.core.ccRegfileReads    532168471                       # number of cc regfile reads (Count)
board.processor.cores13.core.ccRegfileWrites    314225833                       # number of cc regfile writes (Count)
board.processor.cores13.core.miscRegfileReads    442940303                       # number of misc regfile reads (Count)
board.processor.cores13.core.miscRegfileWrites       584282                       # number of misc regfile writes (Count)
board.processor.cores13.core.MemDepUnit__0.insertedLoads    148878892                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores     95612662                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads     13035660                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores     16940577                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups    140777822                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted     97050201                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect      9893551                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups     72217042                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBHits     61744863                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.854990                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed     12796606                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect       353303                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups      6756221                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits      3419320                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses      3336901                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted      1165535                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts    241641643                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls      1893048                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts      8848064                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples   1195296729                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.725043                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     1.868056                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0    967297871     80.93%     80.93% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1     54145611      4.53%     85.46% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2     37222598      3.11%     88.57% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3     37502467      3.14%     91.71% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4     29419789      2.46%     94.17% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5      9938046      0.83%     95.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6      7149971      0.60%     95.60% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7      5688499      0.48%     96.07% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8     46931877      3.93%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total   1195296729                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.instsCommitted    439417273                       # Number of instructions committed (Count)
board.processor.cores13.core.commit.opsCommitted    866641929                       # Number of ops (including micro ops) committed (Count)
board.processor.cores13.core.commit.memRefs    179636993                       # Number of memory references committed (Count)
board.processor.cores13.core.commit.loads    111196271                       # Number of loads committed (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars       900128                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.branches     96332787                       # Number of branches committed (Count)
board.processor.cores13.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores13.core.commit.floating     33102499                       # Number of committed floating point instructions. (Count)
board.processor.cores13.core.commit.integer    835471435                       # Number of committed integer instructions. (Count)
board.processor.cores13.core.commit.functionCalls      9227396                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass       984636      0.11%      0.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu    664224219     76.64%     76.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult      2174551      0.25%     77.01% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv       518136      0.06%     77.07% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd       297847      0.03%     77.10% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.10% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt        29856      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.11% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd       322318      0.04%     77.14% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.14% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu     11884463      1.37%     78.51% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp       160548      0.02%     78.53% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt      2394920      0.28%     78.81% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc      3342027      0.39%     79.19% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift       482434      0.06%     79.25% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.25% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.25% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.25% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd        61700      0.01%     79.26% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.26% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp         2558      0.00%     79.26% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt        85931      0.01%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv         4541      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult        34198      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt           53      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.27% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead    104956111     12.11%     91.38% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite     65039455      7.50%     98.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead      6240160      0.72%     99.61% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite      3401267      0.39%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total    866641929                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples     46931877                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.decode.idleCycles    397837615                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles    639706050                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles    164226633                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles     22319363                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles      9530813                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved     59723195                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred      3393414                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts   1173763637                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts     16770471                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.fetch.icacheStallCycles    380009434                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores13.core.fetch.insts    635742251                       # Number of instructions fetch has processed (Count)
board.processor.cores13.core.fetch.branches    140777822                       # Number of branches that fetch encountered (Count)
board.processor.cores13.core.fetch.predictedBranches     77960789                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles    774977015                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles     25765644                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.tlbCycles     44530777                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores13.core.fetch.miscStallCycles      1935326                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles     18064713                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.pendingQuiesceStallCycles       112974                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles      1107413                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines     85277648                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes      4454479                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.tlbSquashes       254988                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples   1233620474                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     1.031863                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     2.485708                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0   1023793247     82.99%     82.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1     13749591      1.11%     84.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2     11771538      0.95%     85.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3     12735612      1.03%     86.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4     24775890      2.01%     88.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5     14651803      1.19%     89.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6     10783118      0.87%     90.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7     10510786      0.85%     91.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8    110848889      8.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total   1233620474                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.branchRate     0.066276                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetch.rate      0.299298                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles      9530813                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles    157976622                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles     81485468                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts   1115124807                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts       834235                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts    148878892                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts     95612662                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts      1369743                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents       815078                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents     80198327                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents       328893                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect      1997551                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect      7784093                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts      9781644                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit   1035477092                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount   1027854950                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst    724694157                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst   1226948686                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.483900                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.590647                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.lsq0.forwLoads     16833707                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads     37682621                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses        85626                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation       328893                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores     27171940                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads       161021                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache       162017                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples    111003367                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    16.482706                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    71.437421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9    103680980     93.40%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19      1248119      1.12%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29       516960      0.47%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39       114007      0.10%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49        80325      0.07%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59       110987      0.10%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69        46013      0.04%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::70-79        22670      0.02%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89        22529      0.02%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99        25827      0.02%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::100-109        30277      0.03%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::110-119        36026      0.03%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129        43066      0.04%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::130-139        95776      0.09%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149       441900      0.40%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159       194287      0.18%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::160-169       143232      0.13%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179        89857      0.08%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189       164809      0.15%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::190-199       127477      0.11%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209       121348      0.11%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219       137954      0.12%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229       535396      0.48%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239       496031      0.45%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249       322218      0.29%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::250-259       218442      0.20%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269       160807      0.14%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::270-279       132469      0.12%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289       121403      0.11%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::290-299       115689      0.10%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::overflows      1406486      1.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value        18132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total    111003367                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses    140800650                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses     87479482                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses      2664510                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses       982779                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses     88817785                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses      2482553                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.numTransitions         5402                       # Number of power state transitions (Count)
board.processor.cores13.core.power_state.ticksClkGated::samples         2702                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::mean 557261059.423020                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::stdev 422445167.566948                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::1000-5e+10         2702    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::min_value       120213                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::max_value    999192474                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.ticksClkGated::total         2702                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON 707327377085                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::CLK_GATED 1505719382561                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles      9530813                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles    410379606                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles    340322072                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles     84500142                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles    172520748                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles    216367093                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts   1147818673                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents      5837468                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents     29516618                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents     18164565                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents    164656756                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.fullRegistersEvents          507                       # Number of times there has been no free registers (Count)
board.processor.cores13.core.rename.renamedOperands   1271395360                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups   2901696014                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups   1726778357                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups     65036681                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps    983135077                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps    288260283                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing       927288                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing       927306                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts    111551497                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads     2252221566                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes    2255083560                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts    439417273                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps    866641929                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles     3221428320                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded    1846811094                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded      4171812                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued   1749475959                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued      3441823                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined    380017099                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined    443627611                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved      1326462                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples   1953847728                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.895400                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     1.822499                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0   1450363451     74.23%     74.23% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1    100261895      5.13%     79.36% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2     91966873      4.71%     84.07% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3     81077133      4.15%     88.22% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4     83211062      4.26%     92.48% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5     53839427      2.76%     95.23% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6     48027039      2.46%     97.69% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7     28961482      1.48%     99.17% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8     16139366      0.83%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total   1953847728                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu     18906164     58.96%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            5      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt           91      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd         5523      0.02%     58.97% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%     58.97% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu      3492792     10.89%     69.86% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp          360      0.00%     69.87% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt        70156      0.22%     70.08% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc       845909      2.64%     72.72% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%     72.72% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%     72.72% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift       242874      0.76%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd         1101      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult           91      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%     73.48% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead      2876541      8.97%     82.45% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite      2919163      9.10%     91.56% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead      2119885      6.61%     98.17% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite       588127      1.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass     10409024      0.59%      0.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu   1307600127     74.74%     75.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult      2136251      0.12%     75.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv      1012599      0.06%     75.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd      1294369      0.07%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt        72383      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            1      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd       761099      0.04%     75.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu     19735737      1.13%     76.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp        76079      0.00%     76.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt      5432681      0.31%     77.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc     12281026      0.70%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift       807574      0.05%     77.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd       124814      0.01%     77.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp         4700      0.00%     77.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt       178683      0.01%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv        14999      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult        76893      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt          134      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead    227918828     13.03%     90.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite    133477658      7.63%     98.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead     16211816      0.93%     99.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite      9848484      0.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total   1749475959                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.543075                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy          32068782                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.018331                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads   5333696037                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites   2132657701                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses   1640569643                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads    154614214                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites     98840139                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses     71395000                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses   1690246946                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses     80888771                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numInsts      1727399618                       # Number of executed instructions (Count)
board.processor.cores14.core.numLoadInsts    235354228                       # Number of load instructions executed (Count)
board.processor.cores14.core.numSquashedInsts     15764724                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores14.core.numRefs        375278766                       # Number of memory reference insts executed (Count)
board.processor.cores14.core.numBranches    171456274                       # Number of branches executed (Count)
board.processor.cores14.core.numStoreInsts    139924538                       # Number of stores executed (Count)
board.processor.cores14.core.numRate         0.536222                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.timesIdled       7428013                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles    1267580592                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles   3422221136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.committedInsts    759750128                       # Number of Instructions Simulated (Count)
board.processor.cores14.core.committedOps   1470965949                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.cpi             4.240116                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores14.core.totalCpi        4.240116                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores14.core.ipc             0.235843                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores14.core.totalIpc        0.235843                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores14.core.intRegfileReads   2653511345                       # Number of integer regfile reads (Count)
board.processor.cores14.core.intRegfileWrites   1342107839                       # Number of integer regfile writes (Count)
board.processor.cores14.core.fpRegfileReads    106578972                       # Number of floating regfile reads (Count)
board.processor.cores14.core.fpRegfileWrites     57637830                       # Number of floating regfile writes (Count)
board.processor.cores14.core.ccRegfileReads    878289588                       # number of cc regfile reads (Count)
board.processor.cores14.core.ccRegfileWrites    498671487                       # number of cc regfile writes (Count)
board.processor.cores14.core.miscRegfileReads    716422478                       # number of misc regfile reads (Count)
board.processor.cores14.core.miscRegfileWrites       749792                       # number of misc regfile writes (Count)
board.processor.cores14.core.MemDepUnit__0.insertedLoads    253190315                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores    153443930                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads     21315286                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores     24404390                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups    217853579                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted    142250099                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect     14809123                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups    109850882                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBHits     94616865                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.861321                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed     25177389                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect       483028                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups      9056514                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits      4587305                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses      4469209                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted      1621737                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts    373364561                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls      2845353                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts     13217206                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples   1895152994                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.776173                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     1.979616                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0   1526998452     80.57%     80.57% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1     89166516      4.70%     85.28% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2     54485877      2.88%     88.15% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3     57748594      3.05%     91.20% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4     39020320      2.06%     93.26% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5     16159730      0.85%     94.11% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6     10510678      0.55%     94.67% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7      8864717      0.47%     95.14% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8     92198110      4.86%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total   1895152994                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.instsCommitted    759750128                       # Number of instructions committed (Count)
board.processor.cores14.core.commit.opsCommitted   1470965949                       # Number of ops (including micro ops) committed (Count)
board.processor.cores14.core.commit.memRefs    311585946                       # Number of memory references committed (Count)
board.processor.cores14.core.commit.loads    195800062                       # Number of loads committed (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars      1429736                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.branches    152362597                       # Number of branches committed (Count)
board.processor.cores14.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores14.core.commit.floating     56971151                       # Number of committed floating point instructions. (Count)
board.processor.cores14.core.commit.integer   1420355501                       # Number of committed integer instructions. (Count)
board.processor.cores14.core.commit.functionCalls     18890748                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass      1968086      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu   1116225393     75.88%     76.02% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult      2081585      0.14%     76.16% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv       932678      0.06%     76.22% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd      1060830      0.07%     76.29% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt        42528      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd       666644      0.05%     76.34% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.34% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu     18955396      1.29%     77.63% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp        71280      0.00%     77.64% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt      4999732      0.34%     77.98% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc     11329471      0.77%     78.75% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.75% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift       707297      0.05%     78.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.79% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd       108280      0.01%     78.80% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp         4666      0.00%     78.80% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt       148707      0.01%     78.81% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv        11952      0.00%     78.81% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.81% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult        65385      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt           93      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead    187179593     12.72%     91.54% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite    112038960      7.62%     99.16% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead      8620469      0.59%     99.75% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite      3746924      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total   1470965949                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples     92198110                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.decode.idleCycles    581841948                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles   1054810406                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles    267064508                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles     36060363                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles     14070503                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved     91924693                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred      4931449                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts   1939602940                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts     24429485                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.fetch.icacheStallCycles    564871481                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores14.core.fetch.insts   1061820406                       # Number of instructions fetch has processed (Count)
board.processor.cores14.core.fetch.branches    217853579                       # Number of branches that fetch encountered (Count)
board.processor.cores14.core.fetch.predictedBranches    124381559                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles   1280293150                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles     37883182                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.tlbCycles     60447235                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores14.core.fetch.miscStallCycles      2321656                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles     25345453                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.pendingQuiesceStallCycles        98789                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles      1528373                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines    151136674                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes      6621409                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.tlbSquashes       374870                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples   1953847728                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     1.067587                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     2.525574                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0   1613038537     82.56%     82.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1     21019723      1.08%     83.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2     19360149      0.99%     84.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3     19925430      1.02%     85.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4     35712435      1.83%     87.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5     26223639      1.34%     88.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6     19144420      0.98%     89.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7     17835102      0.91%     90.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8    181588293      9.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total   1953847728                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.branchRate     0.067626                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetch.rate      0.329612                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles     14070503                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles    382912282                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles     82176152                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts   1850982906                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts      1319745                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts    253190315                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts    153443930                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts      1940860                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents      1891157                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents     79003771                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents       516234                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect      3235987                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect     11317595                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts     14553582                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit   1721819252                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount   1711964643                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst   1219160539                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst   2149572434                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.531430                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.567164                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.lsq0.forwLoads     36396027                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads     57390268                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses       189288                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation       516234                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores     37658053                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads       134125                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache       199381                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples    195568926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    15.819338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    69.602994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9    183128242     93.64%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19      2357815      1.21%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29       852795      0.44%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39       223595      0.11%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49       139279      0.07%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59       166350      0.09%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69        70200      0.04%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::70-79        32244      0.02%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89        31452      0.02%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99        36763      0.02%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::100-109        41016      0.02%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119        54341      0.03%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129        63647      0.03%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139       136474      0.07%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149       814120      0.42%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159       286092      0.15%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::160-169       197065      0.10%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179       132152      0.07%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189       279984      0.14%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199       220003      0.11%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209       202437      0.10%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219       228298      0.12%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::220-229       949160      0.49%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239       863801      0.44%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249       522839      0.27%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::250-259       329267      0.17%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269       232947      0.12%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::270-279       194984      0.10%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::280-289       174244      0.09%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::290-299       157855      0.08%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::overflows      2449465      1.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value        16452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total    195568926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses    240560535                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses    141196676                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses      5050243                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses      1298296                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses    156214167                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses      3632879                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.numTransitions         4887                       # Number of power state transitions (Count)
board.processor.cores14.core.power_state.ticksClkGated::samples         2444                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::mean 466338730.986498                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::stdev 429880456.734707                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::1000-5e+10         2444    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::min_value        13987                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::max_value    999222777                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.ticksClkGated::total         2444                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON 1072831045121                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::CLK_GATED 1139731858531                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles     14070503                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles    601701890                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles    690517292                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles    106689534                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles    280461009                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles    260407500                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts   1901940002                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents     10501424                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents     50020643                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents     37979860                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents    164141169                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.fullRegistersEvents         1223                       # Number of times there has been no free registers (Count)
board.processor.cores14.core.rename.renamedOperands   2101947891                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups   4893242393                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups   2969881129                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups    116120756                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps   1653420404                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps    448527637                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing      1201878                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing      1199893                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts    183403853                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads     3642846212                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes    3747664556                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts    759750128                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps   1470965949                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles     2274498218                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded     990845082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded      3717827                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued    935745972                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued      2389749                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined    233419470                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined    255538397                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved      1075180                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples   1211721568                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.772245                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     1.688217                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0    929412371     76.70%     76.70% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1     62210568      5.13%     81.84% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2     55729196      4.60%     86.44% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3     44544610      3.68%     90.11% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4     47211949      3.90%     94.01% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5     26919457      2.22%     96.23% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6     22789701      1.88%     98.11% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7     14969833      1.24%     99.35% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8      7933883      0.65%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total   1211721568                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu      9048830     49.50%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt           37      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%     49.50% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd         7044      0.04%     49.54% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%     49.54% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu      2934161     16.05%     65.59% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp          283      0.00%     65.59% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt        56267      0.31%     65.90% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc       787496      4.31%     70.20% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%     70.20% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%     70.20% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift       217168      1.19%     71.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%     71.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd          950      0.01%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            1      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult           81      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%     71.40% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead      1685696      9.22%     80.62% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite      1709493      9.35%     89.97% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead      1441185      7.88%     97.85% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite       392369      2.15%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass      7195640      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu    692838928     74.04%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult      3275120      0.35%     75.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv       685673      0.07%     75.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd       393083      0.04%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt        45589      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            1      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd       327053      0.03%     75.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu     15394901      1.65%     76.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp        62884      0.01%     76.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt      1140810      0.12%     77.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc      2919839      0.31%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift       597279      0.06%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd       106335      0.01%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp         4121      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt       142953      0.02%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv         8626      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult        62272      0.01%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt          164      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead    120623883     12.89%     90.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite     74407609      7.95%     98.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead      8920479      0.95%     99.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite      6592730      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total    935745972                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.411408                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy          18281061                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.019536                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads   3013705916                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites   1172118445                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses    870226195                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads     90178406                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites     56228214                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses     40997121                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses    898887232                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses     47944161                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numInsts       922119347                       # Number of executed instructions (Count)
board.processor.cores15.core.numLoadInsts    124635200                       # Number of load instructions executed (Count)
board.processor.cores15.core.numSquashedInsts     10064599                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores15.core.numRefs        203280005                       # Number of memory reference insts executed (Count)
board.processor.cores15.core.numBranches     89420407                       # Number of branches executed (Count)
board.processor.cores15.core.numStoreInsts     78644805                       # Number of stores executed (Count)
board.processor.cores15.core.numRate         0.405417                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.timesIdled       6001391                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles    1062776650                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles   4370882555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.committedInsts    393237044                       # Number of Instructions Simulated (Count)
board.processor.cores15.core.committedOps    761143439                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.cpi             5.784039                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores15.core.totalCpi        5.784039                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores15.core.ipc             0.172890                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores15.core.totalIpc        0.172890                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores15.core.intRegfileReads   1384226760                       # Number of integer regfile reads (Count)
board.processor.cores15.core.intRegfileWrites    709871609                       # Number of integer regfile writes (Count)
board.processor.cores15.core.fpRegfileReads     61724704                       # Number of floating regfile reads (Count)
board.processor.cores15.core.fpRegfileWrites     33985112                       # Number of floating regfile writes (Count)
board.processor.cores15.core.ccRegfileReads    407944893                       # number of cc regfile reads (Count)
board.processor.cores15.core.ccRegfileWrites    278046452                       # number of cc regfile writes (Count)
board.processor.cores15.core.miscRegfileReads    383655322                       # number of misc regfile reads (Count)
board.processor.cores15.core.miscRegfileWrites       599816                       # number of misc regfile writes (Count)
board.processor.cores15.core.MemDepUnit__0.insertedLoads    135507326                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores     87902465                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads     13943472                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores     17545160                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups    120243919                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted     77895027                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect     10715867                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups     66354838                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBHits     53799395                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.810783                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed     12747992                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect       405342                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups      5047638                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits      1553426                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses      3494212                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted      1222863                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts    228604808                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls      2642647                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts      9572485                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples   1174026063                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.648319                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     1.760535                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0    967714651     82.43%     82.43% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1     51778895      4.41%     86.84% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2     34770884      2.96%     89.80% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3     33635016      2.86%     92.66% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4     25577559      2.18%     94.84% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5      9707329      0.83%     95.67% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6      6455105      0.55%     96.22% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7      5752775      0.49%     96.71% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8     38633849      3.29%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total   1174026063                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.instsCommitted    393237044                       # Number of instructions committed (Count)
board.processor.cores15.core.commit.opsCommitted    761143439                       # Number of ops (including micro ops) committed (Count)
board.processor.cores15.core.commit.memRefs    162809000                       # Number of memory references committed (Count)
board.processor.cores15.core.commit.loads    100141767                       # Number of loads committed (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars      1383807                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.branches     77241893                       # Number of branches committed (Count)
board.processor.cores15.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores15.core.commit.floating     32063312                       # Number of committed floating point instructions. (Count)
board.processor.cores15.core.commit.integer    728433430                       # Number of committed integer instructions. (Count)
board.processor.cores15.core.commit.functionCalls      8936836                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass       637638      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu    573436343     75.34%     75.42% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult      3235284      0.43%     75.85% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv       627582      0.08%     75.93% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd       269485      0.04%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt        33200      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.97% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd       290352      0.04%     76.01% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.01% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu     15085929      1.98%     77.99% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp        59466      0.01%     78.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt      1012222      0.13%     78.13% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc      2808698      0.37%     78.50% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift       560480      0.07%     78.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd        92532      0.01%     78.59% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp         4067      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt       120697      0.02%     78.60% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv         7123      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult        53228      0.01%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt          113      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead     96083461     12.62%     91.23% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite     60369341      7.93%     99.16% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead      4058306      0.53%     99.70% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite      2297892      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total    761143439                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples     38633849                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.decode.idleCycles    443369012                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles    591965061                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles    143256268                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles     22929894                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles     10201333                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved     52105372                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred      4045600                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts   1048917527                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts     20159654                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.fetch.icacheStallCycles    414522684                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores15.core.fetch.insts    584612429                       # Number of instructions fetch has processed (Count)
board.processor.cores15.core.fetch.branches    120243919                       # Number of branches that fetch encountered (Count)
board.processor.cores15.core.fetch.predictedBranches     68100813                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles    704149126                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles     28394304                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.tlbCycles     53636414                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores15.core.fetch.miscStallCycles      2123288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles     22081284                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.pendingQuiesceStallCycles        96700                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores15.core.fetch.icacheWaitRetryStallCycles       914920                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores15.core.fetch.cacheLines     76704900                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes      4940361                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.tlbSquashes       302468                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples   1211721568                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     0.952462                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     2.410597                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0   1022918864     84.42%     84.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1     12432654      1.03%     85.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2     10660140      0.88%     86.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3     10482664      0.87%     87.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4     20760454      1.71%     88.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5     13583980      1.12%     90.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6      9731281      0.80%     90.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7      9644422      0.80%     91.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8    101507109      8.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total   1211721568                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.branchRate     0.052866                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetch.rate      0.257029                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles     10201333                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles    155280186                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles     56475864                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts    994562909                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts       963403                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts    135507326                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts     87902465                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts      1681470                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents       754314                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents     55036737                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents       380006                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect      1884158                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect      8555591                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts     10439749                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit    918470069                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount    911223316                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst    640759803                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst   1083164755                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.400626                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.591563                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.lsq0.forwLoads     18055046                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads     35365559                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses       102979                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation       380006                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores     25235232                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads        91958                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache       131990                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples     99984396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    18.249074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    78.209167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9     93444615     93.46%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19       878704      0.88%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29       382606      0.38%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39        78554      0.08%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49        53366      0.05%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59       103591      0.10%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69        40121      0.04%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::70-79        18081      0.02%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89        18442      0.02%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99        20847      0.02%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::100-109        23581      0.02%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119        26054      0.03%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129        32687      0.03%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::130-139        59171      0.06%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149       277747      0.28%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159       134242      0.13%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::160-169       104736      0.10%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179        75868      0.08%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189       136247      0.14%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::190-199       109814      0.11%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209       106146      0.11%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219       123931      0.12%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::220-229       514134      0.51%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239       464110      0.46%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249       330488      0.33%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::250-259       229157      0.23%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269       179442      0.18%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::270-279       152450      0.15%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::280-289       139797      0.14%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::290-299       128190      0.13%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::overflows      1597477      1.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value        18264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total     99984396                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses    127205575                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses     79588458                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses      2625118                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses       961523                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses     81010277                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses      3029645                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.numTransitions         5092                       # Number of power state transitions (Count)
board.processor.cores15.core.power_state.ticksClkGated::samples         2547                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::mean 571511990.025128                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::stdev 416196301.540412                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::1000-5e+10         2547    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::min_value        23977                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::max_value    999233433                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.ticksClkGated::total         2547                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON 757407411360                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::CLK_GATED 1455641038594                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles     10201333                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles    456199475                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles    319810713                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles     94409929                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles    151821169                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles    179278949                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts   1024698621                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents      6161061                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents     33451553                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents     19380992                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents    122474278                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.fullRegistersEvents         1193                       # Number of times there has been no free registers (Count)
board.processor.cores15.core.rename.renamedOperands   1138729527                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups   2547391689                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups   1568223548                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups     65769754                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps    871942951                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps    266786576                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing       979492                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing       977686                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts    114660756                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads     2121959369                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes    2017397865                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts    393237044                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps    761143439                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores4.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores5.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores6.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores7.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::OFF 2214492040251                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles      2506211201                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded     1348971632                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded      3389060                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued    1279053762                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued      3002897                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined    282976143                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined    319604549                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved      1117129                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples   1422967106                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.898864                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     1.816278                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0   1051289031     73.88%     73.88% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1     75448912      5.30%     79.18% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2     68745716      4.83%     84.01% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3     58732073      4.13%     88.14% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4     64008890      4.50%     92.64% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5     38001314      2.67%     95.31% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6     35027168      2.46%     97.77% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7     19999955      1.41%     99.18% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8     11714047      0.82%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total   1422967106                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu     14611035     54.92%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt           44      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%     54.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd         5831      0.02%     54.94% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%     54.94% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu      3035009     11.41%     66.34% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp          382      0.00%     66.35% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt       197043      0.74%     67.09% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc       864969      3.25%     70.34% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%     70.34% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%     70.34% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift       220495      0.83%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd          744      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            1      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult           48      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%     71.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead      2263734      8.51%     79.68% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite      2457914      9.24%     88.92% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead      2273539      8.55%     97.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite       675717      2.54%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass      8837083      0.69%      0.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu    960627597     75.10%     75.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult       937829      0.07%     75.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv       632087      0.05%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd       587640      0.05%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt        44366      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            5      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd       447860      0.04%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu     16546749      1.29%     77.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp       282273      0.02%     77.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt      4572481      0.36%     77.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc      7223976      0.56%     78.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift       701176      0.05%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd        88838      0.01%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp         3330      0.00%     78.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt       144330      0.01%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv         8481      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult        50789      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt          151      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead    158114379     12.36%     90.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite     93849434      7.34%     98.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead     15705273      1.23%     99.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite      9647635      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total   1279053762                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.510354                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy           26606505                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.020802                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads   3878028217                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites   1552191578                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses   1189678966                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads    132655815                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites     83543534                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses     60949124                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses   1226927500                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses     69895684                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numInsts       1263292503                       # Number of executed instructions (Count)
board.processor.cores8.core.numLoadInsts    168269076                       # Number of load instructions executed (Count)
board.processor.cores8.core.numSquashedInsts     11939883                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores8.core.numRefs         269282008                       # Number of memory reference insts executed (Count)
board.processor.cores8.core.numBranches     131664975                       # Number of branches executed (Count)
board.processor.cores8.core.numStoreInsts    101012932                       # Number of stores executed (Count)
board.processor.cores8.core.numRate          0.504065                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.timesIdled        6243674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles     1083244095                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles   4139171440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.committedInsts    542727634                       # Number of Instructions Simulated (Count)
board.processor.cores8.core.committedOps   1069384549                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.cpi              4.617807                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores8.core.totalCpi         4.617807                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores8.core.ipc              0.216553                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores8.core.totalIpc         0.216553                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores8.core.intRegfileReads   1884506878                       # Number of integer regfile reads (Count)
board.processor.cores8.core.intRegfileWrites    967843778                       # Number of integer regfile writes (Count)
board.processor.cores8.core.fpRegfileReads     87208663                       # Number of floating regfile reads (Count)
board.processor.cores8.core.fpRegfileWrites     48533179                       # Number of floating regfile writes (Count)
board.processor.cores8.core.ccRegfileReads    658809487                       # number of cc regfile reads (Count)
board.processor.cores8.core.ccRegfileWrites    369620008                       # number of cc regfile writes (Count)
board.processor.cores8.core.miscRegfileReads    532409983                       # number of misc regfile reads (Count)
board.processor.cores8.core.miscRegfileWrites       603372                       # number of misc regfile writes (Count)
board.processor.cores8.core.MemDepUnit__0.insertedLoads    180562771                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores    111091427                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads     15604665                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores     18696250                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups    167366561                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted    110276241                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect     11418244                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups     86733016                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBHits     74627236                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.860425                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed     17586016                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect       393898                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups      8102096                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits      4366718                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses      3735378                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted      1200620                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts    276115528                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls      2271931                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts     10109255                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples   1379311680                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.775303                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     1.939984                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0   1101318363     79.85%     79.85% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1     67812962      4.92%     84.76% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2     43721807      3.17%     87.93% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3     44814578      3.25%     91.18% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4     33382260      2.42%     93.60% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5     12249455      0.89%     94.49% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6      8435934      0.61%     95.10% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7      6318248      0.46%     95.56% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8     61258073      4.44%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total   1379311680                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.instsCommitted    542727634                       # Number of instructions committed (Count)
board.processor.cores8.core.commit.opsCommitted   1069384549                       # Number of ops (including micro ops) committed (Count)
board.processor.cores8.core.commit.memRefs    220043700                       # Number of memory references committed (Count)
board.processor.cores8.core.commit.loads    138435800                       # Number of loads committed (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars      1132961                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.branches    116767548                       # Number of branches committed (Count)
board.processor.cores8.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores8.core.commit.floating     47797548                       # Number of committed floating point instructions. (Count)
board.processor.cores8.core.commit.integer   1028542984                       # Number of committed integer instructions. (Count)
board.processor.cores8.core.commit.functionCalls     13148309                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass      1490313      0.14%      0.14% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu    817133427     76.41%     76.55% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult       890481      0.08%     76.63% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv       580758      0.05%     76.69% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd       466832      0.04%     76.73% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.73% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt        33968      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.74% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd       409824      0.04%     76.77% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu     16133049      1.51%     78.28% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp       277024      0.03%     78.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt      4204490      0.39%     78.70% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc      6801740      0.64%     79.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     79.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift       668385      0.06%     79.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.40% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd        77548      0.01%     79.41% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp         3279      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt       119699      0.01%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv         6765      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult        43158      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt          109      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead    129989812     12.16%     91.58% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite     77916869      7.29%     98.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead      8445988      0.79%     99.65% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite      3691031      0.35%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total   1069384549                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples     61258073                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.decode.idleCycles    470507347                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles    715204182                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles    201742114                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles     24656072                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles     10857391                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved     72315007                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred      3953243                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts   1419832576                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts     19641299                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.fetch.icacheStallCycles    454985954                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores8.core.fetch.insts     765538517                       # Number of instructions fetch has processed (Count)
board.processor.cores8.core.fetch.branches    167366561                       # Number of branches that fetch encountered (Count)
board.processor.cores8.core.fetch.predictedBranches     96579970                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles    882122925                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles     29523614                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.tlbCycles     47601396                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores8.core.fetch.miscStallCycles      1850095                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles     20155585                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.pendingQuiesceStallCycles       108416                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores8.core.fetch.icacheWaitRetryStallCycles      1380928                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores8.core.fetch.cacheLines    109556314                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes      5117828                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.tlbSquashes       279691                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples   1422967106                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     1.076946                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     2.525336                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0   1169510504     82.19%     82.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1     16062116      1.13%     83.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2     15050211      1.06%     84.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3     15913504      1.12%     85.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4     28996150      2.04%     87.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5     18653693      1.31%     88.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6     13762869      0.97%     89.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7     13419347      0.94%     90.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8    131598712      9.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total   1422967106                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.branchRate     0.066781                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetch.rate       0.305457                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles     10857391                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles    235486655                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles     66118981                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts   1352360692                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts       952692                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts    180562771                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts    111091427                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts      1553462                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents      1104026                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents     64321639                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents       411819                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect      2371822                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect      8879277                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts     11251099                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit   1258954865                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount   1250628090                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst    886973890                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst   1542409327                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.499011                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.575057                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.lsq0.forwLoads     22372051                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads     42126971                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses       117615                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation       411819                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores     29483527                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads       189346                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache       213621                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples    138227884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    16.580875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    72.482935                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9    129726210     93.85%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19      1279282      0.93%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29       437052      0.32%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39        95915      0.07%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49        65666      0.05%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59       122967      0.09%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69        46115      0.03%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79        22266      0.02%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89        23810      0.02%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99        29543      0.02%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109        36668      0.03%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119        47067      0.03%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129        57020      0.04%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139       138362      0.10%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149       553627      0.40%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159       213239      0.15%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169       152347      0.11%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179       107671      0.08%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189       198539      0.14%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::190-199       150403      0.11%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209       151408      0.11%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219       174764      0.13%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::220-229       675332      0.49%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239       576100      0.42%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249       375366      0.27%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259       249869      0.18%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269       196597      0.14%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279       168405      0.12%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::280-289       155704      0.11%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299       138146      0.10%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows      1862424      1.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value        19369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total    138227884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses    171378591                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses    101997277                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses      2891605                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses       954568                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses    113497597                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses      2801206                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.numTransitions         4686                       # Number of power state transitions (Count)
board.processor.cores8.core.power_state.ticksClkGated::samples         2344                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::mean 588089256.049061                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::stdev 425898289.879645                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::1000-5e+10         2344    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::min_value       147187                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::max_value    998901099                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.ticksClkGated::total         2344                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON 834567855486                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::CLK_GATED 1378481216179                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles     10857391                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles    484921612                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles    433879423                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles     92629589                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles    210112549                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles    190566542                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts   1390600101                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents      6328457                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents     36757089                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents     19569807                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents    129477209                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.fullRegistersEvents          413                       # Number of times there has been no free registers (Count)
board.processor.cores8.core.rename.renamedOperands   1532859081                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups   3556214024                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups   2112602725                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups     93473210                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps   1202419215                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps    330439866                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing       996641                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing       995669                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts    127902153                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads      2659119786                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes     2734862768                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts    542727634                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps   1069384549                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles      2643890034                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded     1253232521                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded      3942776                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued    1185336878                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued      2688938                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined    277620747                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined    311075069                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved      1371913                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples   1419429192                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.835080                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     1.754673                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0   1070739158     75.43%     75.43% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1     72429618      5.10%     80.54% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2     65752146      4.63%     85.17% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3     54631328      3.85%     89.02% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4     59927091      4.22%     93.24% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5     36321371      2.56%     95.80% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6     31200437      2.20%     98.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7     18433201      1.30%     99.30% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8      9994842      0.70%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total   1419429192                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu     13292958     57.33%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            3      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt           44      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd         7113      0.03%     57.36% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu      2738486     11.81%     69.17% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp          289      0.00%     69.17% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt        58746      0.25%     69.42% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc       709719      3.06%     72.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift       200503      0.86%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd         1012      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            1      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult           31      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%     73.35% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead      2020591      8.71%     82.07% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite      2071133      8.93%     91.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead      1637105      7.06%     98.06% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite       449411      1.94%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass      8039482      0.68%      0.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu    888769986     74.98%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult      3400367      0.29%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv       952285      0.08%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd       606564      0.05%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt        51390      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd       340697      0.03%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu     14919591      1.26%     77.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp        63910      0.01%     77.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt      1889967      0.16%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc      4801926      0.41%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift       570112      0.05%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd       109495      0.01%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp         4225      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt       148149      0.01%     78.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv        10157      0.00%     78.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult        64996      0.01%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt           96      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead    152442382     12.86%     90.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite     90185842      7.61%     98.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead     10560884      0.89%     99.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite      7404375      0.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total   1185336878                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.448331                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy           23187145                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.019562                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads   3716325598                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites   1471664186                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses   1111565535                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads     99653433                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites     63534669                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses     45546373                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses   1147827909                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses     52656632                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numInsts       1169358669                       # Number of executed instructions (Count)
board.processor.cores9.core.numLoadInsts    157071895                       # Number of load instructions executed (Count)
board.processor.cores9.core.numSquashedInsts     11751689                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores9.core.numRefs         252021205                       # Number of memory reference insts executed (Count)
board.processor.cores9.core.numBranches     117903160                       # Number of branches executed (Count)
board.processor.cores9.core.numStoreInsts     94949310                       # Number of stores executed (Count)
board.processor.cores9.core.numRate          0.442287                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.timesIdled        7054308                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles     1224460842                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles   4000155126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.committedInsts    505136432                       # Number of Instructions Simulated (Count)
board.processor.cores9.core.committedOps    979554540                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.cpi              5.234012                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores9.core.totalCpi         5.234012                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores9.core.ipc              0.191058                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores9.core.totalIpc         0.191058                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores9.core.intRegfileReads   1748011194                       # Number of integer regfile reads (Count)
board.processor.cores9.core.intRegfileWrites    905890911                       # Number of integer regfile writes (Count)
board.processor.cores9.core.fpRegfileReads     66751169                       # Number of floating regfile reads (Count)
board.processor.cores9.core.fpRegfileWrites     37039037                       # Number of floating regfile writes (Count)
board.processor.cores9.core.ccRegfileReads    550986367                       # number of cc regfile reads (Count)
board.processor.cores9.core.ccRegfileWrites    348592528                       # number of cc regfile writes (Count)
board.processor.cores9.core.miscRegfileReads    492244214                       # number of misc regfile reads (Count)
board.processor.cores9.core.miscRegfileWrites       757321                       # number of misc regfile writes (Count)
board.processor.cores9.core.MemDepUnit__0.insertedLoads    170183177                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores    105526857                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads     16720473                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores     20051421                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups    154494882                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted     99768971                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect     12407990                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups     84262353                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBHits     70105964                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.831996                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed     15961054                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect       517671                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups      6286591                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits      2453528                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses      3833063                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted      1391248                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts    271947829                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls      2570862                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts     10865101                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples   1375366248                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.712214                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     1.856591                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0   1117405323     81.24%     81.24% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1     62757462      4.56%     85.81% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2     40885523      2.97%     88.78% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3     42929729      3.12%     91.90% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4     32254204      2.35%     94.25% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5     11250007      0.82%     95.06% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6      7706560      0.56%     95.62% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7      6688886      0.49%     96.11% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8     53488554      3.89%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total   1375366248                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.instsCommitted    505136432                       # Number of instructions committed (Count)
board.processor.cores9.core.commit.opsCommitted    979554540                       # Number of ops (including micro ops) committed (Count)
board.processor.cores9.core.commit.memRefs    204627252                       # Number of memory references committed (Count)
board.processor.cores9.core.commit.loads    128246305                       # Number of loads committed (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars      1244691                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.branches    103646561                       # Number of branches committed (Count)
board.processor.cores9.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores9.core.commit.floating     35111017                       # Number of committed floating point instructions. (Count)
board.processor.cores9.core.commit.integer    943106380                       # Number of committed integer instructions. (Count)
board.processor.cores9.core.commit.functionCalls     11416646                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass       873615      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu    747401136     76.30%     76.39% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult      3349648      0.34%     76.73% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv       885664      0.09%     76.82% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd       457711      0.05%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt        33520      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.87% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd       300624      0.03%     76.90% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.90% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu     14535057      1.48%     78.39% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp        60358      0.01%     78.39% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt      1710934      0.17%     78.57% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc      4507237      0.46%     79.03% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     79.03% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift       526121      0.05%     79.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.08% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd        95315      0.01%     79.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp         4168      0.00%     79.09% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt       122355      0.01%     79.10% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv         8124      0.00%     79.10% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.10% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult        55637      0.01%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt           64      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead    123296277     12.59%     91.70% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite     73844719      7.54%     99.24% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead      4950028      0.51%     99.74% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite      2536228      0.26%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total    979554540                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples     53488554                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.decode.idleCycles    501483800                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles    695787242                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles    184275607                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles     26307194                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles     11575349                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved     67737464                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred      4600346                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts   1322052636                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts     23015732                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.fetch.icacheStallCycles    479967582                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores9.core.fetch.insts     733359176                       # Number of instructions fetch has processed (Count)
board.processor.cores9.core.fetch.branches    154494882                       # Number of branches that fetch encountered (Count)
board.processor.cores9.core.fetch.predictedBranches     88520546                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles    842845087                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles     32241538                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.tlbCycles     53315100                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores9.core.fetch.miscStallCycles      3327270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles     22676832                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.pendingQuiesceStallCycles       201692                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores9.core.fetch.icacheWaitRetryStallCycles       974860                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores9.core.fetch.cacheLines     96204964                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes      5661754                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.tlbSquashes       321318                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples   1419429192                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     1.018197                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     2.469859                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0   1181134211     83.21%     83.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1     15159878      1.07%     84.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2     12844688      0.90%     85.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3     15391116      1.08%     86.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4     27943049      1.97%     88.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5     17810247      1.25%     89.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6     11979597      0.84%     90.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7     11796928      0.83%     91.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8    125369478      8.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total   1419429192                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.branchRate     0.058435                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetch.rate       0.277379                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles     11575349                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles    201999021                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles     56347048                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts   1257175297                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts      1060995                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts    170183177                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts    105526857                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts      1833651                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents      1017251                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents     54704152                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents       419736                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect      2357133                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect      9515429                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts     11872562                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit   1165143084                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount   1157111908                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst    818213613                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst   1391885432                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.437655                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.587846                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.lsq0.forwLoads     22245771                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads     41936873                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses       121439                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation       419736                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores     29145911                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads       122069                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache       154662                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples    128082820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    16.910818                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    74.099432                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9    119897927     93.61%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19      1197284      0.93%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29       704014      0.55%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39       111380      0.09%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49        76618      0.06%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59       125817      0.10%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69        47120      0.04%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::70-79        21196      0.02%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89        21132      0.02%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99        40908      0.03%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109        26324      0.02%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119        28012      0.02%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129        34104      0.03%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::130-139       127395      0.10%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149       394858      0.31%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159       154840      0.12%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169       115320      0.09%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179        83547      0.07%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189       173062      0.14%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::190-199       128767      0.10%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209       122268      0.10%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219       144663      0.11%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::220-229       651076      0.51%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239       557672      0.44%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249       376951      0.29%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259       253541      0.20%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269       194706      0.15%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279       164586      0.13%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289       151034      0.12%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::290-299       135473      0.11%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows      1821225      1.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value        17376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total    128082820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses    160272728                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses     95939694                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses      3226777                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses      1028117                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses    100727732                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses      3117135                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 26121103135282                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.numTransitions         9270                       # Number of power state transitions (Count)
board.processor.cores9.core.power_state.ticksClkGated::samples         4635                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::mean 287389887.371737                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::stdev 286087743.925010                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::1000-5e+10         4635    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::min_value         4329                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::max_value    999183483                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.ticksClkGated::total         4635                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON 881294019656                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::CLK_GATED 1332052127968                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles     11575349                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles    516625323                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles    387763435                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles    121083634                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles    193709033                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles    188672418                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts   1293037347                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents      6733776                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents     36377862                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents     20707043                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents    126332881                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.fullRegistersEvents         1090                       # Number of times there has been no free registers (Count)
board.processor.cores9.core.rename.renamedOperands   1433746916                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups   3234864952                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups   1971378905                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups     71804688                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps   1113717153                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps    320029745                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing      1260887                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing      1254034                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts    131540413                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads      2569728308                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes     2547302376                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts    505136432                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps    979554540                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
