
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 436.066 ; gain = 96.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'slow_clock0' of component 'Slow_Clk' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:34' bound to instance 'Program_Counter' of component 'PC' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:62]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Prog_ROM' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Prog_ROM.vhd:34' bound to instance 'Prog_ROM0' of component 'Prog_ROM' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Prog_ROM' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Prog_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Prog_ROM' (4#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Prog_ROM.vhd:39]
INFO: [Synth 8-3491] module 'Ins_decoder' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Ins_decoder.vhd:34' bound to instance 'Instruction_Decoder' of component 'Ins_decoder' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Ins_decoder' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Ins_decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Ins_decoder' (5#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Ins_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'Mux_2way_4bit0' of component 'Mux_2way_4bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
WARNING: [Synth 8-614] signal 'S' is read in the process but is not in the sensitivity list [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_4bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (6#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:34' bound to instance 'Reg_Bank0' of component 'Reg_Bank' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (7#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (8#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (9#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:131]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (10#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit0' of component 'Mux_8way_4bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8way_4bit.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8way_4bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (11#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8way_4bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit1' of component 'Mux_8way_4bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:205]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub.vhd:34' bound to instance 'Add_Sub0' of component 'Add_Sub' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'RCA4' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA0' of component 'RCA4' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA4' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA..vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA..vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (12#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA..vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/HA..vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (13#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:80]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'RCA4' (14#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (15#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'three_bit_adder' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:34' bound to instance 'three_bit_adder0' of component 'three_bit_adder' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'three_bit_adder' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'three_bit_adder' (16#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/three_bit_adder.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Mux_2way_3bit0' of component 'Mux_2way_3bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
WARNING: [Synth 8-614] signal 'S' is read in the process but is not in the sensitivity list [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_3bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (17#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_70' of component 'LUT_16_7' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:250]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (18#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (19#1) [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[0] driven by constant 0
WARNING: [Synth 8-3331] design three_bit_adder has unconnected port B[2]
WARNING: [Synth 8-3331] design three_bit_adder has unconnected port B[1]
WARNING: [Synth 8-3331] design three_bit_adder has unconnected port B[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 490.988 ; gain = 151.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 490.988 ; gain = 151.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 490.988 ; gain = 151.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 822.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Prog_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Ins_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_2way_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Add_Sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Mux_2way_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF0/Qbar_reg was removed.  [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF1/Qbar_reg was removed.  [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D_FF2/Qbar_reg was removed.  [C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "slow_clock0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode_activate[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R0/Q_reg[3]' (FDCE) to 'Reg_Bank0/R0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R0/Q_reg[2]' (FDCE) to 'Reg_Bank0/R0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R0/Q_reg[0]' (FDCE) to 'Reg_Bank0/R0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank0/R0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank0/R0/Q_reg[1]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 822.449 ; gain = 482.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 835.332 ; gain = 495.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R6/Q_reg[1]' (FDCE) to 'Reg_Bank0/R4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R5/Q_reg[1]' (FDCE) to 'Reg_Bank0/R4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank0/R4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R6/Q_reg[0]' (FDCE) to 'Reg_Bank0/R4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R5/Q_reg[0]' (FDCE) to 'Reg_Bank0/R4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank0/R4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R6/Q_reg[3]' (FDCE) to 'Reg_Bank0/R4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R5/Q_reg[3]' (FDCE) to 'Reg_Bank0/R4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank0/R4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R6/Q_reg[2]' (FDCE) to 'Reg_Bank0/R4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank0/R5/Q_reg[2]' (FDCE) to 'Reg_Bank0/R4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank0/R4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank0/R4/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank0/R4/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank0/R4/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank0/R4/Q_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     6|
|6     |LUT4   |    21|
|7     |LUT5   |     8|
|8     |LUT6   |     9|
|9     |FDCE   |    16|
|10    |FDRE   |    37|
|11    |IBUF   |     2|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------+------+
|      |Instance          |Module   |Cells |
+------+------------------+---------+------+
|1     |top               |         |   128|
|2     |  Program_Counter |PC       |    22|
|3     |    D_FF0         |D_FF     |     3|
|4     |    D_FF1         |D_FF_3   |    14|
|5     |    D_FF2         |D_FF_4   |     5|
|6     |  Reg_Bank0       |Reg_Bank |    32|
|7     |    R1            |Reg      |     4|
|8     |    R2            |Reg_0    |    13|
|9     |    R3            |Reg_1    |     4|
|10    |    R7            |Reg_2    |    11|
|11    |  slow_clock0     |Slow_Clk |    54|
+------+------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 839.500 ; gain = 499.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 839.500 ; gain = 168.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 839.500 ; gain = 499.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 839.500 ; gain = 512.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/NanoProcessor/NanoProcessor/NanoProcessor.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 839.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 11:13:32 2023...
