

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Tue Apr 14 07:39:18 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- store_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_i_i)
	4  / (!exitcond_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.15ns
ST_1: to_offset_read (10)  [1/1] 1.15ns
entry:5  %to_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %to_offset)

ST_1: to_offset1_i (11)  [1/1] 0.00ns
entry:6  %to_offset1_i = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %to_offset_read, i32 3, i32 63)

ST_1: data_count_read (17)  [1/1] 1.15ns
entry:12  %data_count_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %data_count)


 <State 2>: 3.65ns
ST_2: StgValue_14 (5)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_15 (6)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_16 (7)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %from_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

ST_2: StgValue_17 (8)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str150, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str154, [1 x i8]* @p_str155)

ST_2: StgValue_18 (9)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %to_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str164, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str166, [1 x i8]* @p_str167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str168, [1 x i8]* @p_str169)

ST_2: tmp_1_i (12)  [1/1] 0.00ns
entry:7  %tmp_1_i = zext i61 %to_offset1_i to i64

ST_2: to_addr (13)  [1/1] 0.00ns
entry:8  %to_addr = getelementptr i64* %to_r, i64 %tmp_1_i

ST_2: StgValue_21 (14)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i64* %from_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

ST_2: StgValue_22 (15)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_23 (16)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str150, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str154, [1 x i8]* @p_str155)

ST_2: StgValue_24 (18)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: to_addr_i_wr_req (19)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
entry:14  %to_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %to_addr, i32 %data_count_read)

ST_2: StgValue_26 (20)  [1/1] 0.85ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
entry:15  br label %0


 <State 3>: 1.51ns
ST_3: i_i_i (22)  [1/1] 0.00ns
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]

ST_3: exitcond_i_i (23)  [1/1] 1.26ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %data_count_read

ST_3: i (24)  [1/1] 1.51ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:2  %i = add i32 %i_i_i, 1

ST_3: StgValue_30 (25)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:3  br i1 %exitcond_i_i, label %.exit, label %1


 <State 4>: 1.15ns
ST_4: tmp (30)  [1/1] 1.15ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
:3  %tmp = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %from_V)


 <State 5>: 3.65ns
ST_5: StgValue_32 (27)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

ST_5: tmp_2_i_i (28)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:1  %tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_5: StgValue_34 (29)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_35 (31)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
:4  call void @_ssdm_op_Write.m_axi.i64P(i64* %to_addr, i64 %tmp, i8 -1)

ST_5: empty (32)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:53
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2_i_i)

ST_5: StgValue_37 (33)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:6  br label %0


 <State 6>: 3.65ns
ST_6: to_addr_i_wr_resp (35)  [5/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 7>: 3.65ns
ST_7: to_addr_i_wr_resp (35)  [4/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 8>: 3.65ns
ST_8: to_addr_i_wr_resp (35)  [3/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 9>: 3.65ns
ST_9: to_addr_i_wr_resp (35)  [2/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 10>: 3.65ns
ST_10: to_addr_i_wr_resp (35)  [1/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)

ST_10: StgValue_43 (36)  [1/1] 0.00ns
.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ to_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ to_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ from_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_count]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
to_offset_read    (read           ) [ 00000000000]
to_offset1_i      (partselect     ) [ 00100000000]
data_count_read   (read           ) [ 00111100000]
StgValue_14       (specinterface  ) [ 00000000000]
StgValue_15       (specinterface  ) [ 00000000000]
StgValue_16       (specinterface  ) [ 00000000000]
StgValue_17       (specinterface  ) [ 00000000000]
StgValue_18       (specinterface  ) [ 00000000000]
tmp_1_i           (zext           ) [ 00000000000]
to_addr           (getelementptr  ) [ 00011111111]
StgValue_21       (specinterface  ) [ 00000000000]
StgValue_22       (specinterface  ) [ 00000000000]
StgValue_23       (specinterface  ) [ 00000000000]
StgValue_24       (specinterface  ) [ 00000000000]
to_addr_i_wr_req  (writereq       ) [ 00000000000]
StgValue_26       (br             ) [ 00111100000]
i_i_i             (phi            ) [ 00010000000]
exitcond_i_i      (icmp           ) [ 00011100000]
i                 (add            ) [ 00111100000]
StgValue_30       (br             ) [ 00000000000]
tmp               (read           ) [ 00010100000]
StgValue_32       (specloopname   ) [ 00000000000]
tmp_2_i_i         (specregionbegin) [ 00000000000]
StgValue_34       (specpipeline   ) [ 00000000000]
StgValue_35       (write          ) [ 00000000000]
empty             (specregionend  ) [ 00000000000]
StgValue_37       (br             ) [ 00111100000]
to_addr_i_wr_resp (writeresp      ) [ 00000000000]
StgValue_43       (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="to_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="to_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="from_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="to_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="to_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_count_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_count_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_writeresp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="to_addr_i_wr_req/2 to_addr_i_wr_resp/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_35_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="3"/>
<pin id="125" dir="0" index="2" bw="64" slack="1"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_i_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_i_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="to_offset1_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="61" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="to_offset1_i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="61" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="to_addr_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="61" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="to_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="exitcond_i_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="to_offset1_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="61" slack="1"/>
<pin id="175" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="to_offset1_i "/>
</bind>
</comp>

<comp id="178" class="1005" name="data_count_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_count_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="to_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2"/>
<pin id="186" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="to_addr "/>
</bind>
</comp>

<comp id="190" class="1005" name="exitcond_i_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="90" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="92" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="130"><net_src comp="96" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="98" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="166"><net_src comp="135" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="135" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="142" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="181"><net_src comp="104" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="187"><net_src comp="155" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="193"><net_src comp="162" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="167" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="202"><net_src comp="116" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_r | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: store : to_offset | {1 }
	Port: store : from_V | {4 }
	Port: store : data_count | {1 }
  - Chain level:
	State 1
	State 2
		to_addr : 1
		to_addr_i_wr_req : 2
	State 3
		exitcond_i_i : 1
		i : 1
		StgValue_30 : 2
	State 4
	State 5
		empty : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_167          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |     exitcond_i_i_fu_162     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |  to_offset_read_read_fu_98  |    0    |    0    |
|   read   | data_count_read_read_fu_104 |    0    |    0    |
|          |       tmp_read_fu_116       |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_110    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_35_write_fu_122  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     to_offset1_i_fu_142     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        tmp_1_i_fu_152       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    57   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|data_count_read_reg_178|   32   |
|  exitcond_i_i_reg_190 |    1   |
|     i_i_i_reg_131     |   32   |
|       i_reg_194       |   32   |
|      tmp_reg_199      |   64   |
|    to_addr_reg_184    |   64   |
|  to_offset1_i_reg_173 |   61   |
+-----------------------+--------+
|         Total         |   286  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_110 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_110 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||   1.7   ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   286  |   66   |
+-----------+--------+--------+--------+
