# Test Cases for ALU1 by Michael McQuade

# inputNames { F1 F0 INVB CIN A0 B0 }
# outputNames { COUT S0 }

# F1 F0
# 00=add, 01=and, 10=or, 11=xor

#ADD
testCase { 00 0 000, 00 }
testCase { 00 0 001, 01 }
testCase { 00 0 010, 01 }
testCase { 00 0 011, 10 }
testCase { 00 0 111, 11 }

#AND
testCase { 01 0 0 00, 00 }
testCase { 01 0 0 01, 00 }
testCase { 01 0 0 10, 00 }
testCase { 01 0 0 11, 11 }
testCase { 01 1 0 11, 00 }
testCase { 01 1 0 00, 00 }
testCase { 01 1 0 10, 11 }
testCase { 01 1 0 01, 00 }

#XOR
testCase { 11 0 0 00, 00 }
testCase { 11 0 1 01, 11 }
testCase { 11 0 1 10, 11 }
testCase { 11 0 1 11, 10 }
testCase { 11 1 0 01, 00 }
testCase { 11 1 0 00, 01 }

#OR
testCase { 10 0 0 11, 11 }
testCase { 10 0 0 00, 00 }
testCase { 10 1 0 10, 11 }
testCase { 10 1 0 00, 01 }
testCase { 10 1 0 11, 01 }
