
master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000338  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004fc  08000504  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004fc  080004fc  00010504  2**0
                  CONTENTS
  4 .ARM          00000000  080004fc  080004fc  00010504  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004fc  08000504  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004fc  080004fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000500  08000500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000000  08000504  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08000504  00020048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010504  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a74  00000000  00000000  00010534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001ae  00000000  00000000  00010fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00011158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  000111b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001895e  00000000  00000000  00011200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005f1  00000000  00000000  00029b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008abf7  00000000  00000000  0002a14f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b4d46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  000b4d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004e4 	.word	0x080004e4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080004e4 	.word	0x080004e4

08000204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db0b      	blt.n	800022e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	4907      	ldr	r1, [pc, #28]	; (800023c <__NVIC_EnableIRQ+0x38>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	e000e100 	.word	0xe000e100

08000240 <DMA1_Stream5_IRQHandler>:
#include "stm32f446xx.h"

uint16_t rx_buff[10], tx_buff[10] = {0};

void DMA1_Stream5_IRQHandler(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
	while(SPI3->SR & SPI_SR_BSY);
 8000244:	bf00      	nop
 8000246:	4b0f      	ldr	r3, [pc, #60]	; (8000284 <DMA1_Stream5_IRQHandler+0x44>)
 8000248:	689b      	ldr	r3, [r3, #8]
 800024a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800024e:	2b00      	cmp	r3, #0
 8000250:	d1f9      	bne.n	8000246 <DMA1_Stream5_IRQHandler+0x6>

	SPI3->CR1 &= ~SPI_CR1_SPE;
 8000252:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <DMA1_Stream5_IRQHandler+0x44>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a0b      	ldr	r2, [pc, #44]	; (8000284 <DMA1_Stream5_IRQHandler+0x44>)
 8000258:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800025c:	6013      	str	r3, [r2, #0]

	SPI3->CR2 &= ~(SPI_CR2_RXDMAEN |
 800025e:	4b09      	ldr	r3, [pc, #36]	; (8000284 <DMA1_Stream5_IRQHandler+0x44>)
 8000260:	685b      	ldr	r3, [r3, #4]
 8000262:	4a08      	ldr	r2, [pc, #32]	; (8000284 <DMA1_Stream5_IRQHandler+0x44>)
 8000264:	f023 0303 	bic.w	r3, r3, #3
 8000268:	6053      	str	r3, [r2, #4]
				   SPI_CR2_TXDMAEN);

	DMA1->LIFCR = DMA_LIFCR_CHTIF2 |
 800026a:	4b07      	ldr	r3, [pc, #28]	; (8000288 <DMA1_Stream5_IRQHandler+0x48>)
 800026c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000270:	609a      	str	r2, [r3, #8]
				  DMA_LIFCR_CTCIF2;

	DMA1->HIFCR = DMA_HIFCR_CHTIF5 |
 8000272:	4b05      	ldr	r3, [pc, #20]	; (8000288 <DMA1_Stream5_IRQHandler+0x48>)
 8000274:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000278:	60da      	str	r2, [r3, #12]
				  DMA_HIFCR_CTCIF5;
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	40003c00 	.word	0x40003c00
 8000288:	40026000 	.word	0x40026000

0800028c <TIM8_TRG_COM_TIM14_IRQHandler>:

void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
	TIM14->SR = 0;
 8000292:	4b21      	ldr	r3, [pc, #132]	; (8000318 <TIM8_TRG_COM_TIM14_IRQHandler+0x8c>)
 8000294:	2200      	movs	r2, #0
 8000296:	611a      	str	r2, [r3, #16]
	static uint16_t t = 0;

	for(uint32_t i = 0;i<10;i++)
 8000298:	2300      	movs	r3, #0
 800029a:	607b      	str	r3, [r7, #4]
 800029c:	e00e      	b.n	80002bc <TIM8_TRG_COM_TIM14_IRQHandler+0x30>
		tx_buff[i] = (i << 8) | t;
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	b29b      	uxth	r3, r3
 80002a2:	021b      	lsls	r3, r3, #8
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	4b1d      	ldr	r3, [pc, #116]	; (800031c <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 80002a8:	881b      	ldrh	r3, [r3, #0]
 80002aa:	4313      	orrs	r3, r2
 80002ac:	b299      	uxth	r1, r3
 80002ae:	4a1c      	ldr	r2, [pc, #112]	; (8000320 <TIM8_TRG_COM_TIM14_IRQHandler+0x94>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint32_t i = 0;i<10;i++)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	3301      	adds	r3, #1
 80002ba:	607b      	str	r3, [r7, #4]
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b09      	cmp	r3, #9
 80002c0:	d9ed      	bls.n	800029e <TIM8_TRG_COM_TIM14_IRQHandler+0x12>

	t++;
 80002c2:	4b16      	ldr	r3, [pc, #88]	; (800031c <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	3301      	adds	r3, #1
 80002c8:	b29a      	uxth	r2, r3
 80002ca:	4b14      	ldr	r3, [pc, #80]	; (800031c <TIM8_TRG_COM_TIM14_IRQHandler+0x90>)
 80002cc:	801a      	strh	r2, [r3, #0]

	SPI3->CR2 |= SPI_CR2_RXDMAEN;
 80002ce:	4b15      	ldr	r3, [pc, #84]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 80002d0:	685b      	ldr	r3, [r3, #4]
 80002d2:	4a14      	ldr	r2, [pc, #80]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 80002d4:	f043 0301 	orr.w	r3, r3, #1
 80002d8:	6053      	str	r3, [r2, #4]

	DMA1_Stream2->CR |= DMA_SxCR_EN;
 80002da:	4b13      	ldr	r3, [pc, #76]	; (8000328 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4a12      	ldr	r2, [pc, #72]	; (8000328 <TIM8_TRG_COM_TIM14_IRQHandler+0x9c>)
 80002e0:	f043 0301 	orr.w	r3, r3, #1
 80002e4:	6013      	str	r3, [r2, #0]
	DMA1_Stream5->CR |= DMA_SxCR_EN;
 80002e6:	4b11      	ldr	r3, [pc, #68]	; (800032c <TIM8_TRG_COM_TIM14_IRQHandler+0xa0>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a10      	ldr	r2, [pc, #64]	; (800032c <TIM8_TRG_COM_TIM14_IRQHandler+0xa0>)
 80002ec:	f043 0301 	orr.w	r3, r3, #1
 80002f0:	6013      	str	r3, [r2, #0]

	SPI3->CR2 |= SPI_CR2_TXDMAEN;
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 80002f4:	685b      	ldr	r3, [r3, #4]
 80002f6:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 80002f8:	f043 0302 	orr.w	r3, r3, #2
 80002fc:	6053      	str	r3, [r2, #4]

	SPI3->CR1 |= SPI_CR1_SPE;
 80002fe:	4b09      	ldr	r3, [pc, #36]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a08      	ldr	r2, [pc, #32]	; (8000324 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>)
 8000304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000308:	6013      	str	r3, [r2, #0]
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40002000 	.word	0x40002000
 800031c:	20000044 	.word	0x20000044
 8000320:	20000030 	.word	0x20000030
 8000324:	40003c00 	.word	0x40003c00
 8000328:	40026040 	.word	0x40026040
 800032c:	40026088 	.word	0x40026088

08000330 <main>:

int main(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN |
 8000334:	4b39      	ldr	r3, [pc, #228]	; (800041c <main+0xec>)
 8000336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000338:	4a38      	ldr	r2, [pc, #224]	; (800041c <main+0xec>)
 800033a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800033e:	f043 030d 	orr.w	r3, r3, #13
 8000342:	6313      	str	r3, [r2, #48]	; 0x30
					RCC_AHB1ENR_GPIODEN |
					RCC_AHB1ENR_GPIOAEN |
					RCC_AHB1ENR_DMA1EN;
	RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 8000344:	4b35      	ldr	r3, [pc, #212]	; (800041c <main+0xec>)
 8000346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000348:	4a34      	ldr	r2, [pc, #208]	; (800041c <main+0xec>)
 800034a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800034e:	6413      	str	r3, [r2, #64]	; 0x40


	GPIOC->AFR[1] |= 6 << (10*4-32);
 8000350:	4b33      	ldr	r3, [pc, #204]	; (8000420 <main+0xf0>)
 8000352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000354:	4a32      	ldr	r2, [pc, #200]	; (8000420 <main+0xf0>)
 8000356:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800035a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOC->AFR[1] |= 6 << (11*4-32);
 800035c:	4b30      	ldr	r3, [pc, #192]	; (8000420 <main+0xf0>)
 800035e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000360:	4a2f      	ldr	r2, [pc, #188]	; (8000420 <main+0xf0>)
 8000362:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000366:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOC->AFR[1] |= 6 << (12*4-32);
 8000368:	4b2d      	ldr	r3, [pc, #180]	; (8000420 <main+0xf0>)
 800036a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800036c:	4a2c      	ldr	r2, [pc, #176]	; (8000420 <main+0xf0>)
 800036e:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000372:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[0] |= 6 << (4*4);
 8000374:	4b2b      	ldr	r3, [pc, #172]	; (8000424 <main+0xf4>)
 8000376:	6a1b      	ldr	r3, [r3, #32]
 8000378:	4a2a      	ldr	r2, [pc, #168]	; (8000424 <main+0xf4>)
 800037a:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 800037e:	6213      	str	r3, [r2, #32]

	GPIOD->MODER |= 1 << 2*2;
 8000380:	4b29      	ldr	r3, [pc, #164]	; (8000428 <main+0xf8>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a28      	ldr	r2, [pc, #160]	; (8000428 <main+0xf8>)
 8000386:	f043 0310 	orr.w	r3, r3, #16
 800038a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 2 << 10*2 |
 800038c:	4b24      	ldr	r3, [pc, #144]	; (8000420 <main+0xf0>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a23      	ldr	r2, [pc, #140]	; (8000420 <main+0xf0>)
 8000392:	f043 7328 	orr.w	r3, r3, #44040192	; 0x2a00000
 8000396:	6013      	str	r3, [r2, #0]
					2 << 11*2 |
					2 << 12*2;
	GPIOA->MODER |= 2 << 4*2;
 8000398:	4b22      	ldr	r3, [pc, #136]	; (8000424 <main+0xf4>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a21      	ldr	r2, [pc, #132]	; (8000424 <main+0xf4>)
 800039e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003a2:	6013      	str	r3, [r2, #0]


	SPI3->CR1 = SPI_CR1_DFF |
 80003a4:	4b21      	ldr	r3, [pc, #132]	; (800042c <main+0xfc>)
 80003a6:	f640 321c 	movw	r2, #2844	; 0xb1c
 80003aa:	601a      	str	r2, [r3, #0]
				SPI_CR1_BR_0 |
				SPI_CR1_BR_1;



	DMA1_Stream2->PAR = (uint32_t)&SPI3->DR;
 80003ac:	4b20      	ldr	r3, [pc, #128]	; (8000430 <main+0x100>)
 80003ae:	4a21      	ldr	r2, [pc, #132]	; (8000434 <main+0x104>)
 80003b0:	609a      	str	r2, [r3, #8]
	DMA1_Stream2->M0AR = (uint32_t)&rx_buff;
 80003b2:	4b1f      	ldr	r3, [pc, #124]	; (8000430 <main+0x100>)
 80003b4:	4a20      	ldr	r2, [pc, #128]	; (8000438 <main+0x108>)
 80003b6:	60da      	str	r2, [r3, #12]
	DMA1_Stream2->NDTR = (uint32_t)10;
 80003b8:	4b1d      	ldr	r3, [pc, #116]	; (8000430 <main+0x100>)
 80003ba:	220a      	movs	r2, #10
 80003bc:	605a      	str	r2, [r3, #4]

	DMA1_Stream2->CR = DMA_SxCR_MINC |
 80003be:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <main+0x100>)
 80003c0:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80003c4:	601a      	str	r2, [r3, #0]
					   DMA_SxCR_PSIZE_0 |
					   DMA_SxCR_MSIZE_0;

	DMA1_Stream5->PAR = (uint32_t)&SPI3->DR;
 80003c6:	4b1d      	ldr	r3, [pc, #116]	; (800043c <main+0x10c>)
 80003c8:	4a1a      	ldr	r2, [pc, #104]	; (8000434 <main+0x104>)
 80003ca:	609a      	str	r2, [r3, #8]
	DMA1_Stream5->M0AR = (uint32_t)&tx_buff;
 80003cc:	4b1b      	ldr	r3, [pc, #108]	; (800043c <main+0x10c>)
 80003ce:	4a1c      	ldr	r2, [pc, #112]	; (8000440 <main+0x110>)
 80003d0:	60da      	str	r2, [r3, #12]
	DMA1_Stream5->NDTR = (uint32_t)10;
 80003d2:	4b1a      	ldr	r3, [pc, #104]	; (800043c <main+0x10c>)
 80003d4:	220a      	movs	r2, #10
 80003d6:	605a      	str	r2, [r3, #4]

	DMA1_Stream5->CR = DMA_SxCR_MINC |
 80003d8:	4b18      	ldr	r3, [pc, #96]	; (800043c <main+0x10c>)
 80003da:	f642 4250 	movw	r2, #11344	; 0x2c50
 80003de:	601a      	str	r2, [r3, #0]
					   DMA_SxCR_DIR_0 |
					   DMA_SxCR_PSIZE_0 |
					   DMA_SxCR_TCIE |
					   DMA_SxCR_MSIZE_0;

	SPI3->CR2 = SPI_CR2_SSOE;
 80003e0:	4b12      	ldr	r3, [pc, #72]	; (800042c <main+0xfc>)
 80003e2:	2204      	movs	r2, #4
 80003e4:	605a      	str	r2, [r3, #4]

	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80003e6:	2010      	movs	r0, #16
 80003e8:	f7ff ff0c 	bl	8000204 <__NVIC_EnableIRQ>

	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 80003ec:	4b0b      	ldr	r3, [pc, #44]	; (800041c <main+0xec>)
 80003ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003f0:	4a0a      	ldr	r2, [pc, #40]	; (800041c <main+0xec>)
 80003f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003f6:	6413      	str	r3, [r2, #64]	; 0x40

	TIM14->PSC = 16000000/10000 - 1;
 80003f8:	4b12      	ldr	r3, [pc, #72]	; (8000444 <main+0x114>)
 80003fa:	f240 623f 	movw	r2, #1599	; 0x63f
 80003fe:	629a      	str	r2, [r3, #40]	; 0x28
	TIM14->ARR = 10000/1 - 1;
 8000400:	4b10      	ldr	r3, [pc, #64]	; (8000444 <main+0x114>)
 8000402:	f242 720f 	movw	r2, #9999	; 0x270f
 8000406:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM14->DIER = TIM_DIER_UIE;
 8000408:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <main+0x114>)
 800040a:	2201      	movs	r2, #1
 800040c:	60da      	str	r2, [r3, #12]
	TIM14->CR1 = TIM_CR1_CEN;
 800040e:	4b0d      	ldr	r3, [pc, #52]	; (8000444 <main+0x114>)
 8000410:	2201      	movs	r2, #1
 8000412:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000414:	202d      	movs	r0, #45	; 0x2d
 8000416:	f7ff fef5 	bl	8000204 <__NVIC_EnableIRQ>




    /* Loop forever */
	for(;;);
 800041a:	e7fe      	b.n	800041a <main+0xea>
 800041c:	40023800 	.word	0x40023800
 8000420:	40020800 	.word	0x40020800
 8000424:	40020000 	.word	0x40020000
 8000428:	40020c00 	.word	0x40020c00
 800042c:	40003c00 	.word	0x40003c00
 8000430:	40026040 	.word	0x40026040
 8000434:	40003c0c 	.word	0x40003c0c
 8000438:	2000001c 	.word	0x2000001c
 800043c:	40026088 	.word	0x40026088
 8000440:	20000030 	.word	0x20000030
 8000444:	40002000 	.word	0x40002000

08000448 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000448:	480d      	ldr	r0, [pc, #52]	; (8000480 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800044a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800044c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000450:	480c      	ldr	r0, [pc, #48]	; (8000484 <LoopForever+0x6>)
  ldr r1, =_edata
 8000452:	490d      	ldr	r1, [pc, #52]	; (8000488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000454:	4a0d      	ldr	r2, [pc, #52]	; (800048c <LoopForever+0xe>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000458:	e002      	b.n	8000460 <LoopCopyDataInit>

0800045a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800045c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800045e:	3304      	adds	r3, #4

08000460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000464:	d3f9      	bcc.n	800045a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000466:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000468:	4c0a      	ldr	r4, [pc, #40]	; (8000494 <LoopForever+0x16>)
  movs r3, #0
 800046a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800046c:	e001      	b.n	8000472 <LoopFillZerobss>

0800046e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800046e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000470:	3204      	adds	r2, #4

08000472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000474:	d3fb      	bcc.n	800046e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000476:	f000 f811 	bl	800049c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800047a:	f7ff ff59 	bl	8000330 <main>

0800047e <LoopForever>:

LoopForever:
    b LoopForever
 800047e:	e7fe      	b.n	800047e <LoopForever>
  ldr   r0, =_estack
 8000480:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000488:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800048c:	08000504 	.word	0x08000504
  ldr r2, =_sbss
 8000490:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000494:	20000048 	.word	0x20000048

08000498 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC_IRQHandler>
	...

0800049c <__libc_init_array>:
 800049c:	b570      	push	{r4, r5, r6, lr}
 800049e:	4d0d      	ldr	r5, [pc, #52]	; (80004d4 <__libc_init_array+0x38>)
 80004a0:	4c0d      	ldr	r4, [pc, #52]	; (80004d8 <__libc_init_array+0x3c>)
 80004a2:	1b64      	subs	r4, r4, r5
 80004a4:	10a4      	asrs	r4, r4, #2
 80004a6:	2600      	movs	r6, #0
 80004a8:	42a6      	cmp	r6, r4
 80004aa:	d109      	bne.n	80004c0 <__libc_init_array+0x24>
 80004ac:	4d0b      	ldr	r5, [pc, #44]	; (80004dc <__libc_init_array+0x40>)
 80004ae:	4c0c      	ldr	r4, [pc, #48]	; (80004e0 <__libc_init_array+0x44>)
 80004b0:	f000 f818 	bl	80004e4 <_init>
 80004b4:	1b64      	subs	r4, r4, r5
 80004b6:	10a4      	asrs	r4, r4, #2
 80004b8:	2600      	movs	r6, #0
 80004ba:	42a6      	cmp	r6, r4
 80004bc:	d105      	bne.n	80004ca <__libc_init_array+0x2e>
 80004be:	bd70      	pop	{r4, r5, r6, pc}
 80004c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004c4:	4798      	blx	r3
 80004c6:	3601      	adds	r6, #1
 80004c8:	e7ee      	b.n	80004a8 <__libc_init_array+0xc>
 80004ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ce:	4798      	blx	r3
 80004d0:	3601      	adds	r6, #1
 80004d2:	e7f2      	b.n	80004ba <__libc_init_array+0x1e>
 80004d4:	080004fc 	.word	0x080004fc
 80004d8:	080004fc 	.word	0x080004fc
 80004dc:	080004fc 	.word	0x080004fc
 80004e0:	08000500 	.word	0x08000500

080004e4 <_init>:
 80004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e6:	bf00      	nop
 80004e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ea:	bc08      	pop	{r3}
 80004ec:	469e      	mov	lr, r3
 80004ee:	4770      	bx	lr

080004f0 <_fini>:
 80004f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f2:	bf00      	nop
 80004f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004f6:	bc08      	pop	{r3}
 80004f8:	469e      	mov	lr, r3
 80004fa:	4770      	bx	lr
