head	1.2;
access;
symbols;
locks; strict;
comment	@# @;


1.2
date	2003.03.28.22.53.32;	author sadve;	state Exp;
branches;
next	1.1;

1.1
date	2003.03.21.21.49.25;	author sadve;	state Exp;
branches;
next	;


desc
@@


1.2
log
@*** empty log message ***
@
text
@<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 10">
<meta name=Originator content="Microsoft Word 10">
<link rel=File-List href="rsim_pubs_files/filelist.xml">
<link rel=Edit-Time-Data href="rsim_pubs_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>RSIM Publications</title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceName"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceType"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>Jayanth Srinivasan</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>Sarita V. Adve</o:LastAuthor>
  <o:Revision>11</o:Revision>
  <o:TotalTime>57</o:TotalTime>
  <o:LastPrinted>2003-03-21T16:20:00Z</o:LastPrinted>
  <o:Created>2003-03-20T21:10:00Z</o:Created>
  <o:LastSaved>2003-03-21T23:07:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>2646</o:Words>
  <o:Characters>15086</o:Characters>
  <o:Company>Dept. of Computer Science, University of Illinois</o:Company>
  <o:Lines>125</o:Lines>
  <o:Paragraphs>35</o:Paragraphs>
  <o:CharactersWithSpaces>17697</o:CharactersWithSpaces>
  <o:Version>10.3501</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:SpellingState>Clean</w:SpellingState>
  <w:GrammarState>Clean</w:GrammarState>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if !mso]><object
 classid="clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D" id=ieooui></object>
<style>
st1\:*{behavior:url(#ieooui) }
</style>
<![endif]-->
<style>
<!--
 /* Font Definitions */
 @@font-face
	{font-family:Geneva;
	panose-1:0 0 0 0 0 0 0 0 0 0;
	mso-font-alt:Arial;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-format:other;
	mso-font-pitch:variable;
	mso-font-signature:3 0 0 0 1 0;}
@@font-face
	{font-family:Verdana;
	panose-1:2 11 6 4 3 5 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:536871559 0 0 0 415 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
a:link, span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#993300;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
tt
	{font-family:"Courier New";
	mso-ascii-font-family:"Courier New";
	mso-fareast-font-family:"Courier New";
	mso-hansi-font-family:"Courier New";
	mso-bidi-font-family:"Courier New";}
span.SpellE
	{mso-style-name:"";
	mso-spl-e:yes;}
span.GramE
	{mso-style-name:"";
	mso-gram-e:yes;}
@@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @@list l0
	{mso-list-id:183791824;
	mso-list-template-ids:835882892;}
@@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1
	{mso-list-id:248004291;
	mso-list-template-ids:519069524;}
@@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l1:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2
	{mso-list-id:338780328;
	mso-list-template-ids:-1226902312;}
@@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@@list l3
	{mso-list-id:667244833;
	mso-list-type:hybrid;
	mso-list-template-ids:1028453878 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@@list l3:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l3:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l3:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4
	{mso-list-id:1163741399;
	mso-list-type:hybrid;
	mso-list-template-ids:573573420 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@@list l4:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l4:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l4:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l5
	{mso-list-id:2125686123;
	mso-list-template-ids:338748956;}
@@list l5:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="2050"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=EN-US link="#333366" vlink="#993300" style='tab-interval:
.5in' alink="#CC6600">

<div class=Section1>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width="91%"
 style='width:91.5%;mso-cellspacing:0in;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0'>
  <td width="100%" colspan=2 valign=bottom style='width:100.0%;padding:0in 0in 0in 0in'>
  <p><img width=800 height=75 id="_x0000_i1025" src="../sheila/rsim.gif"></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;mso-yfti-lastrow:yes;height:47.4pt'>
  <td width="20%" valign=top style='width:20.16%;background:#E7EBF0;padding:
  0in 0in 0in 0in;height:47.4pt'>
  <p><b><span style='font-size:10.0pt;font-family:Geneva'><br>
  </span></b><b><span style='font-family:Arial'><a
  href="http://rsim.cs.uiuc.edu/rsim_new">RSIM home</a></span></b></p>
  <p><b><span style='font-size:10.0pt;font-family:Geneva'><br>
  </span></b><b><span style='font-family:Arial'><a href="rsim_people.html">People</a></span></b></p>
  <p><br>
  <b><span style='font-family:Arial'>Research Projects<o:p></o:p></span></b></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  .25in'><a href="http://rsim.cs.uiuc.edu/3peac"><span style='font-size:10.0pt'>3-PEAC</span></a><span
  class=MsoHyperlink><span style='font-size:10.0pt;color:windowtext;text-decoration:
  none;text-underline:none'><o:p></o:p></span></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  .25in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/grace">GRACE</a>
  </span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  .25in'><span style='font-size:10.0pt'><a
  href="http://rsim.cs.uiuc.edu/distribution/">RSIM Simulator</a><o:p></o:p></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  .25in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/rsim/">RSIM
  Project</a></span></p>
  <p style='margin-top:6.0pt;margin-right:0in;margin-bottom:6.0pt;margin-left:
  .25in'><span style='font-size:10.0pt'><a
  href="http://rsim.cs.uiuc.edu/consistency/">Memory Models</a></span><b><span
  style='font-size:10.0pt;font-family:Geneva'><br style='mso-special-character:
  line-break'>
  <![if !supportLineBreakNewLine]><br style='mso-special-character:line-break'>
  <![endif]></span></b></p>
  <p class=MsoNormal style='margin-bottom:12.0pt'><span style='font-size:10.0pt;
  font-family:Geneva'><br>
  </span><b><span style='font-family:Arial'><a href="rsim_pubs.html">Papers</a></span></b></p>
  <p class=MsoNormal style='margin-bottom:12.0pt'><span style='font-family:
  Verdana;color:#00006C'><br>
  </span><b><span style='font-family:Arial'><a
  href="http://rsim.cs.uiuc.edu/rsim_new/rsim_software.html">Software</a></span></b></p>
  <p class=MsoNormal style='margin-bottom:12.0pt'><b><span style='font-size:
  10.0pt;font-family:Geneva'><br>
  </span></b><b><span style='font-family:Arial'><a href="rsim_funding.html">Funding</a></span></b></p>
  </td>
  <td width="79%" valign=top style='width:79.84%;background:#F5F8FB;padding:
  0in 0in 0in 0in;height:47.4pt'>
  <p><b><span style='font-size:18.0pt;font-family:Arial'>RSIM Publications<o:p></o:p></span></b></p>
  <p class=MsoBodyText><b><a href="#main">Refereed Publications and Current
  Submissions</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#other">Other Publications</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#phd">Ph.D. Theses</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#ms">M.S. Theses</a><o:p></o:p></b></p>
  <p><b><o:p>&nbsp;</o:p></b></p>
  <p><b>Referee<a name=main></a>d Publications and Current Submissions</b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> <span class=SpellE>Wanghong</span> Yuan, Klara Nahrstedt,
       Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, To appear in the
       <i>Proceedings of the SPIE Conference on Multimedia Computing and
       Networking,</i> January 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, To appear in the <i>Proceedings of
       the 23rd IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December
       2002<i>.<br>
       &nbsp;</i> </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint
       Local and Global Hardware Adaptations for Energy,</a> Ruchira Sasanka,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The
       Illinois GRACE Project: Global Resource Adaptation through <span
       class=SpellE>CoopEration</span>,</a> Sarita V. Adve, Albert F. Harris,
       Christopher J. Hughes, Douglas L. Jones, Robin H. Kravets, Klara
       Nahrstedt, Daniel <span class=SpellE>Grobe</span> Sachs, Ruchira
       Sasanka, Jayanth Srinivasan, and <span class=SpellE>Wanghong</span>
       Yuan, <i>Proceedings of the Workshop on Self-Healing, Adaptive, and
       self-<span class=SpellE>MANaged</span> Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE Computer, </i>vol.
       35, no. 2, special issue on high performance simulators, February 2002,
       40-49.&nbsp;<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. Adve, <i>Proceedings
       of the 34th International Symposium on <span class=SpellE>Microarchitecture</span>
       (MICRO-34)</i>, December 2001, 250-261. <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click
       here for supplemental data.</a></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing
       and Combining Read Miss Clustering and Software Prefetching,</a> V. <st1:place>S.
        Pai</st1:place> and S. V. Adve, <i>Proceedings of the International
       Symposium on Parallel Architectures and Compilation Techniques</i>,
       September 2001, 292-303.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park,
       and J. Srinivasan, <i>Proceedings of the 28th International Symposium on
       Computer Architecture</i>, June 2001, 254-265.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/01-mpf-tr.pdf">Memory
       Side Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V.
       Adve. Provisionally accepted (subject to minor revisions) for the
       Journal of Parallel and Distributed Computing (JPDC). Available as
       Department of Computer Science Technical Report UIUCDCS-R-2001-2221,
       University of Illinois at Urbana-Champaign, May, 2001. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable
       Caches and their Application to Media Processing</a>, P. Ranganathan, S.
       <span class=SpellE>V.Adve</span>, and N. P. <span class=SpellE>Jouppi</span>,
       <i>Proceedings of the 27th International Symposium on Computer
       Architecture</i>, June 2000, 214-224.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code
       Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. V.
       Adve, <span class=GramE><i>The</i></span><i> Journal of Instruction
       Level Parallelism, special issue on the best papers from MICRO-32,</i>
       vol. 2, May 2000 (http://www.jilp.org/vol2). A <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on <span class=SpellE>Microarchitecture</span>
       (MICRO-32),</i> November 1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.ps">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. <span
       class=SpellE>Jouppi</span>, <i>Proceedings of the 26th International
       Symposium on Computer Architecture</i>, May 1999, 124-135.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. <span class=SpellE>Durbhakula</span>,
       V. S. Pai, and S. V. Adve, <i>Proceedings of the 3rd International
       Symposium on High-Performance Computer Architecture</i>, January 1999,
       23-32. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, Rice University,
       April 1998, revised December 1998.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. <span class=SpellE>Abdel-Shafi</span>,
       and S. V. Adve, <i>IEEE Transactions on Computers, special issue on
       caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. Pai, and P. Ranganathan, <i>Proceedings
       of the IEEE, special issue on distributed shared-memory</i>, vol. 87,
       no. 3, March 1999, 445-455. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. Ranganathan, K. <span class=SpellE>Gharachorloo</span>,
       S. V. Adve, and L. A. <span class=SpellE>Barroso</span>, <i>Proceedings
       of the 8th International Conference on Architectural Support for
       Programming Languages and Operating <span class=SpellE>Systems,<span
       style='font-style:normal'>October</span></span></i> 1998, 307-318. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J. <span
       class=SpellE>Sorin</span>, V. S. Pai, S. V. Adve, M. K. Vernon, and D.
       A. Wood, <i>Proceedings of the 25th International Symposium on Computer
       Architecture</i>, June 1998, 380-391.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using
       Information <span class=GramE>From the Programmer to Implement System
       Optimizations Without</span> Violating Sequential Consistency</a>, S.V.
       Adve, Provisionally accepted for the <i>Journal of Parallel and
       Distributed Computing (JPDC).</i> Available as Rice University ECE
       Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing
       Interaction of Compiler and <span class=GramE>Architecture </span></a>,
       S.V. Adve, D.C. Burger, R. <span class=SpellE>Eigenmann</span>, A. <span
       class=SpellE>Rawsthorne</span>, M.D. Smith, C.H. <span class=SpellE>Gebotys</span>,
       M.T. <span class=SpellE>Kandemir</span>, D.J. <span class=SpellE>Lilja</span>,
       A.N. <span class=SpellE>Choudhary</span>, J.Z. Fang, and P.-C. Yew, <i>IEEE
       Computer</i>, <strong>30</strong> (12), December 1997, 51-58.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the
       Performance Gap between Memory Consistency Models </a>, Parthasarathy
       Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th
       Annual ACM Symposium on Parallel Algorithms and Architectures</i>, June
       1997, 199-210. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The Interaction
       of Software Prefetching with ILP Processors in Shared-Memory Systems</a>,
       Parthasarathy Ranganathan, Vijay S. Pai, <span class=SpellE>Hazim</span>
       <span class=SpellE>Abdel-Shafi</span>, and Sarita V. Adve, <i>Proceedings
       of the 24th International Symposium on Computer Architecture</i>, June
       1997, 144-156. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, <span class=SpellE>Hazim</span> <span
       class=SpellE>Abdel-Shafi</span>, Jonathan Hall, Sarita V. Adve, and <span
       class=SpellE>Vikram</span> S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance and
       Simulation <span class=SpellE>Methodolgy</span></a>, Vijay S. Pai,
       Parthasarathy Ranganathan, and Sarita V. Adve, <i>Proceedings of the 3rd
       International Symposium on High Performance Computer Architecture</i>,
       February 1997, 72-83.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_tutorial.ps">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. <span
       class=SpellE>Gharachorloo</span>, <st1:place><st1:PlaceName>Rice</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place> ECE Technical
       Report 9512 and Western Research Laboratory Research Report 95/7,
       September 1995. A version of this paper appears in <i>IEEE Computer</i>,
       December 1996, 66-76. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V.
       Adve, and Tracy <span class=SpellE>Harton</span>, <i>Proceedings of the
       7th International Conference on Architectural Support for Programming
       Languages and Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. <span class=SpellE>Rajamony</span>,
       and W. <span class=SpellE>Zwaenepoel</span>, <i>Proceedings of the 2nd
       International Symposium on High Performance Computer Architecture,</i>
       February 1996, 26-37. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A Unified
       Formalization of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill,
       <i>IEEE Transactions on Parallel and Distributed Systems 4, 6</i> (June
       1993), 613-624. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming
       for Different Memory Consistency Models</a>, K. <span class=SpellE>Gharachorloo</span>,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of
       Parallel and Distributed Computing,</i> August 1992, 399-407. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture</i>, May 1991, 298-308.
       Also appears in <i>The Cache-Coherence Problem in Shared-Memory
       Multiprocessors: Hardware Solutions,</i> edited by Milo <span
       class=SpellE>Tomasevic</span> and <span class=SpellE>Veljko</span> <span
       class=SpellE>Milutinovic</span>, IEEE Computer Society Press, 1993. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended
       version </a>appears in Computer Sciences Technical Report #1012, <st1:place><st1:PlaceType>University</st1:PlaceType>
        of <st1:PlaceName>Wisconsin</st1:PlaceName></st1:place>, Madison, March
       1991. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. <span class=SpellE>Netzer</span>, <i>Proceedings of
       the 18th Annual International Symposium on Computer Architecture,</i>
       May 1991, 234-243. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l1 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b><o:p>&nbsp;</o:p></b></p>
  <p><b>Other Publi<a name=other></a>cations </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance
       Simulation Tools, </a>S. S. <span class=SpellE>Mukherjee</span>, S. V.
       Adve, T. Austin, J. <span class=SpellE>Emer</span>, and P. S. Magnusson,
       <i>IEEE Computer</i>, vol. 29, no. 12, guest editors' introduction to
       the special issue on high performance simulators, February 2002, 38-39.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (<span class=SpellE>Gurindar</span>
       S. <span class=SpellE>Sohi</span>, editor), ACM Press, 1998. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. <span
       class=SpellE>Sorin</span>, M. K. Vernon, V. S. Pai, S. V. Adve, and D.
       A. Wood, Technical Report #1369, Computer Sciences Department,
       University of Wisconsin -- Madison, April 1998. Also available as
       Technical Report #9803, Department of Electrical and Computer
       Engineering, <st1:place><st1:PlaceName>Rice</st1:PlaceName> <st1:PlaceType>University</st1:PlaceType></st1:place>.
       (Provides details of the model discussed in the ISCA'98 paper above.) </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy
       Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of
       Electrical and Computer Engineering, Rice University, August 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and Uniprocessors</a>, Vijay S. Pai, Parthasarathy Ranganathan, and
       Sarita V. Adve, <i>IEEE Technical Committee on Computer Architecture
       newsletter, Fall 1997.</i> An earlier version of this paper appeared in
       the Proceedings of the 3rd Workshop on Computer Architecture Education
       (held in conjunction with the 3rd International Symposium on High
       Performance Computer Architecture), February 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. Dwarkadas,
       and W. <span class=SpellE>Zwaenepoel</span>, Technical Report #TR94-237,
       Department of Computer Science, Rice University, 1994. Presented at the <i>Fourth
       Workshop on Scalable Shared-Memory Multiprocessors,</i> <st1:City><st1:place>Chicago</st1:place></st1:City>,
       <span class=GramE>May</span> 1994. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.ps">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V.
       Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report
       #1198, <st1:place><st1:PlaceType>University</st1:PlaceType> of <st1:PlaceName>Wisconsin</st1:PlaceName></st1:place>,
       <st1:City><st1:place>Madison</st1:place></st1:City>, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying
       System Requirements for Memory Consistency Models</a>, K. <span
       class=SpellE>Gharachorloo</span>, <span class=GramE>S.V</span>. Adve, A.
       Gupta, J.L. Hennessy, and M.D. Hill, Technical Report #CSL-TR-93-594, <st1:place><st1:PlaceName>Stanford</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place>, December 1993.
       Also available as Computer Sciences Technical Report #1199, <st1:place><st1:PlaceType>University</st1:PlaceType>
        of <st1:PlaceName>Wisconsin</st1:PlaceName></st1:place>, <st1:City><st1:place>Madison</st1:place></st1:City>,
       December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient
       System Requirements for Supporting the <span class=SpellE>PLpc</span>
       Memory Model</a>, S.V. Adve, K. <span class=SpellE>Gharachorloo</span>,
       A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences Technical
       Report #1200, University of Wisconsin, Madison, December 1993. Also
       available as Technical Report #CSL-TR-93-595, <st1:place><st1:PlaceName>Stanford</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place>, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
  </ul>
  <p><o:p>&nbsp;</o:p></p>
  <p><b>Ph.<a name=phd></a>D. Theses </b></p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo8;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps">Exploiting Instruction-Level
  Parallelism for Memory System Performance</a>, Vijay Pai, 2000</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l3 level1 lfo8;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://www.cs.uiuc.edu/~sadve/Theses/partha-ranganathan.phd.ps">General-Purpose
  Architectures for Media Processing and Database Workloads</a>, Parthasarathy <span
  class=SpellE>Ranganthan</span>, 2000.</p>
  <p><o:p>&nbsp;</o:p></p>
  <p><b>M.S<a name=ms></a>. Theses </b></p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">Architectural
  Adaptation for Thermal Control</a>, Jayanth Srinivasan, 2002</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining Intra-Frame with
  Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira Sasanka, 2002</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft Real-Time
  Scheduling on a Simultaneous Multithreaded Processor</a>, Rohit Jain, 2002</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability in the
  Execution of Multimedia Applications and Implications for Architecture</a>,
  Praful Kaul, 2002</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">Prefetching Linked Data
  Structures in <span class=SpellE>Sustems</span> with Merged DRAM-Logic</a>,
  Chris J. Hughes, 2002</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the Speed vs.
  Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP
  Processors</a>, S. Murthy <span class=SpellE>Durbhakula</span>, 1998</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain Producer-Initiated
  Communication in Cache-Coherent Multiprocessors</a>, <span class=SpellE>Hazim</span>
  <span class=SpellE>Abdel-Shafi</span>, 1997</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of
  Instruction-Level Parallelism on Multiprocessor Performance and Simulation
  Methodology</a>, Vijay Pai, 1997</p>
  <p style='margin-top:5.0pt;margin-right:0in;margin-bottom:12.0pt;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo10;
  tab-stops:list .5in'><![if !supportLists]><span style='font-family:Symbol;
  mso-fareast-font-family:Symbol;mso-bidi-font-family:Symbol'><span
  style='mso-list:Ignore'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of Memory
  Consistency Models for Shared-Memory Systems with ILP Processors</a>, Parthasarathy
  Ranganathan, 1997</p>
  <p><o:p>&nbsp;</o:p></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'><o:p>&nbsp;</o:p></span></p>

</div>

</body>

</html>
@


1.1
log
@Initial revision
@
text
@d4 1
d10 4
a13 4
<meta name=Generator content="Microsoft Word 9">
<meta name=Originator content="Microsoft Word 9">
<link rel=File-List href="./rsim_pubs_files/filelist.xml">
<link rel=Edit-Time-Data href="./rsim_pubs_files/editdata.mso">
d23 8
d35 3
a37 3
  <o:LastAuthor>Jayanth Srinivasan</o:LastAuthor>
  <o:Revision>5</o:Revision>
  <o:TotalTime>50</o:TotalTime>
d40 4
a43 4
  <o:LastSaved>2003-03-21T16:23:00Z</o:LastSaved>
  <o:Pages>4</o:Pages>
  <o:Words>2456</o:Words>
  <o:Characters>14003</o:Characters>
d45 4
a48 4
  <o:Lines>116</o:Lines>
  <o:Paragraphs>28</o:Paragraphs>
  <o:CharactersWithSpaces>17196</o:CharactersWithSpaces>
  <o:Version>9.2720</o:Version>
d50 12
a61 1
</xml><![endif]-->
d65 1
a65 1
@@font-face
a74 7
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;
	mso-font-charset:2;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:0 268435456 0 0 -2147483648 0;}
@@font-face
d82 1
a82 1
p.MsoNormal, li.MsoNormal, div.MsoNormal
d92 2
a93 2
	{margin-right:0in;
	mso-margin-top-alt:auto;
d110 2
a111 2
	{margin-right:0in;
	mso-margin-top-alt:auto;
d120 2
a121 1
	{mso-ascii-font-family:"Courier New";
d125 6
d140 1
a140 1
@@list l0
d150 32
d192 32
d225 11
d239 1
a239 1
@@list l2:level1
d246 33
a278 1
@@list l3
d282 1
a282 1
@@list l3:level1
d289 32
a320 3
@@list l4
	{mso-list-id:1798911002;
	mso-list-template-ids:519069524;}
d322 10
a331 2
	{mso-list-id:2022777521;
	mso-list-template-ids:835882892;}
d338 18
a355 2
<!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="1027"/>
d367 3
a369 3
<table border=0 cellspacing=0 cellpadding=0 width="91%" style='width:91.5%;
 mso-cellspacing:0in;mso-padding-alt:0in 0in 0in 0in'>
 <tr>
d371 1
a371 1
  <p><img width=800 height=75 id="_x0000_i1025" src="..\sheila\rsim.gif"></p>
d374 1
a374 1
 <tr style='height:47.4pt'>
d385 1
a385 1
  0in'><a href="http://rsim.cs.uiuc.edu/3peac"><span style='font-size:10.0pt'>3-PEAC</span></a><span
d389 2
a390 2
  0in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/grace">Illinois
  GRACE</a> </span></p>
d392 1
a392 1
  0in'><span style='font-size:10.0pt'><a
d395 1
a395 1
  0in'><span style='font-size:10.0pt'><a href="http://rsim.cs.uiuc.edu/rsim/">RSIM
d398 2
a399 2
  0in'><span style='font-size:10.0pt'><a
  href="http://rsim.cs.uiuc.edu/consistency/">Memory Consistency Models</a></span><b><span
d406 1
a406 1
  </span><b><span style='font-family:Arial'>Papers</span></b></p>
d409 2
a410 1
  </span><b><span style='font-family:Arial'><a href="rsim_software.html">Software</a></span></b></p>
d423 1
a423 1
  <p><b><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></b></p>
d427 1
a427 1
       auto;text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d430 4
a433 3
       Systems,</a> Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L.
       Jones, and Robin H. Kravets, To appear in the <i>Proceedings of the SPIE
       Conference on Multimedia Computing and Networking,</i> January 2003.<br>
d436 1
a436 1
       auto;text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d444 1
a444 1
       auto;text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d453 1
a453 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d455 9
a463 7
       Illinois GRACE Project: Global Resource Adaptation through CoopEration,</a>
       Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L.
       Jones, Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira
       Sasanka, Jayanth Srinivasan, and Wanghong Yuan, <i>Proceedings of the
       Workshop on Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN)</i>
       (held in conjunction with the 16th Annual ACM International Conference
       on Supercomputing), June 2002.</li>
d465 1
a465 1
       auto;text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d473 1
a473 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d477 2
a478 2
       of the 34th International Symposium on Microarchitecture (MICRO-34)</i>,
       December 2001, 250-261. <a
d482 1
a482 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d484 4
a487 4
       and Combining Read Miss Clustering and Software Prefetching,</a> V. S.
       Pai and S. V. Adve, <i>Proceedings of the International Symposium on
       Parallel Architectures and Compilation Techniques</i>, September 2001,
       292-303.</li>
d489 1
a489 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d496 1
a496 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d504 1
a504 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d507 3
a509 2
       V.Adve, and N. P. Jouppi, <i>Proceedings of the 27th International
       Symposium on Computer Architecture</i>, June 2000, 214-224.</li>
d511 1
a511 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d514 3
a516 3
       Adve, <i>The Journal of Instruction Level Parallelism, special issue on the
       best papers from MICRO-32,</i> vol. 2, May 2000
       (http://www.jilp.org/vol2). A <a
d519 2
a520 2
       International Symposium on Microarchitecture (MICRO-32),</i> November
       1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
d522 1
a522 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d525 3
a527 3
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. Jouppi, <i>Proceedings
       of the 26th International Symposium on Computer Architecture</i>, May
       1999, 124-135.</li>
d529 1
a529 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d532 4
a535 3
       Multiprocessors with ILP Processors</a>, M. Durbhakula, V. S. Pai, and
       S. V. Adve, <i>Proceedings of the 3rd International Symposium on
       High-Performance Computer Architecture</i>, January 1999, 23-32. An <a
d541 6
a546 6
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The Impact
       of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S.
       V. Adve, <i>IEEE Transactions on Computers, special issue on caches</i>,
       vol. 48, no. 2, February 1999, 218-226.</li>
d548 1
a548 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d555 1
a555 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d558 5
a562 4
       Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A. Barroso,
       <i>Proceedings of the 8th International Conference on Architectural
       Support for Programming Languages and Operating Systems,</i>October
       1998, 307-318. </li>
d564 1
a564 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d566 4
a569 4
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J.
       Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings
       of the 25th International Symposium on Computer Architecture</i>, June
       1998, 380-391.</li>
d571 1
a571 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d573 5
a577 5
       Information From the Programmer to Implement System Optimizations
       Without Violating Sequential Consistency</a>, S.V. Adve, Provisionally
       accepted for the <i>Journal of Parallel and Distributed Computing
       (JPDC).</i> Available as Rice University ECE Technical Report 9603,
       March 1996, revised June 1998.&nbsp; </li>
d579 1
a579 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d581 6
a586 4
       Interaction of Compiler and Architecture </a>, S.V. Adve, D.C. Burger,
       R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir,
       D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, <i>IEEE Computer</i>,
       <strong>30</strong> (12), December 1997, 51-58.</li>
d588 1
a588 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d596 7
a602 6
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The
       Interaction of Software Prefetching with ILP Processors in Shared-Memory
       Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
d604 1
a604 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d607 3
a609 2
       Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall,
       Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd
d613 1
a613 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d615 5
a619 4
       Impact of Instruction-Level Parallelism on Multiprocessor Performance
       and Simulation Methodolgy</a>, Vijay S. Pai, Parthasarathy Ranganathan,
       and Sarita V. Adve, <i>Proceedings of the 3rd International Symposium on
       High Performance Computer Architecture</i>, February 1997, 72-83.</li>
d621 1
a621 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d623 6
a628 4
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K.
       Gharachorloo, Rice University ECE Technical Report 9512 and Western
       Research Laboratory Research Report 95/7, September 1995. A version of
       this paper appears in <i>IEEE Computer</i>, December 1996, 66-76. </li>
d630 1
a630 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d634 3
a636 3
       Adve, and Tracy Harton, <i>Proceedings of the 7th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
d638 1
a638 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d641 4
a644 3
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, <i>Proceedings
       of the 2nd International Symposium on High Performance Computer
       Architecture,</i> February 1996, 26-37. </li>
d646 1
a646 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d652 1
a652 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d654 3
a656 3
       for Different Memory Consistency Models</a>, K. Gharachorloo, S.V. Adve,
       A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and
       Distributed Computing,</i> August 1992, 399-407. </li>
d658 1
a658 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d664 3
a666 2
       Multiprocessors: Hardware Solutions,</i> edited by Milo Tomasevic and
       Veljko Milutinovic, IEEE Computer Society Press, 1993. An <a
d668 3
a670 2
       version </a>appears in Computer Sciences Technical Report #1012,
       University of Wisconsin, Madison, March 1991. </li>
d672 1
a672 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d675 3
a677 3
       Miller, and R.H.B. Netzer, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture,</i> May 1991, 234-243.
       </li>
d679 1
a679 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d685 1
a685 1
       text-align:justify;mso-list:l1 level1 lfo9;tab-stops:list .5in'><a
d691 1
a691 1
  <p><b><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></b></p>
d695 1
a695 1
       auto;text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d697 4
a700 4
       Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer,
       and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, no. 12, guest
       editors' introduction to the special issue on high performance
       simulators, February 2002, 38-39.<br>
d703 1
a703 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d707 2
a708 2
       Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM
       Press, 1998. </li>
d710 1
a710 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d712 7
a718 6
       Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. K.
       Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369,
       Computer Sciences Department, University of Wisconsin -- Madison, April
       1998. Also available as Technical Report #9803, Department of Electrical
       and Computer Engineering, Rice University. (Provides details of the
       model discussed in the ISCA'98 paper above.) </li>
d720 1
a720 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d726 1
a726 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d736 1
a736 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d739 4
a742 3
       and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer
       Science, Rice University, 1994. Presented at the <i>Fourth Workshop on
       Scalable Shared-Memory Multiprocessors,</i> Chicago, May 1994. </li>
d744 1
a744 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d748 2
a749 1
       #1198, University of Wisconsin, Madison, December 1993. </li>
d751 1
a751 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d753 7
a759 5
       System Requirements for Memory Consistency Models</a>, K. Gharachorloo,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report
       #CSL-TR-93-594, Stanford University, December 1993. Also available as
       Computer Sciences Technical Report #1199, University of Wisconsin,
       Madison, December 1993. </li>
d761 1
a761 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d763 6
a768 5
       System Requirements for Supporting the PLpc Memory Model</a>, S.V. Adve,
       K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer
       Sciences Technical Report #1200, University of Wisconsin, Madison,
       December 1993. Also available as Technical Report #CSL-TR-93-595,
       Stanford University, December 1993. </li>
d770 1
a770 1
       text-align:justify;mso-list:l0 level1 lfo10;tab-stops:list .5in'><a
d776 1
a776 1
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
d778 14
a791 11
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l2 level1 lfo11;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
  href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps">Exploiting
  Instruction-Level Parallelism for Memory System Performance</a>, Vijay Pai,
  2000</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;mso-list:l2 level1 lfo11;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
d793 3
a795 3
  Architectures for Media Processing and Database Workloads</a>, Parthasarathy
  Ranganthan, 2000.</p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
d797 6
a802 4
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
d805 14
a818 10
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining
  Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira
  Sasanka, 2002</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
d821 55
a875 38
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability in the Execution
  of Multimedia Applications and Implications for Architecture</a>, Praful
  Kaul, 2002</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a
  href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">Prefetching Linked
  Data Structures in Sustems with Merged DRAM-Logic</a>, Chris J. Hughes, 2002</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving
  the Speed vs. Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors
  with ILP Processors</a>, S. Murthy Durbhakula, 1998</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;line-height:200%;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain
  Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, Hazim
  Abdel-Shafi, 1997</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The
  Impact of Instruction-Level Parallelism on Multiprocessor Performance and
  Simulation Methodology</a>, Vijay Pai, 1997</p>
  <p style='margin-bottom:12.0pt;margin-left:.5in;text-align:justify;
  text-indent:-.25in;mso-list:l3 level1 lfo12;tab-stops:list .5in'><![if !supportLists]><span
  style='font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]><a href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An
  Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP
  Processors</a>, Parthasarathy Ranganathan, 1997</p>
  <p><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>
d880 1
a880 1
<p class=MsoNormal><span style='color:windowtext'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></span></p>
@
