# 32-bit-Pipelined-Processor
Implemented a 32-bit RISC 5-stage Instruction Pipeline in Verilog, 

Processor Supports:
1.) Basic Arithmetic operations
2.) Compare instructions
3.) Branch instructions
4.) Load & Store instructions
5.) Function calls 
6.) Return Instruction.
