<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Journal Articles<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/document/6616546' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS 3D Massively Parallel Processor with Stacked Memory</b>." In <i>IEEE Transactions on Computers</i>, Vol. 64, No.1, pp.112-125, January, 2015.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
