{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600567456514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600567456514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 10:04:16 2020 " "Processing started: Sun Sep 20 10:04:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600567456514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600567456514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TSL2561_test -c TSL2561_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TSL2561_test -c TSL2561_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600567456514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1600567457001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tsl2561_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tsl2561_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561_test-main " "Found design unit 1: TSL2561_test-main" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457647 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561_test " "Found entity 1: TSL2561_test" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567457647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TSL2561_test " "Elaborating entity \"TSL2561_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600567457732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567457756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:U0 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:U0\"" {  } { { "TSL2561_test.vhd" "U0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567457756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(33) " "VHDL Process Statement warning at seven_seg_display.vhd(33): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(26) " "VHDL Process Statement warning at seven_seg_display.vhd(26): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(26) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(26)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600567457756 "|TSL2561_test|seven_seg_display:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457780 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567457780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:U1 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:U1\"" {  } { { "TSL2561_test.vhd" "U1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567457782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1600567457785 "|TSL2561_test|TSL2561:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457803 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567457803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1600567457803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:U1\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:U1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567457805 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:U1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:U1\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458275 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1600567458275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Mod5\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Mod5 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458333 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567458333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458607 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567458607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458756 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567458756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567458896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567458896 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567458896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567458990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567458990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567459019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567459019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:U1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:U1\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567459049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:U1\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:U1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567459049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567459049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567459049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600567459049 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1600567459049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567459118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567459118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567459137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567459137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600567459168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600567459168 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSLSCL " "Inserted always-enabled tri-state buffer between \"TSLSCL\" and its non-tri-state driver." {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1600567459636 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1600567459636 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSLSCL " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSLSCL\" is moved to its source" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1600567459646 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1600567459646 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 50 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 65 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd" 113 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1600567459656 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1600567459656 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "TSLSCL~synth " "Node \"TSLSCL~synth\"" {  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460180 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1600567460180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1600567460387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1600567460912 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:U1\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567460922 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1600567460922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600567461205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600567461205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1504 " "Implemented 1504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600567461357 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600567461357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1600567461357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1473 " "Implemented 1473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600567461357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600567461357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600567461397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 10:04:21 2020 " "Processing ended: Sun Sep 20 10:04:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600567461397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600567461397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600567461397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600567461397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600567462712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600567462721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 10:04:22 2020 " "Processing started: Sun Sep 20 10:04:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600567462721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600567462721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TSL2561_test -c TSL2561_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TSL2561_test -c TSL2561_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600567462721 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600567462844 ""}
{ "Info" "0" "" "Project  = TSL2561_test" {  } {  } 0 0 "Project  = TSL2561_test" 0 0 "Fitter" 0 0 1600567462844 ""}
{ "Info" "0" "" "Revision = TSL2561_test" {  } {  } 0 0 "Revision = TSL2561_test" 0 0 "Fitter" 0 0 1600567462844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600567462946 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TSL2561_test EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"TSL2561_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600567462967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600567463017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600567463017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600567463017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600567463125 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1600567463135 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600567463422 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600567463422 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600567463422 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1600567463432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1600567463432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1600567463432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1600567463432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3212 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1600567463432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1600567463432 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600567463432 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 31 " "No exact pin location assignment(s) for 11 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[0\] " "Pin ssd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[0] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[1\] " "Pin ssd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[1] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[2\] " "Pin ssd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[2] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[3\] " "Pin ssd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[3] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[4\] " "Pin ssd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[4] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[5\] " "Pin ssd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[5] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ssd\[6\] " "Pin ssd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ssd[6] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digit\[0\] " "Pin digit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { digit[0] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digit\[1\] " "Pin digit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { digit[1] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digit\[2\] " "Pin digit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { digit[2] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digit\[3\] " "Pin digit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { digit[3] } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600567463795 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1600567463795 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TSL2561_test.sdc " "Synopsys Design Constraints File file not found: 'TSL2561_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1600567464364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1600567464365 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1600567464391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1600567464401 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1600567464401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600567464625 ""}  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600567464625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:U0\|FD\[10\]  " "Automatically promoted node seven_seg_display:U0\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|FD\[10\]~28 " "Destination node seven_seg_display:U0\|FD\[10\]~28" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|FD[10]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600567464626 ""}  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600567464626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[0\] " "Destination node seven_seg_display:U0\|ssd\[0\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[6\] " "Destination node seven_seg_display:U0\|ssd\[6\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[5\] " "Destination node seven_seg_display:U0\|ssd\[5\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[4\] " "Destination node seven_seg_display:U0\|ssd\[4\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[3\] " "Destination node seven_seg_display:U0\|ssd\[3\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[2\] " "Destination node seven_seg_display:U0\|ssd\[2\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:U0\|ssd\[1\] " "Destination node seven_seg_display:U0\|ssd\[1\]" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:U0|ssd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TSL2561:U1\|ena " "Destination node TSL2561:U1\|ena" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561:U1|ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TSL2561:U1\|IICState.s10 " "Destination node TSL2561:U1\|IICState.s10" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561:U1|IICState.s10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TSL2561:U1\|IICState.s5 " "Destination node TSL2561:U1\|IICState.s5" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561:U1|IICState.s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1600567464626 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1600567464626 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1600567464626 ""}  } { { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 3198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1600567464626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600567465156 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600567465156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600567465156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600567465166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600567465166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600567465166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600567465166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600567465177 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600567465636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1600567465646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600567465646 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1600567465646 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1600567465646 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1600567465646 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 11 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 21 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 16 8 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 22 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600567465646 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1600567465646 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1600567465646 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600567465696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600567466594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600567467119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600567467129 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600567469636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600567469636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600567470040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1600567471246 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600567471246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600567473552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1600567473552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600567473552 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.83 " "Total time spent on timing analysis during the Fitter is 1.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1600567473582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600567473623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600567473992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600567474033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600567474251 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600567474826 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSLSCL a permanently enabled " "Pin TSLSCL has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TSLSCL } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSLSCL" } } } } { "TSL2561_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSLSCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1600567475198 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1600567475198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/output_files/TSL2561_test.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/output_files/TSL2561_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600567475378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5558 " "Peak virtual memory: 5558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600567475817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 10:04:35 2020 " "Processing ended: Sun Sep 20 10:04:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600567475817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600567475817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600567475817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600567475817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600567476828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600567476828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 10:04:36 2020 " "Processing started: Sun Sep 20 10:04:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600567476828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600567476828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TSL2561_test -c TSL2561_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TSL2561_test -c TSL2561_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600567476828 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1600567477782 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600567477813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600567478307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 10:04:38 2020 " "Processing ended: Sun Sep 20 10:04:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600567478307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600567478307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600567478307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600567478307 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600567478920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600567479591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600567479594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 10:04:39 2020 " "Processing started: Sun Sep 20 10:04:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600567479594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600567479594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TSL2561_test -c TSL2561_test " "Command: quartus_sta TSL2561_test -c TSL2561_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600567479594 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1600567479728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1600567480001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1600567480001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1600567480038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1600567480038 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TSL2561_test.sdc " "Synopsys Design Constraints File file not found: 'TSL2561_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1600567480278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1600567480278 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_display:U0\|FD\[10\] seven_seg_display:U0\|FD\[10\] " "create_clock -period 1.000 -name seven_seg_display:U0\|FD\[10\] seven_seg_display:U0\|FD\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1600567480402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480402 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1600567480402 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1600567480416 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1600567480479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1600567480479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.565 " "Worst-case setup slack is -36.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.565     -1187.001 clk  " "  -36.565     -1187.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997       -13.219 seven_seg_display:U0\|FD\[10\]  " "   -1.997       -13.219 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567480489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 clk  " "    0.113         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.455         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567480499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567480503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567480507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -255.790 clk  " "   -3.000      -255.790 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\]  " "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567480510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567480510 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1600567481076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1600567481106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1600567481700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1600567481810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1600567481810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.257 " "Worst-case setup slack is -33.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.257     -1081.304 clk  " "  -33.257     -1081.304 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811       -11.837 seven_seg_display:U0\|FD\[10\]  " "   -1.811       -11.837 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567481818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 clk  " "    0.197         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.404         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567481828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567481834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567481838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -255.790 clk  " "   -3.000      -255.790 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\]  " "   -1.487       -19.331 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567481843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567481843 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1600567482545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1600567482660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1600567482660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.339 " "Worst-case setup slack is -15.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.339      -425.267 clk  " "  -15.339      -425.267 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344        -2.218 seven_seg_display:U0\|FD\[10\]  " "   -0.344        -2.218 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567482682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.136 " "Worst-case hold slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.136 clk  " "   -0.136        -0.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 seven_seg_display:U0\|FD\[10\]  " "    0.188         0.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567482696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567482702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600567482709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -183.008 clk  " "   -3.000      -183.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 seven_seg_display:U0\|FD\[10\]  " "   -1.000       -13.000 seven_seg_display:U0\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1600567482715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1600567482715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1600567483514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1600567483515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600567483624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 10:04:43 2020 " "Processing ended: Sun Sep 20 10:04:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600567483624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600567483624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600567483624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600567483624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600567484331 ""}
