// Seed: 2743270609
module module_0 ();
  assign id_1 = id_1[(-1)];
  assign module_1.id_2 = 0;
  initial id_2 = id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = {-1, 1, 1, id_2};
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0,
    inout wand id_1,
    input tri0 id_2,
    output wor id_3,
    output logic id_4,
    input tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10,
    output wor id_11,
    output uwire id_12,
    input uwire id_13,
    output wire id_14
);
  assign id_6 = id_10 !=? -1'b0;
  initial id_4 <= !-1;
  uwire id_16;
  assign id_0 = id_2;
  tri0 id_17 = -1, id_18;
  module_0 modCall_1 ();
  assign id_16 = 1'b0;
endmodule
