<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May 18 20:08:48 2021" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="link" PACKAGE="fgg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Ifetc32_0" PORT="reset"/>
        <CONNECTION INSTANCE="Idecode32_0" PORT="reset"/>
        <CONNECTION INSTANCE="switchs_0" PORT="switrst"/>
        <CONNECTION INSTANCE="leds_0" PORT="ledrst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="23000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Ifetc32_0" PORT="clock"/>
        <CONNECTION INSTANCE="Idecode32_0" PORT="clock"/>
        <CONNECTION INSTANCE="switchs_0" PORT="switclk"/>
        <CONNECTION INSTANCE="dmemory32_0" PORT="clock"/>
        <CONNECTION INSTANCE="leds_0" PORT="led_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="ledout" RIGHT="0" SIGIS="undef" SIGNAME="leds_0_ledout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="leds_0" PORT="ledout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="switchIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_switchIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="switchs_0" PORT="switch_i"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Executs32_0" HWVERSION="1.0" INSTANCE="Executs32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Executs32" VLNV="xilinx.com:module_ref:Executs32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_Executs32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Read_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="read_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Read_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="read_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Imme_extend" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_imme_extend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="imme_extend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="Function_opcode" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Funtion_code">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Funtion_code"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="opcode" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Opcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Opcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Shamt" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Shamt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Shamt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_plus_4" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_branch_base_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="branch_base_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="control32_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sftmd" SIGIS="undef" SIGNAME="control32_0_Sftmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Sftmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ALUSrc" SIGIS="undef" SIGNAME="control32_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I_format" SIGIS="undef" SIGNAME="control32_0_I_format">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="I_format"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jr" SIGIS="undef" SIGNAME="control32_0_Jr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Jr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="Executs32_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_Result" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_ALU_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="addr_in"/>
            <CONNECTION INSTANCE="Idecode32_0" PORT="ALU_result"/>
            <CONNECTION INSTANCE="control32_0" PORT="Alu_resultHigh"/>
            <CONNECTION INSTANCE="switchs_0" PORT="switchaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Addr_Result" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_Addr_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Addr_result"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Idecode32_0" HWVERSION="1.0" INSTANCE="Idecode32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Idecode32" VLNV="xilinx.com:module_ref:Idecode32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_Idecode32_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Instruction" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_r_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="r_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_result" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_ALU_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALU_Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jal" SIGIS="undef" SIGNAME="control32_0_Jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RegWrite" SIGIS="undef" SIGNAME="control32_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemtoReg" SIGIS="undef" SIGNAME="control32_0_MemorIOtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="MemorIOtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RegDst" SIGIS="undef" SIGNAME="control32_0_RegDST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="RegDST"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="23000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="opcplus4" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_link_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="link_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Read_data_1"/>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Read_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data_2" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Read_data_2"/>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="r_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imme_extend" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_imme_extend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Imme_extend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Ifetc32_0" HWVERSION="1.0" INSTANCE="Ifetc32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Ifetc32" VLNV="xilinx.com:module_ref:Ifetc32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_Ifetc32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="Instruction" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="branch_base_addr" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_branch_base_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="PC_plus_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="link_addr" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_link_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="opcplus4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="23000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Addr_result" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_Addr_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Addr_Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Read_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="read_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Branch" SIGIS="undef" SIGNAME="control32_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nBranch" SIGIS="undef" SIGNAME="control32_0_nBranch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="nBranch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jmp" SIGIS="undef" SIGNAME="control32_0_Jmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jal" SIGIS="undef" SIGNAME="control32_0_Jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Jr" SIGIS="undef" SIGNAME="control32_0_Jr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Jr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Zero" SIGIS="undef" SIGNAME="Executs32_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Opcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Opcode"/>
            <CONNECTION INSTANCE="Executs32_0" PORT="opcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Funtion_code" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Funtion_code">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="Function_opcode"/>
            <CONNECTION INSTANCE="Executs32_0" PORT="Function_opcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Shamt" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Shamt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Shamt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/MemOrIO_0" HWVERSION="1.0" INSTANCE="MemOrIO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MemOrIO" VLNV="xilinx.com:module_ref:MemOrIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_MemOrIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="mRead" SIGIS="undef" SIGNAME="control32_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="MemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mWrite" SIGIS="undef" SIGNAME="control32_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ioRead" SIGIS="undef" SIGNAME="control32_0_IORead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="IORead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ioWrite" SIGIS="undef" SIGNAME="control32_0_IOWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="IOWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr_in" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_ALU_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALU_Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addr_out" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmemory32_0" PORT="address"/>
            <CONNECTION INSTANCE="leds_0" PORT="ledaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dmemory32_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmemory32_0" PORT="read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="io_rdata" RIGHT="0" SIGIS="undef" SIGNAME="switchs_0_switchrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="switchs_0" PORT="switchrdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="r_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_r_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="read_data"/>
            <CONNECTION INSTANCE="leds_0" PORT="ledwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Idecode32_0_read_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="read_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmemory32_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LEDCtrl" SIGIS="undef" SIGNAME="MemOrIO_0_LEDCtrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="leds_0" PORT="ledcs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SwitchCtrl" SIGIS="undef" SIGNAME="MemOrIO_0_SwitchCtrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="switchs_0" PORT="switchcs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/control32_0" HWVERSION="1.0" INSTANCE="control32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control32" VLNV="xilinx.com:module_ref:control32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_control32_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Opcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Opcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="Function_opcode" RIGHT="0" SIGIS="undef" SIGNAME="Ifetc32_0_Funtion_code">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Funtion_code"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Jr" SIGIS="undef" SIGNAME="control32_0_Jr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Jr"/>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Jr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Jmp" SIGIS="undef" SIGNAME="control32_0_Jmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Jmp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Jal" SIGIS="undef" SIGNAME="control32_0_Jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Jal"/>
            <CONNECTION INSTANCE="Idecode32_0" PORT="Jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Branch" SIGIS="undef" SIGNAME="control32_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nBranch" SIGIS="undef" SIGNAME="control32_0_nBranch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ifetc32_0" PORT="nBranch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegDST" SIGIS="undef" SIGNAME="control32_0_RegDST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef" SIGNAME="control32_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemWrite" SIGIS="undef" SIGNAME="control32_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dmemory32_0" PORT="Memwrite"/>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="mWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUSrc" SIGIS="undef" SIGNAME="control32_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_format" SIGIS="undef" SIGNAME="control32_0_I_format">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="I_format"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sftmd" SIGIS="undef" SIGNAME="control32_0_Sftmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="Sftmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="control32_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="Alu_resultHigh" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_ALU_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALU_Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemorIOtoReg" SIGIS="undef" SIGNAME="control32_0_MemorIOtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Idecode32_0" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRead" SIGIS="undef" SIGNAME="control32_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="mRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IORead" SIGIS="undef" SIGNAME="control32_0_IORead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="ioRead"/>
            <CONNECTION INSTANCE="switchs_0" PORT="switchread"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IOWrite" SIGIS="undef" SIGNAME="control32_0_IOWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="ioWrite"/>
            <CONNECTION INSTANCE="leds_0" PORT="ledwrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dmemory32_0" HWVERSION="1.0" INSTANCE="dmemory32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dmemory32" VLNV="xilinx.com:module_ref:dmemory32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_dmemory32_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="23000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Memwrite" SIGIS="undef" SIGNAME="control32_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data" RIGHT="0" SIGIS="undef" SIGNAME="dmemory32_0_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="m_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/leds_0" HWVERSION="1.0" INSTANCE="leds_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="leds" VLNV="xilinx.com:module_ref:leds:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_leds_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="23000000" DIR="I" NAME="led_clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ledrst" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ledwrite" SIGIS="undef" SIGNAME="control32_0_IOWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="IOWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ledcs" SIGIS="undef" SIGNAME="MemOrIO_0_LEDCtrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="LEDCtrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ledaddr" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ledwdata" RIGHT="0" SIGIS="undef" SIGNAME="MemOrIO_0_r_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="r_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="ledout" RIGHT="0" SIGIS="undef" SIGNAME="leds_0_ledout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ledout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/switchs_0" HWVERSION="1.0" INSTANCE="switchs_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="switchs" VLNV="xilinx.com:module_ref:switchs:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="link_switchs_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="switclk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="switrst" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="switchread" SIGIS="undef" SIGNAME="control32_0_IORead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control32_0" PORT="IORead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="switchcs" SIGIS="undef" SIGNAME="MemOrIO_0_SwitchCtrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="SwitchCtrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="switchaddr" RIGHT="0" SIGIS="undef" SIGNAME="Executs32_0_ALU_Result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Executs32_0" PORT="ALU_Result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="switchrdata" RIGHT="0" SIGIS="undef" SIGNAME="switchs_0_switchrdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MemOrIO_0" PORT="io_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="switch_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_switchIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="switchIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
