<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dec—el2_dec_pmp_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    19-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffb400;">
        35.5%
    </td>
    <td class="headerCovSummaryEntry">
        11
    </td>
    <td class="headerCovSummaryEntry">
        31
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_dside_access_region_prediction_error
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2023 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : </span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : // el2_dec_pmp_ctl.sv</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : //</span>
<span id="L21"><span class="lineNum">      21</span>              : // Function: Physical Memory Protection CSRs</span>
<span id="L22"><span class="lineNum">      22</span>              : // Comments:</span>
<span id="L23"><span class="lineNum">      23</span>              : //</span>
<span id="L24"><span class="lineNum">      24</span>              : //********************************************************************************</span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : module el2_dec_pmp_ctl</span>
<span id="L27"><span class="lineNum">      27</span>              :   import el2_pkg::*;</span>
<span id="L28"><span class="lineNum">      28</span>              : #(</span>
<span id="L29"><span class="lineNum">      29</span>              : `include "el2_param.vh"</span>
<span id="L30"><span class="lineNum">      30</span>              :  )</span>
<span id="L31"><span class="lineNum">      31</span>              :   (</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC tlaBgGNC">         552 :    input logic clk,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">         552 :    input logic free_l2clk,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC">         552 :    input logic csr_wr_clk,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">           2 :    input logic rst_l,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">          24 :    input logic        dec_csr_wen_r_mod,  // csr write enable at wb</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">           8 :    input logic [11:0] dec_csr_wraddr_r,   // write address for csr</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC">           4 :    input logic [31:0] dec_csr_wrdata_r,   // csr write data at wb</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">           4 :    input logic [11:0] dec_csr_rdaddr_d,   // read address for csr</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic csr_pmpcfg,</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    input logic csr_pmpaddr0,</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :    input logic csr_pmpaddr16,</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC">           0 :    input logic csr_pmpaddr32,</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC">           0 :    input logic csr_pmpaddr48,</span></span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC">           0 :    input logic dec_pause_state, // Paused</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">           4 :    input logic dec_tlu_pmu_fw_halted, // pmu/fw halted</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">           4 :    input logic internal_dbg_halt_timers, // debug halted</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span>              : `ifdef RV_SMEPMP</span>
<span id="L52"><span class="lineNum">      52</span>              :    input el2_mseccfg_pkt_t mseccfg,</span>
<span id="L53"><span class="lineNum">      53</span>              : `endif</span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0] dec_pmp_rddata_d,  // pmp CSR read data</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC">           0 :    output logic        dec_pmp_read_d,    // pmp CSR address match</span></span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    output el2_pmp_cfg_pkt_t pmp_pmpcfg  [pt.PMP_ENTRIES],</span></span>
<span id="L59"><span class="lineNum">      59</span>              :    output logic [31:0]      pmp_pmpaddr [pt.PMP_ENTRIES],</span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L62"><span class="lineNum">      62</span>              :    /*verilator coverage_off*/</span>
<span id="L63"><span class="lineNum">      63</span>              :    input  logic        scan_mode</span>
<span id="L64"><span class="lineNum">      64</span>              :    /*verilator coverage_on*/</span>
<span id="L65"><span class="lineNum">      65</span>              :    );</span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :    logic wr_pmpcfg_r;</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    logic [3:0] wr_pmpcfg_group;</span></span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    logic wr_pmpaddr0_sel;</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    logic wr_pmpaddr16_sel;</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    logic wr_pmpaddr32_sel;</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    logic wr_pmpaddr48_sel;</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    logic wr_pmpaddr_r;</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :    logic [1:0] wr_pmpaddr_quarter;</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC">           0 :    logic [5:0] wr_pmpaddr_address;</span></span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [3:0] pmp_quarter_rdaddr;</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] pmp_pmpcfg_rddata;</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              :    // ----------------------------------------------------------------------</span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC">           0 :    logic [pt.PMP_ENTRIES-1:0] entry_lock_eff;  // Effective entry lock</span></span>
<span id="L84"><span class="lineNum">      84</span>              :    for (genvar r = 0; r &lt; pt.PMP_ENTRIES; r++) begin : g_pmpcfg_lock</span>
<span id="L85"><span class="lineNum">      85</span>              : `ifdef RV_SMEPMP</span>
<span id="L86"><span class="lineNum">      86</span>              :    // Smepmp allow modifying locked entries when mseccfg.RLB is set</span>
<span id="L87"><span class="lineNum">      87</span>              :    assign entry_lock_eff[r] = pmp_pmpcfg[r].lock &amp; ~mseccfg.RLB;</span>
<span id="L88"><span class="lineNum">      88</span>              : `else</span>
<span id="L89"><span class="lineNum">      89</span>              :    assign entry_lock_eff[r] = pmp_pmpcfg[r].lock;</span>
<span id="L90"><span class="lineNum">      90</span>              : `endif</span>
<span id="L91"><span class="lineNum">      91</span>              :    end</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              :    // ----------------------------------------------------------------------</span>
<span id="L94"><span class="lineNum">      94</span>              :    // PMPCFGx (RW)</span>
<span id="L95"><span class="lineNum">      95</span>              :    // [31:24] : PMP entry (x*4 + 3) configuration</span>
<span id="L96"><span class="lineNum">      96</span>              :    // [23:16] : PMP entry (x*4 + 2) configuration</span>
<span id="L97"><span class="lineNum">      97</span>              :    // [15:8] : PMP entry (x*4 + 1) configuration</span>
<span id="L98"><span class="lineNum">      98</span>              :    //  [7:0] : PMP entry (x*4 + 0) configuration</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              :    localparam PMPCFG       = 12'h3a0;</span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              :    assign wr_pmpcfg_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:4] == PMPCFG[11:4]);</span>
<span id="L103"><span class="lineNum">     103</span>              :    assign wr_pmpcfg_group = dec_csr_wraddr_r[3:0]; // selects group of 4 pmpcfg entries (group 1 -&gt; entries 4-7; up to 16 groups)</span>
<span id="L104"><span class="lineNum">     104</span>              : </span>
<span id="L105"><span class="lineNum">     105</span>              :    for (genvar entry_idx = 0; entry_idx &lt; pt.PMP_ENTRIES; entry_idx++) begin : gen_pmpcfg_ff</span>
<span id="L106"><span class="lineNum">     106</span>              :       logic [7:0] raw_wdata;</span>
<span id="L107"><span class="lineNum">     107</span>              :       logic [7:0] csr_wdata;</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              :       // PMPCFG fields are WARL. Mask out bits 6:5 during write.</span>
<span id="L110"><span class="lineNum">     110</span>              :       // When Smepmp is disabled R=0 and W=1 combination is illegal mask out W</span>
<span id="L111"><span class="lineNum">     111</span>              :       // when R is cleared.</span>
<span id="L112"><span class="lineNum">     112</span>              :       assign raw_wdata = dec_csr_wrdata_r[(entry_idx[1:0]*8)+7:(entry_idx[1:0]*8)+0];</span>
<span id="L113"><span class="lineNum">     113</span>              : `ifdef RV_SMEPMP</span>
<span id="L114"><span class="lineNum">     114</span>              :       assign csr_wdata = raw_wdata &amp; 8'b10011111;</span>
<span id="L115"><span class="lineNum">     115</span>              : `else</span>
<span id="L116"><span class="lineNum">     116</span>              :       assign csr_wdata = raw_wdata[0] ? (raw_wdata &amp; 8'b10011111) : (raw_wdata &amp; 8'b10011101);</span>
<span id="L117"><span class="lineNum">     117</span>              : `endif</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              :       rvdffe #(8) pmpcfg_ff (.*, .clk(free_l2clk),</span>
<span id="L120"><span class="lineNum">     120</span>              :                           .en(wr_pmpcfg_r &amp; (wr_pmpcfg_group == entry_idx[5:2]) &amp; (~entry_lock_eff[entry_idx])),</span>
<span id="L121"><span class="lineNum">     121</span>              :                           .din(csr_wdata),</span>
<span id="L122"><span class="lineNum">     122</span>              :                           .dout(pmp_pmpcfg[entry_idx]));</span>
<span id="L123"><span class="lineNum">     123</span>              :    end</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              :    // ----------------------------------------------------------------------</span>
<span id="L126"><span class="lineNum">     126</span>              :    // PMPADDRx (RW)</span>
<span id="L127"><span class="lineNum">     127</span>              :    // [31:0] : PMP entry (x) address selector (word addressing)</span>
<span id="L128"><span class="lineNum">     128</span>              :    //</span>
<span id="L129"><span class="lineNum">     129</span>              :    // NOTE: VeeR-EL2 uses 32-bit physical addressing, register bits 31:30 mapping</span>
<span id="L130"><span class="lineNum">     130</span>              :    //       to bits 33:32 of the physical address are always set to 0. (WARL)</span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span>              :    localparam  PMPADDR0      = 12'h3b0;</span>
<span id="L133"><span class="lineNum">     133</span>              :    localparam PMPADDR16      = 12'h3c0;</span>
<span id="L134"><span class="lineNum">     134</span>              :    localparam PMPADDR32      = 12'h3d0;</span>
<span id="L135"><span class="lineNum">     135</span>              :    localparam PMPADDR48      = 12'h3e0;</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span>              :    assign wr_pmpaddr0_sel  = dec_csr_wraddr_r[11:4] ==  PMPADDR0[11:4];</span>
<span id="L138"><span class="lineNum">     138</span>              :    assign wr_pmpaddr16_sel = dec_csr_wraddr_r[11:4] == PMPADDR16[11:4];</span>
<span id="L139"><span class="lineNum">     139</span>              :    assign wr_pmpaddr32_sel = dec_csr_wraddr_r[11:4] == PMPADDR32[11:4];</span>
<span id="L140"><span class="lineNum">     140</span>              :    assign wr_pmpaddr48_sel = dec_csr_wraddr_r[11:4] == PMPADDR48[11:4];</span>
<span id="L141"><span class="lineNum">     141</span>              :    assign wr_pmpaddr_r = dec_csr_wen_r_mod &amp; (wr_pmpaddr0_sel | wr_pmpaddr16_sel | wr_pmpaddr32_sel | wr_pmpaddr48_sel);</span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              :    assign wr_pmpaddr_quarter[0] = wr_pmpaddr16_sel | wr_pmpaddr48_sel;</span>
<span id="L144"><span class="lineNum">     144</span>              :    assign wr_pmpaddr_quarter[1] = wr_pmpaddr32_sel | wr_pmpaddr48_sel;</span>
<span id="L145"><span class="lineNum">     145</span>              :    assign wr_pmpaddr_address = {wr_pmpaddr_quarter, dec_csr_wraddr_r[3:0]}; // entry address</span>
<span id="L146"><span class="lineNum">     146</span>              : </span>
<span id="L147"><span class="lineNum">     147</span>              :    for (genvar entry_idx = 0; entry_idx &lt; pt.PMP_ENTRIES; entry_idx++) begin : gen_pmpaddr_ff</span>
<span id="L148"><span class="lineNum">     148</span>              :       logic pmpaddr_lock;</span>
<span id="L149"><span class="lineNum">     149</span>              :       logic pmpaddr_lock_next;</span>
<span id="L150"><span class="lineNum">     150</span>              :       if (entry_idx+1 &lt; pt.PMP_ENTRIES)</span>
<span id="L151"><span class="lineNum">     151</span>              :          assign pmpaddr_lock_next = entry_lock_eff[entry_idx+1] &amp; pmp_pmpcfg[entry_idx+1].mode == TOR;</span>
<span id="L152"><span class="lineNum">     152</span>              :       else</span>
<span id="L153"><span class="lineNum">     153</span>              :          assign pmpaddr_lock_next = 1'b0;</span>
<span id="L154"><span class="lineNum">     154</span>              :       assign pmpaddr_lock = entry_lock_eff[entry_idx] | pmpaddr_lock_next;</span>
<span id="L155"><span class="lineNum">     155</span>              :       assign pmp_pmpaddr[entry_idx][31:30] = 2'b00;</span>
<span id="L156"><span class="lineNum">     156</span>              :       rvdffe #(30) pmpaddr_ff (.*, .clk(free_l2clk),</span>
<span id="L157"><span class="lineNum">     157</span>              :                           .en(wr_pmpaddr_r &amp; (wr_pmpaddr_address == entry_idx)</span>
<span id="L158"><span class="lineNum">     158</span>              :                               &amp; (~pmpaddr_lock)),</span>
<span id="L159"><span class="lineNum">     159</span>              :                           .din(dec_csr_wrdata_r[29:0]),</span>
<span id="L160"><span class="lineNum">     160</span>              :                           .dout(pmp_pmpaddr[entry_idx][29:0]));</span>
<span id="L161"><span class="lineNum">     161</span>              :    end</span>
<span id="L162"><span class="lineNum">     162</span>              : </span>
<span id="L163"><span class="lineNum">     163</span>              :    // CSR read mux</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              :    assign pmp_quarter_rdaddr     = dec_csr_rdaddr_d[3:0];</span>
<span id="L166"><span class="lineNum">     166</span>              :    assign pmp_pmpcfg_rddata      = { pmp_pmpcfg[{pmp_quarter_rdaddr, 2'h3}],</span>
<span id="L167"><span class="lineNum">     167</span>              :                                      pmp_pmpcfg[{pmp_quarter_rdaddr, 2'h2}],</span>
<span id="L168"><span class="lineNum">     168</span>              :                                      pmp_pmpcfg[{pmp_quarter_rdaddr, 2'h1}],</span>
<span id="L169"><span class="lineNum">     169</span>              :                                      pmp_pmpcfg[{pmp_quarter_rdaddr, 2'h0}]</span>
<span id="L170"><span class="lineNum">     170</span>              :                                      };</span>
<span id="L171"><span class="lineNum">     171</span>              :    assign dec_pmp_read_d         = csr_pmpcfg | csr_pmpaddr0 | csr_pmpaddr16 | csr_pmpaddr32 | csr_pmpaddr48;</span>
<span id="L172"><span class="lineNum">     172</span>              :    assign dec_pmp_rddata_d[31:0] = ( ({32{csr_pmpcfg}}    &amp; pmp_pmpcfg_rddata) |</span>
<span id="L173"><span class="lineNum">     173</span>              :                                      ({32{csr_pmpaddr0}}  &amp; pmp_pmpaddr[{2'h0, pmp_quarter_rdaddr}]) |</span>
<span id="L174"><span class="lineNum">     174</span>              :                                      ({32{csr_pmpaddr16}} &amp; pmp_pmpaddr[{2'h1, pmp_quarter_rdaddr}]) |</span>
<span id="L175"><span class="lineNum">     175</span>              :                                      ({32{csr_pmpaddr32}} &amp; pmp_pmpaddr[{2'h2, pmp_quarter_rdaddr}]) |</span>
<span id="L176"><span class="lineNum">     176</span>              :                                      ({32{csr_pmpaddr48}} &amp; pmp_pmpaddr[{2'h3, pmp_quarter_rdaddr}])</span>
<span id="L177"><span class="lineNum">     177</span>              :                                      );</span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span>              : endmodule // dec_pmp_ctl</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
