<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SchedulerRegistry.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('SchedulerRegistry_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SchedulerRegistry.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SchedulerRegistry_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/CodeGen/SchedulerRegistry.h ------------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the implementation for instruction scheduler function</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// pass registry (RegisterScheduler).</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_SCHEDULERREGISTRY_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// RegisterScheduler class - Track the registration of instruction schedulers.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>SelectionDAGISel;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>ScheduleDAGSDNodes;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>SelectionDAG;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html">   34</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">   36</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *(*FunctionPassCtor)(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>*,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                                  <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a85302ad32727bfe3c808a9ca17a3dd46">   39</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry</a> <a class="code" href="classllvm_1_1RegisterScheduler.html#a85302ad32727bfe3c808a9ca17a3dd46">Registry</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">   41</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">RegisterScheduler</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *D, <a class="code" href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">FunctionPassCtor</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  : <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(N, D, (<a class="code" href="namespacellvm.html#af52b3cc1f0a9944911b3c100e21bf108">MachinePassCtor</a>)C)</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  { Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a2b2066825eb1ea43d72fde49c3d4dcd2">Add</a>(<span class="keyword">this</span>); }</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">   44</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">~RegisterScheduler</a>() { Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aaf0c1b65a9d9276dc3fc75c4c75066e2">Remove</a>(<span class="keyword">this</span>); }</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// Accessors.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#ac3f0ec7cb89340df3f2ef65a02391beb">   49</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *<a class="code" href="classllvm_1_1RegisterScheduler.html#ac3f0ec7cb89340df3f2ef65a02391beb">getNext</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *)<a class="code" href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">MachinePassRegistryNode::getNext</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  }</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">   52</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *<a class="code" href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">getList</a>() {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> *)Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#af309f754792301c044e56bcd00208ea8">getList</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#ac22e4155a7381e68c1180117fea35c75">   55</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">FunctionPassCtor</a> <a class="code" href="classllvm_1_1RegisterScheduler.html#ac22e4155a7381e68c1180117fea35c75">getDefault</a>() {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">FunctionPassCtor</a>)Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a68ebd504a56888c045f08054c4ef57f7">getDefault</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a40bdb2b1f28b916e0fdcd93453fdfd73">   58</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a40bdb2b1f28b916e0fdcd93453fdfd73">setDefault</a>(<a class="code" href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">FunctionPassCtor</a> <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a8d58b63bb7867221246dd33bd485dee9">setDefault</a>((<a class="code" href="namespacellvm.html#af52b3cc1f0a9944911b3c100e21bf108">MachinePassCtor</a>)C);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  }</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1RegisterScheduler.html#a94aaef3099ad34ebc53a1f1efc5e89ab">   61</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegisterScheduler.html#a94aaef3099ad34ebc53a1f1efc5e89ab">setListener</a>(<a class="code" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener</a> *L) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#ad16614c07662c4b6b500b029dd91117a">setListener</a>(L);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// createBURRListDAGScheduler - This creates a bottom up register usage</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/// reduction list scheduler.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a0cc3c89b31edd11c4e42b6980efcc621">createBURRListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                               <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// createBURRListDAGScheduler - This creates a bottom up list scheduler that</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/// schedules nodes in source code order when possible.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a55abb3ae6bc55ca30625f7a0e28949da">createSourceListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                                 <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/// createHybridListDAGScheduler - This creates a bottom up register pressure</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// aware list scheduler that make use of latency information to avoid stalls</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/// for long latency instructions in low register pressure mode. In high</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// register pressure mode it schedules to reduce register pressure.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#acdd401526bdfe6509b2a4aeeb3fbfade">createHybridListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                                 <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// createILPListDAGScheduler - This creates a bottom up register pressure</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// aware list scheduler that tries to increase instruction level parallelism</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// in low register pressure mode. In high register pressure mode it schedules</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// to reduce register pressure.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a19e072bf547248dcd953436ada780ecf">createILPListDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                              <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// createFastDAGScheduler - This creates a &quot;fast&quot; scheduler.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">createFastDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// createVLIWDAGScheduler - Scheduler for VLIW targets. This creates top down</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// DFA driven list scheduler with clustering heuristic to control</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// register pressure.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">createVLIWDAGScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// createDefaultScheduler - This creates an instruction scheduler appropriate</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// for the target.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">createDefaultScheduler</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                           <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/// createDAGLinearizer - This creates a &quot;no-scheduling&quot; scheduler which</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// linearize the DAG using topological order.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a> *<a class="code" href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">createDAGLinearizer</a>(<a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> *IS,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                        <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1RegisterScheduler_html_a15382ff57fe459b11d1c08073177622c"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a15382ff57fe459b11d1c08073177622c">llvm::RegisterScheduler::~RegisterScheduler</a></div><div class="ttdeci">~RegisterScheduler()</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00044">SchedulerRegistry.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html_af52b3cc1f0a9944911b3c100e21bf108"><div class="ttname"><a href="namespacellvm.html#af52b3cc1f0a9944911b3c100e21bf108">llvm::MachinePassCtor</a></div><div class="ttdeci">void *(* MachinePassCtor)()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00026">MachinePassRegistry.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a2b2066825eb1ea43d72fde49c3d4dcd2"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a2b2066825eb1ea43d72fde49c3d4dcd2">llvm::MachinePassRegistry::Add</a></div><div class="ttdeci">void Add(MachinePassRegistryNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8cpp_source.html#l00036">MachinePassRegistry.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a94aaef3099ad34ebc53a1f1efc5e89ab"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a94aaef3099ad34ebc53a1f1efc5e89ab">llvm::RegisterScheduler::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener *L)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00061">SchedulerRegistry.h:61</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_af309f754792301c044e56bcd00208ea8"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#af309f754792301c044e56bcd00208ea8">llvm::MachinePassRegistry::getList</a></div><div class="ttdeci">MachinePassRegistryNode * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00099">MachinePassRegistry.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a9b682cdbcfbe065743a4b261128c1a31"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a9b682cdbcfbe065743a4b261128c1a31">llvm::RegisterScheduler::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGSDNodes *(* FunctionPassCtor)(SelectionDAGISel *, CodeGenOpt::Level)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00036">SchedulerRegistry.h:36</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a85302ad32727bfe3c808a9ca17a3dd46"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a85302ad32727bfe3c808a9ca17a3dd46">llvm::RegisterScheduler::Registry</a></div><div class="ttdeci">static MachinePassRegistry Registry</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00039">SchedulerRegistry.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_aa896a0f8a4e3c9084fd9bd98577ef34b"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#aa896a0f8a4e3c9084fd9bd98577ef34b">llvm::RegisterScheduler::RegisterScheduler</a></div><div class="ttdeci">RegisterScheduler(const char *N, const char *D, FunctionPassCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00041">SchedulerRegistry.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_ad16614c07662c4b6b500b029dd91117a"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#ad16614c07662c4b6b500b029dd91117a">llvm::MachinePassRegistry::setListener</a></div><div class="ttdeci">void setListener(MachinePassRegistryListener *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00103">MachinePassRegistry.h:103</a></div></div>
<div class="ttc" id="namespacellvm_html_acdd401526bdfe6509b2a4aeeb3fbfade"><div class="ttname"><a href="namespacellvm.html#acdd401526bdfe6509b2a4aeeb3fbfade">llvm::createHybridListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createHybridListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03012">ScheduleDAGRRList.cpp:3012</a></div></div>
<div class="ttc" id="namespacellvm_html_a3fefd2387b35e834be66f8119254b588"><div class="ttname"><a href="namespacellvm.html#a3fefd2387b35e834be66f8119254b588">llvm::createDAGLinearizer</a></div><div class="ttdeci">ScheduleDAGSDNodes * createDAGLinearizer(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGFast_8cpp_source.html#l00797">ScheduleDAGFast.cpp:797</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00045">CodeGen.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a68ebd504a56888c045f08054c4ef57f7"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a68ebd504a56888c045f08054c4ef57f7">llvm::MachinePassRegistry::getDefault</a></div><div class="ttdeci">MachinePassCtor getDefault()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00100">MachinePassRegistry.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00084">MachinePassRegistry.h:84</a></div></div>
<div class="ttc" id="namespacellvm_html_a55abb3ae6bc55ca30625f7a0e28949da"><div class="ttname"><a href="namespacellvm.html#a55abb3ae6bc55ca30625f7a0e28949da">llvm::createSourceListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createSourceListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02998">ScheduleDAGRRList.cpp:2998</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGSDNodes_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGSDNodes.html">llvm::ScheduleDAGSDNodes</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGSDNodes_8h_source.html#l00036">ScheduleDAGSDNodes.h:36</a></div></div>
<div class="ttc" id="namespacellvm_html_ac4bf48adb22d4bb44adff9014d0991c9"><div class="ttname"><a href="namespacellvm.html#ac4bf48adb22d4bb44adff9014d0991c9">llvm::createVLIWDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createVLIWDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">createVLIWDAGScheduler - This creates a top-down list scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGVLIW_8cpp_source.html#l00276">ScheduleDAGVLIW.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a40bdb2b1f28b916e0fdcd93453fdfd73"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a40bdb2b1f28b916e0fdcd93453fdfd73">llvm::RegisterScheduler::setDefault</a></div><div class="ttdeci">static void setDefault(FunctionPassCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00058">SchedulerRegistry.h:58</a></div></div>
<div class="ttc" id="namespacellvm_html_a84ca2cbce84944d7c7436be1e81fdc1e"><div class="ttname"><a href="namespacellvm.html#a84ca2cbce84944d7c7436be1e81fdc1e">llvm::createDefaultScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createDefaultScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00266">SelectionDAGISel.cpp:266</a></div></div>
<div class="ttc" id="namespacellvm_html_a0cc3c89b31edd11c4e42b6980efcc621"><div class="ttname"><a href="namespacellvm.html#a0cc3c89b31edd11c4e42b6980efcc621">llvm::createBURRListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createBURRListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l02984">ScheduleDAGRRList.cpp:2984</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html_a797232668f6db596b2bfb26f9b88a4c9"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00069">MachinePassRegistry.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_a92057c04fb62ff768231d099ebaebaf7"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#a92057c04fb62ff768231d099ebaebaf7">llvm::RegisterScheduler::getList</a></div><div class="ttdeci">static RegisterScheduler * getList()</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00052">SchedulerRegistry.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aaf0c1b65a9d9276dc3fc75c4c75066e2"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aaf0c1b65a9d9276dc3fc75c4c75066e2">llvm::MachinePassRegistry::Remove</a></div><div class="ttdeci">void Remove(MachinePassRegistryNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8cpp_source.html#l00047">MachinePassRegistry.cpp:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a19e072bf547248dcd953436ada780ecf"><div class="ttname"><a href="namespacellvm.html#a19e072bf547248dcd953436ada780ecf">llvm::createILPListDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createILPListDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGRRList_8cpp_source.html#l03028">ScheduleDAGRRList.cpp:3028</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_ac22e4155a7381e68c1180117fea35c75"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#ac22e4155a7381e68c1180117fea35c75">llvm::RegisterScheduler::getDefault</a></div><div class="ttdeci">static FunctionPassCtor getDefault()</div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00055">SchedulerRegistry.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00042">SelectionDAGISel.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html">llvm::RegisterScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00034">SchedulerRegistry.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00035">MachinePassRegistry.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterScheduler_html_ac3f0ec7cb89340df3f2ef65a02391beb"><div class="ttname"><a href="classllvm_1_1RegisterScheduler.html#ac3f0ec7cb89340df3f2ef65a02391beb">llvm::RegisterScheduler::getNext</a></div><div class="ttdeci">RegisterScheduler * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="SchedulerRegistry_8h_source.html#l00049">SchedulerRegistry.h:49</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00050">MachinePassRegistry.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html_a7eb2ed900a1862a7b7fb2cb0699c6268"><div class="ttname"><a href="namespacellvm.html#a7eb2ed900a1862a7b7fb2cb0699c6268">llvm::createFastDAGScheduler</a></div><div class="ttdeci">ScheduleDAGSDNodes * createFastDAGScheduler(SelectionDAGISel *IS, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGFast_8cpp_source.html#l00792">ScheduleDAGFast.cpp:792</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a8d58b63bb7867221246dd33bd485dee9"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a8d58b63bb7867221246dd33bd485dee9">llvm::MachinePassRegistry::setDefault</a></div><div class="ttdeci">void setDefault(MachinePassCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00101">MachinePassRegistry.h:101</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:01:43 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
