{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632175209976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632175209976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 20 14:59:36 2021 " "Processing started: Mon Sep 20 14:59:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632175209976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175209976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175209977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632175210727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632175210727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/niosLab2.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/niosLab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2 " "Found entity 1: niosLab2" {  } { { "niosLab2/synthesis/niosLab2.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosLab2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_irq_mapper " "Found entity 1: niosLab2_irq_mapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0 " "Found entity 1: niosLab2_mm_interconnect_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225362 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_demux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_003_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225370 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_003 " "Found entity 2: niosLab2_mm_interconnect_0_router_003" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_002_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225371 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_002 " "Found entity 2: niosLab2_mm_interconnect_0_router_002" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_001_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225373 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_001 " "Found entity 2: niosLab2_mm_interconnect_0_router_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632175225373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225374 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router " "Found entity 2: niosLab2_mm_interconnect_0_router" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_2 " "Found entity 1: niosLab2_pio_2" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_2.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_1 " "Found entity 1: niosLab2_pio_1" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_1.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_0 " "Found entity 1: niosLab2_pio_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_onchip_memory2_0 " "Found entity 1: niosLab2_onchip_memory2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0 " "Found entity 1: niosLab2_nios2_gen2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosLab2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosLab2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosLab2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosLab2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosLab2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosLab2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosLab2_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosLab2_nios2_gen2_0_cpu " "Found entity 21: niosLab2_nios2_gen2_0_cpu" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosLab2_nios2_gen2_0_cpu_test_bench" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosLab2_jtag_uart_0_sim_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225411 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_jtag_uart_0_scfifo_w " "Found entity 2: niosLab2_jtag_uart_0_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225411 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosLab2_jtag_uart_0_sim_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225411 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_jtag_uart_0_scfifo_r " "Found entity 4: niosLab2_jtag_uart_0_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225411 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_jtag_uart_0 " "Found entity 5: niosLab2_jtag_uart_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB1_FPGA_RTL-rtl " "Found design unit 1: LAB1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225937 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB1_FPGA_RTL " "Found entity 1: LAB1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175225937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175225937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_FPGA_RTL " "Elaborating entity \"Lab1_FPGA_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632175226089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2 niosLab2:u0 " "Elaborating entity \"niosLab2\" for hierarchy \"niosLab2:u0\"" {  } { { "Lab1_FPGA_RTL.vhd" "u0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosLab2_jtag_uart_0\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "jtag_uart_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0_scfifo_w niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w " "Elaborating entity \"niosLab2_jtag_uart_0_scfifo_w\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "the_niosLab2_jtag_uart_0_scfifo_w" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "wfifo" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175226415 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175226415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175226694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175226694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_w:the_niosLab2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_jtag_uart_0_scfifo_r niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_r:the_niosLab2_jtag_uart_0_scfifo_r " "Elaborating entity \"niosLab2_jtag_uart_0_scfifo_r\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|niosLab2_jtag_uart_0_scfifo_r:the_niosLab2_jtag_uart_0_scfifo_r\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "the_niosLab2_jtag_uart_0_scfifo_r" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175226704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "niosLab2_jtag_uart_0_alt_jtag_atlantic" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175227204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175227204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175227204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175227204 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175227204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosLab2:u0\|niosLab2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosLab2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosLab2_nios2_gen2_0\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "nios2_gen2_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "cpu" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175227911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_test_bench niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_test_bench:the_niosLab2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_test_bench:the_niosLab2_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_test_bench" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_register_bank_a_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_register_bank_a" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228193 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175228193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175228283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175228283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_a_module:niosLab2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_register_bank_b_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_b_module:niosLab2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_register_bank_b_module:niosLab2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_register_bank_b" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_debug niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_debug:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228389 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175228389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_break niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_break:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode:niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode:niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo\|niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_pib niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_pib:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_pib:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_oci_im niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_im:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_oci_im:the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_nios2_ocimem niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "niosLab2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175228863 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175228863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175228941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175228941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_nios2_ocimem:the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem\|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module:niosLab2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_tck niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_tck:the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175228986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosLab2_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229228 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175229228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosLab2:u0\|niosLab2_nios2_gen2_0:nios2_gen2_0\|niosLab2_nios2_gen2_0_cpu:cpu\|niosLab2_nios2_gen2_0_cpu_nios2_oci:the_niosLab2_nios2_gen2_0_cpu_nios2_oci\|niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosLab2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_onchip_memory2_0 niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosLab2_onchip_memory2_0\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "onchip_memory2_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "the_altsyncram" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosLab2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosLab2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 28800 " "Parameter \"maximum_depth\" = \"28800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 28800 " "Parameter \"numwords_a\" = \"28800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632175229302 ""}  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632175229302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgn1 " "Found entity 1: altsyncram_bgn1" {  } { { "db/altsyncram_bgn1.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_bgn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175229440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175229440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgn1 niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated " "Elaborating entity \"altsyncram_bgn1\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/victor/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175229441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175230716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175230716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_bgn1.tdf" "decode3" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_bgn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175230775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175230775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"niosLab2:u0\|niosLab2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bgn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_bgn1.tdf" "mux2" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/altsyncram_bgn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_pio_0 niosLab2:u0\|niosLab2_pio_0:pio_0 " "Elaborating entity \"niosLab2_pio_0\" for hierarchy \"niosLab2:u0\|niosLab2_pio_0:pio_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "pio_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_pio_1 niosLab2:u0\|niosLab2_pio_1:pio_1 " "Elaborating entity \"niosLab2_pio_1\" for hierarchy \"niosLab2:u0\|niosLab2_pio_1:pio_1\"" {  } { { "niosLab2/synthesis/niosLab2.v" "pio_1" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_pio_2 niosLab2:u0\|niosLab2_pio_2:pio_2 " "Elaborating entity \"niosLab2_pio_2\" for hierarchy \"niosLab2:u0\|niosLab2_pio_2:pio_2\"" {  } { { "niosLab2/synthesis/niosLab2.v" "pio_2" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosLab2_mm_interconnect_0\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosLab2/synthesis/niosLab2.v" "mm_interconnect_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175230839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router " "Elaborating entity \"niosLab2_mm_interconnect_0_router\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\|niosLab2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router:router\|niosLab2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_001" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_001_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\|niosLab2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_001:router_001\|niosLab2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_002 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_002\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_002" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_002_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\|niosLab2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_002:router_002\|niosLab2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_003 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"niosLab2_mm_interconnect_0_router_003\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "router_003" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_router_003_default_decode niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\|niosLab2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"niosLab2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_router_003:router_003\|niosLab2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_demux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_demux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_demux" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_demux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_mux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_mux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_mux" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_cmd_mux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_demux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_demux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_demux" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_mux niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_mux\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_mux" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_rsp_mux_001 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosLab2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_avalon_st_adapter niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosLab2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosLab2:u0\|niosLab2_mm_interconnect_0:mm_interconnect_0\|niosLab2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosLab2_irq_mapper niosLab2:u0\|niosLab2_irq_mapper:irq_mapper " "Elaborating entity \"niosLab2_irq_mapper\" for hierarchy \"niosLab2:u0\|niosLab2_irq_mapper:irq_mapper\"" {  } { { "niosLab2/synthesis/niosLab2.v" "irq_mapper" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosLab2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosLab2/synthesis/niosLab2.v" "rst_controller" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosLab2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175231796 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632175233643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.20.15:00:40 Progress: Loading sldaccfbf35/alt_sld_fab_wrapper_hw.tcl " "2021.09.20.15:00:40 Progress: Loading sldaccfbf35/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175240894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175245251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175245569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175247464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175247715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175248011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175248321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175248324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175248325 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632175249052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaccfbf35/alt_sld_fab.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175249565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175249565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175249744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175249744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175249746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175249746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175249960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175249960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175250226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175250226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175250226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/db/ip/sldaccfbf35/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632175250458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175250458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632175254962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175256349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632175257797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/output_files/Lab1_FPGA_RTL.map.smsg " "Generated suppressed messages file /home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/output_files/Lab1_FPGA_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175258472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632175262373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632175262373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1788 " "Implemented 1788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632175262710 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632175262710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1528 " "Implemented 1528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632175262710 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632175262710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632175262710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632175262751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 20 15:01:02 2021 " "Processing ended: Mon Sep 20 15:01:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632175262751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632175262751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632175262751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632175262751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632175297925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632175297926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 20 15:01:04 2021 " "Processing started: Mon Sep 20 15:01:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632175297926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632175297926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632175297926 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632175298016 ""}
{ "Info" "0" "" "Project  = Lab1_FPGA_RTL" {  } {  } 0 0 "Project  = Lab1_FPGA_RTL" 0 0 "Fitter" 0 0 1632175298017 ""}
{ "Info" "0" "" "Revision = Lab1_FPGA_RTL" {  } {  } 0 0 "Revision = Lab1_FPGA_RTL" 0 0 "Fitter" 0 0 1632175298017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632175298339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632175298340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1_FPGA_RTL 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1_FPGA_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632175299018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632175299098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632175299098 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632175299723 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632175300023 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1632175300139 ""}
{ "Error" "EFPP_CONSTRAINT_PROPAGATION_FAILURE" "4 (4 I/O pad(s)) " "The Fitter cannot place 4 periphery component(s) due to conflicts with existing constraints (4 I/O pad(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AC23 " "Illegal constraint of I/O pad to the location PIN_AC23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad fpga_led_pio\[3\] " "The I/O pad name(s): fpga_led_pio\[3\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "fpga_led_pio\[3\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin fpga_led_pio\[3\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[3\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[3] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[3\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[2\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[2] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[2\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[1\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[1] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[1\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[0\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[0] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[0\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AC23 " "PIN_AC23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { fpga_led_pio[3] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[3\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AD24 " "Illegal constraint of I/O pad to the location PIN_AD24" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad fpga_led_pio\[2\] " "The I/O pad name(s): fpga_led_pio\[2\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "fpga_led_pio\[2\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin fpga_led_pio\[2\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[3\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[3] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[3\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[2\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[2] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[2\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[1\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[1] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[1\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[0\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[0] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[0\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AD24 " "PIN_AD24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { fpga_led_pio[2] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[2\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG25 " "Illegal constraint of I/O pad to the location PIN_AG25" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad fpga_led_pio\[1\] " "The I/O pad name(s): fpga_led_pio\[1\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "fpga_led_pio\[1\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin fpga_led_pio\[1\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[3\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[3] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[3\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[2\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[2] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[2\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[1\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[1] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[1\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[0\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[0] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[0\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG25 " "PIN_AG25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { fpga_led_pio[1] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[1\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF25 " "Illegal constraint of I/O pad to the location PIN_AF25" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad fpga_led_pio\[0\] " "The I/O pad name(s): fpga_led_pio\[0\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "fpga_led_pio\[0\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin fpga_led_pio\[0\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[3\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[3] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[3\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[2\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[2] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[2\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[1\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[1] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[1\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "stepmotor_pio\[0\] 2.5V VCCPD3B4A " "Pin stepmotor_pio\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { stepmotor_pio[0] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "stepmotor_pio\[0\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1632175315946 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF25 " "PIN_AF25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } { { "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { fpga_led_pio[0] } } } { "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_led_pio\[0\]" } } } } { "Lab1_FPGA_RTL.vhd" "" { Text "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1632175315946 ""}  } {  } 0 14566 "The Fitter cannot place %1!d! periphery component(s) due to conflicts with existing constraints %2!s!. Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1632175315946 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1632175315951 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632175315953 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1632175318681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 15 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 15 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1366 " "Peak virtual memory: 1366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632175341407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 20 15:02:21 2021 " "Processing ended: Mon Sep 20 15:02:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632175341407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632175341407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632175341407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632175341407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632175342171 ""}
