CORE
system_verilog_assertion3.sv
--module main
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
