Instruction,Opcode,Funct (If applicable),ALUSrc,ALUControl,MemtoReg (Does function read from memory),s_DMemWr (Does function write to memory),s_RegWr (Does function write to a register),RegDst (Function uses R-type instead of I-type),Unsigned
addi,"""001000""",NA,1,0010,0,0,1,0,0
add,"""000000""","""100000""",0,0010,0,0,1,1,0
addiu,"""000000""",NA,1,0010,0,0,1,0,1
addu,"""000000""","""100001""",0,0010,0,0,1,1,1
and,"""000000""","""100100""",0,1110,0,0,1,1,0
andi,"""001100""",NA,1,1110,0,0,1,0,0
lui,"""001111""",NA,1,NA,0,0,1,0,0
lw,"""100011""",NA,1,0010,1,0,1,0,0
nor,"""000000""","""100111""",0,0000,0,0,1,1,0
xor,"""000000""","""100110""",0,0100,0,0,1,1,0
xori,"""001110""",NA,1,0100,0,0,1,0,0
or,"""000000""","""100101""",0,0001,0,0,1,1,0
ori,"""001101""",NA,1,0001,0,0,1,0,0
slt,"""000000""","""101010""",0,0111,0,0,1,1,0
slti,"""001010""",NA,1,0111,0,0,1,0,0
sltiu,"""001011""",NA,1,0111,0,0,1,0,1
sltu,"""000000""","""101011""",0,0111,0,0,1,1,1
sll,"""000000""","""000000""",0,1101,0,0,1,1,0
srl,"""000000""","""000010""",0,1001,0,0,1,1,0
sra,"""000000""","""000011""",0,1000,0,0,1,1,0
sllv,"""000000""","""000100""",0,NA,0,0,1,1,0
srlv,"""000000""","""000110""",0,NA,0,0,1,1,0
srav,"""000000""","""000111""",0,NA,0,0,1,1,0
sw,"""101011""",NA,1,0010,0,1,0,0,0
sub,"""000000""","""100010""",0,0011,0,0,1,1,0
subu,"""000000""","""100011""",0,0011,0,0,1,1,1
beq,"""000100""",NA,0,1010,0,0,0,0,0
bne,"""000101""",NA,0,1011,0,0,0,0,0
j,"""000010""",NA,0,NA,0,0,0,0,0
jal,"""000011""",NA,0,NA,0,0,1,0,0
jr,"""000000""","""001000""",0,NA,0,0,0,1,0
halt,"""010001""",NA,0,NA,0,0,0,0,0
noop,"""111111""",NA,NA,NA,NA,NA,NA,NA,NA