[View]
Entity=testbench
Architecture=sim
TopLevelType=1
[file:.\src\InstructionRegister.vhd]
Enabled=1
State=Compiled
[file:.\src\Memory(RAM).vhd]
Enabled=1
State=Compiled
[file:.\src\Memory_Data_register.vhd]
Enabled=1
State=Compiled
[file:.\src\MUX2x1_5bit.vhd]
Enabled=1
State=Compiled
[file:.\src\MUX2x1_32bit.vhd]
Enabled=1
State=Compiled
[file:.\src\MUX3x1_32bit.vhd]
Enabled=1
State=Compiled
[file:.\src\MUX4x1_32bit.vhd]
Enabled=1
State=Compiled
[file:.\src\Program_Counter.vhd]
Enabled=1
State=Compiled
[file:.\src\Registers_File.vhd]
Enabled=1
State=Compiled
[file:.\src\Sign_ext.vhd]
Enabled=1
State=Compiled
[file:.\src\SL2.vhd]
Enabled=1
State=Compiled
[file:.\src\SL2_Jump.vhd]
Enabled=1
State=Compiled
[file:.\src\TempRegisters.vhd]
Enabled=1
State=Compiled
[file:.\src\TestBench.vhd]
Enabled=1
State=Compiled
[file:.\src\Top_Level.vhd]
Enabled=1
State=Compiled
[file:.\src\ALU.vhd]
Enabled=1
State=Compiled
[file:.\src\ALUControl.vhd]
Enabled=1
State=Compiled
[file:.\src\ControlUnit.vhd]
Enabled=1
State=Compiled
