<stg><name>lstm_function</name>


<trans_list>

<trans id="904" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="1" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="!0"/>
<literal name="weight_matrix_id_read" val="!1"/>
<literal name="weight_matrix_id_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %weight_matrix_id_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %weight_matrix_id

]]></Node>
<StgValue><ssdm name="weight_matrix_id_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln29"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_matrix_id

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_matrix_id, void @empty_3, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_10, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_matrix_id, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_10, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %circulant_matrix = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %circulant_matrix_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %circulant_matrix_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %circulant_matrix_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %circulant_matrix_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %circulant_matrix_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %circulant_matrix_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %circulant_matrix_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %circulant_matrix_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %circulant_matrix_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %circulant_matrix_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %circulant_matrix_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %circulant_matrix_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %circulant_matrix_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_13"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %circulant_matrix_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_14"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %circulant_matrix_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %circulant_matrix_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_16"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %circulant_matrix_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_17"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %circulant_matrix_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_18"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %circulant_matrix_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_19"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %circulant_matrix_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %circulant_matrix_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_21"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %circulant_matrix_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_22"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %circulant_matrix_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_23"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %circulant_matrix_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_24"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %circulant_matrix_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_25"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %circulant_matrix_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_26"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %circulant_matrix_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_27"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %circulant_matrix_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_28"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %circulant_matrix_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_29"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %circulant_matrix_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_30"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %circulant_matrix_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_31"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %circulant_matrix_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_32"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %circulant_matrix_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_33"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %circulant_matrix_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_34"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %circulant_matrix_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_35"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %circulant_matrix_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_36"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %circulant_matrix_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_37"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %circulant_matrix_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_38"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %circulant_matrix_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_39"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %circulant_matrix_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_40"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %circulant_matrix_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_41"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %circulant_matrix_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_42"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %circulant_matrix_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_43"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %circulant_matrix_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_44"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %circulant_matrix_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_45"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %circulant_matrix_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_46"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %circulant_matrix_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_47"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %circulant_matrix_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_48"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %circulant_matrix_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_49"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %circulant_matrix_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_50"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %circulant_matrix_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_51"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %circulant_matrix_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_52"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:68 %circulant_matrix_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_53"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
entry:69 %circulant_matrix_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_54"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %circulant_matrix_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_55"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
entry:71 %circulant_matrix_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_56"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
entry:72 %circulant_matrix_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_57"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %circulant_matrix_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_58"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
entry:74 %circulant_matrix_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_59"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
entry:75 %circulant_matrix_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_60"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %circulant_matrix_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_61"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
entry:77 %circulant_matrix_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_62"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
entry:78 %circulant_matrix_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_63"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %circulant_matrix_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_64"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
entry:80 %circulant_matrix_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_65"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
entry:81 %circulant_matrix_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_66"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %circulant_matrix_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_67"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
entry:83 %circulant_matrix_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_68"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
entry:84 %circulant_matrix_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_69"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %circulant_matrix_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_70"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
entry:86 %circulant_matrix_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_71"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
entry:87 %circulant_matrix_72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_72"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %circulant_matrix_73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_73"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
entry:89 %circulant_matrix_74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_74"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:90 %circulant_matrix_75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_75"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %circulant_matrix_76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_76"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
entry:92 %circulant_matrix_77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_77"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
entry:93 %circulant_matrix_78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_78"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
entry:94 %circulant_matrix_79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_79"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
entry:95 %circulant_matrix_80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_80"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
entry:96 %circulant_matrix_81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_81"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
entry:97 %circulant_matrix_82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_82"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
entry:98 %circulant_matrix_83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_83"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
entry:99 %circulant_matrix_84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_84"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
entry:100 %circulant_matrix_85 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_85"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
entry:101 %circulant_matrix_86 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_86"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
entry:102 %circulant_matrix_87 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_87"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
entry:103 %circulant_matrix_88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_88"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
entry:104 %circulant_matrix_89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_89"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
entry:105 %circulant_matrix_90 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_90"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
entry:106 %circulant_matrix_91 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_91"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
entry:107 %circulant_matrix_92 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_92"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
entry:108 %circulant_matrix_93 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_93"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
entry:109 %circulant_matrix_94 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_94"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
entry:110 %circulant_matrix_95 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_95"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
entry:111 %circulant_matrix_96 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_96"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
entry:112 %circulant_matrix_97 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_97"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
entry:113 %circulant_matrix_98 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_98"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
entry:114 %circulant_matrix_99 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_99"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
entry:115 %circulant_matrix_100 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_100"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
entry:116 %circulant_matrix_101 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_101"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
entry:117 %circulant_matrix_102 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_102"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
entry:118 %circulant_matrix_103 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_103"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
entry:119 %circulant_matrix_104 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_104"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
entry:120 %circulant_matrix_105 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_105"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
entry:121 %circulant_matrix_106 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_106"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
entry:122 %circulant_matrix_107 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_107"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
entry:123 %circulant_matrix_108 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_108"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
entry:124 %circulant_matrix_109 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_109"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
entry:125 %circulant_matrix_110 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_110"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
entry:126 %circulant_matrix_111 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_111"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
entry:127 %circulant_matrix_112 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_112"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
entry:128 %circulant_matrix_113 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_113"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
entry:129 %circulant_matrix_114 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_114"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
entry:130 %circulant_matrix_115 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_115"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
entry:131 %circulant_matrix_116 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_116"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
entry:132 %circulant_matrix_117 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_117"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
entry:133 %circulant_matrix_118 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_118"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
entry:134 %circulant_matrix_119 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_119"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
entry:135 %circulant_matrix_120 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_120"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
entry:136 %circulant_matrix_121 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_121"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
entry:137 %circulant_matrix_122 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_122"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
entry:138 %circulant_matrix_123 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_123"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
entry:139 %circulant_matrix_124 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_124"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
entry:140 %circulant_matrix_125 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_125"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
entry:141 %circulant_matrix_126 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_126"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
entry:142 %circulant_matrix_127 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_127"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
entry:143 %circulant_matrix_128 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_128"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
entry:144 %circulant_matrix_129 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_129"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
entry:145 %circulant_matrix_130 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_130"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
entry:146 %circulant_matrix_131 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_131"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
entry:147 %circulant_matrix_132 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_132"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
entry:148 %circulant_matrix_133 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_133"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
entry:149 %circulant_matrix_134 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_134"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
entry:150 %circulant_matrix_135 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_135"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
entry:151 %circulant_matrix_136 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_136"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
entry:152 %circulant_matrix_137 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_137"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
entry:153 %circulant_matrix_138 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_138"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
entry:154 %circulant_matrix_139 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_139"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
entry:155 %circulant_matrix_140 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_140"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
entry:156 %circulant_matrix_141 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_141"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
entry:157 %circulant_matrix_142 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_142"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
entry:158 %circulant_matrix_143 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_143"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
entry:159 %circulant_matrix_144 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_144"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
entry:160 %circulant_matrix_145 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_145"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
entry:161 %circulant_matrix_146 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_146"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
entry:162 %circulant_matrix_147 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_147"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
entry:163 %circulant_matrix_148 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_148"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
entry:164 %circulant_matrix_149 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_149"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
entry:165 %circulant_matrix_150 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_150"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
entry:166 %circulant_matrix_151 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_151"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
entry:167 %circulant_matrix_152 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_152"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
entry:168 %circulant_matrix_153 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_153"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
entry:169 %circulant_matrix_154 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_154"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
entry:170 %circulant_matrix_155 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_155"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
entry:171 %circulant_matrix_156 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_156"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
entry:172 %circulant_matrix_157 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_157"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
entry:173 %circulant_matrix_158 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_158"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
entry:174 %circulant_matrix_159 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_159"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
entry:175 %circulant_matrix_160 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_160"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
entry:176 %circulant_matrix_161 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_161"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
entry:177 %circulant_matrix_162 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_162"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
entry:178 %circulant_matrix_163 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_163"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
entry:179 %circulant_matrix_164 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_164"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
entry:180 %circulant_matrix_165 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_165"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
entry:181 %circulant_matrix_166 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_166"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
entry:182 %circulant_matrix_167 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_167"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
entry:183 %circulant_matrix_168 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_168"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
entry:184 %circulant_matrix_169 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_169"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
entry:185 %circulant_matrix_170 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_170"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
entry:186 %circulant_matrix_171 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_171"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
entry:187 %circulant_matrix_172 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_172"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
entry:188 %circulant_matrix_173 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_173"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
entry:189 %circulant_matrix_174 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_174"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
entry:190 %circulant_matrix_175 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_175"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
entry:191 %circulant_matrix_176 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_176"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
entry:192 %circulant_matrix_177 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_177"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
entry:193 %circulant_matrix_178 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_178"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
entry:194 %circulant_matrix_179 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_179"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
entry:195 %circulant_matrix_180 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_180"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
entry:196 %circulant_matrix_181 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_181"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="64">
<![CDATA[
entry:197 %circulant_matrix_182 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_182"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
entry:198 %circulant_matrix_183 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_183"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
entry:199 %circulant_matrix_184 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_184"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
entry:200 %circulant_matrix_185 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_185"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
entry:201 %circulant_matrix_186 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_186"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
entry:202 %circulant_matrix_187 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_187"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="64">
<![CDATA[
entry:203 %circulant_matrix_188 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_188"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
entry:204 %circulant_matrix_189 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_189"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
entry:205 %circulant_matrix_190 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_190"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="64">
<![CDATA[
entry:206 %circulant_matrix_191 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_191"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="64">
<![CDATA[
entry:207 %circulant_matrix_192 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_192"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
entry:208 %circulant_matrix_193 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_193"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="64">
<![CDATA[
entry:209 %circulant_matrix_194 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_194"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="64">
<![CDATA[
entry:210 %circulant_matrix_195 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_195"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="64">
<![CDATA[
entry:211 %circulant_matrix_196 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_196"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="64">
<![CDATA[
entry:212 %circulant_matrix_197 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_197"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="64">
<![CDATA[
entry:213 %circulant_matrix_198 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_198"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
entry:214 %circulant_matrix_199 = alloca i64 1

]]></Node>
<StgValue><ssdm name="circulant_matrix_199"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
entry:215 %matrix_row = alloca i64 1

]]></Node>
<StgValue><ssdm name="matrix_row"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
entry:216 %intermediate = alloca i64 1

]]></Node>
<StgValue><ssdm name="intermediate"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:217 %switch_ln40 = switch i32 %weight_matrix_id_read, void %cleanup, i32 0, void %for.inc.preheader, i32 1, void %for.inc16.preheader, i32 2, void %for.inc29.preheader

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc29.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_69_3, i16 %matrix_row, i15 %lstm_weights_2_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc16.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_64_2, i16 %matrix_row, i15 %lstm_weights_1_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_59_1, i16 %matrix_row, i16 %lstm_weights_0_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="246" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc29.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_69_3, i16 %matrix_row, i15 %lstm_weights_2_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.preheader:1 %br_ln0 = br void %VITIS_LOOP_10_2.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc16.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_64_2, i16 %matrix_row, i15 %lstm_weights_1_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.preheader:1 %br_ln0 = br void %VITIS_LOOP_10_2.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @lstm_function_Pipeline_VITIS_LOOP_59_1, i16 %matrix_row, i16 %lstm_weights_0_txt_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln0 = br void %VITIS_LOOP_10_2.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:2 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:10 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_r_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:13 %store_ln90 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:0 %wide_trip_count_i51 = phi i7 72, void %for.inc29.preheader, i7 72, void %for.inc16.preheader, i7 10, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="wide_trip_count_i51"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:4 %sext_ln8_1 = sext i7 %wide_trip_count_i51

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:6 %zext_ln8_1 = zext i8 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:7 %mul_ln8 = mul i16 %zext_ln8_1, i16 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="mul_ln8"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="7" op_204_bw="16" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:8 %call_ln8 = call void @lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2, i16 %mul_ln8, i7 %wide_trip_count_i51, i16 %circulant_matrix, i16 %circulant_matrix_1, i16 %circulant_matrix_2, i16 %circulant_matrix_3, i16 %circulant_matrix_4, i16 %circulant_matrix_5, i16 %circulant_matrix_6, i16 %circulant_matrix_7, i16 %circulant_matrix_8, i16 %circulant_matrix_9, i16 %circulant_matrix_10, i16 %circulant_matrix_11, i16 %circulant_matrix_12, i16 %circulant_matrix_13, i16 %circulant_matrix_14, i16 %circulant_matrix_15, i16 %circulant_matrix_16, i16 %circulant_matrix_17, i16 %circulant_matrix_18, i16 %circulant_matrix_19, i16 %circulant_matrix_20, i16 %circulant_matrix_21, i16 %circulant_matrix_22, i16 %circulant_matrix_23, i16 %circulant_matrix_24, i16 %circulant_matrix_25, i16 %circulant_matrix_26, i16 %circulant_matrix_27, i16 %circulant_matrix_28, i16 %circulant_matrix_29, i16 %circulant_matrix_30, i16 %circulant_matrix_31, i16 %circulant_matrix_32, i16 %circulant_matrix_33, i16 %circulant_matrix_34, i16 %circulant_matrix_35, i16 %circulant_matrix_36, i16 %circulant_matrix_37, i16 %circulant_matrix_38, i16 %circulant_matrix_39, i16 %circulant_matrix_40, i16 %circulant_matrix_41, i16 %circulant_matrix_42, i16 %circulant_matrix_43, i16 %circulant_matrix_44, i16 %circulant_matrix_45, i16 %circulant_matrix_46, i16 %circulant_matrix_47, i16 %circulant_matrix_48, i16 %circulant_matrix_49, i16 %circulant_matrix_50, i16 %circulant_matrix_51, i16 %circulant_matrix_52, i16 %circulant_matrix_53, i16 %circulant_matrix_54, i16 %circulant_matrix_55, i16 %circulant_matrix_56, i16 %circulant_matrix_57, i16 %circulant_matrix_58, i16 %circulant_matrix_59, i16 %circulant_matrix_60, i16 %circulant_matrix_61, i16 %circulant_matrix_62, i16 %circulant_matrix_63, i16 %circulant_matrix_64, i16 %circulant_matrix_65, i16 %circulant_matrix_66, i16 %circulant_matrix_67, i16 %circulant_matrix_68, i16 %circulant_matrix_69, i16 %circulant_matrix_70, i16 %circulant_matrix_71, i16 %circulant_matrix_72, i16 %circulant_matrix_73, i16 %circulant_matrix_74, i16 %circulant_matrix_75, i16 %circulant_matrix_76, i16 %circulant_matrix_77, i16 %circulant_matrix_78, i16 %circulant_matrix_79, i16 %circulant_matrix_80, i16 %circulant_matrix_81, i16 %circulant_matrix_82, i16 %circulant_matrix_83, i16 %circulant_matrix_84, i16 %circulant_matrix_85, i16 %circulant_matrix_86, i16 %circulant_matrix_87, i16 %circulant_matrix_88, i16 %circulant_matrix_89, i16 %circulant_matrix_90, i16 %circulant_matrix_91, i16 %circulant_matrix_92, i16 %circulant_matrix_93, i16 %circulant_matrix_94, i16 %circulant_matrix_95, i16 %circulant_matrix_96, i16 %circulant_matrix_97, i16 %circulant_matrix_98, i16 %circulant_matrix_99, i16 %circulant_matrix_100, i16 %circulant_matrix_101, i16 %circulant_matrix_102, i16 %circulant_matrix_103, i16 %circulant_matrix_104, i16 %circulant_matrix_105, i16 %circulant_matrix_106, i16 %circulant_matrix_107, i16 %circulant_matrix_108, i16 %circulant_matrix_109, i16 %circulant_matrix_110, i16 %circulant_matrix_111, i16 %circulant_matrix_112, i16 %circulant_matrix_113, i16 %circulant_matrix_114, i16 %circulant_matrix_115, i16 %circulant_matrix_116, i16 %circulant_matrix_117, i16 %circulant_matrix_118, i16 %circulant_matrix_119, i16 %circulant_matrix_120, i16 %circulant_matrix_121, i16 %circulant_matrix_122, i16 %circulant_matrix_123, i16 %circulant_matrix_124, i16 %circulant_matrix_125, i16 %circulant_matrix_126, i16 %circulant_matrix_127, i16 %circulant_matrix_128, i16 %circulant_matrix_129, i16 %circulant_matrix_130, i16 %circulant_matrix_131, i16 %circulant_matrix_132, i16 %circulant_matrix_133, i16 %circulant_matrix_134, i16 %circulant_matrix_135, i16 %circulant_matrix_136, i16 %circulant_matrix_137, i16 %circulant_matrix_138, i16 %circulant_matrix_139, i16 %circulant_matrix_140, i16 %circulant_matrix_141, i16 %circulant_matrix_142, i16 %circulant_matrix_143, i16 %circulant_matrix_144, i16 %circulant_matrix_145, i16 %circulant_matrix_146, i16 %circulant_matrix_147, i16 %circulant_matrix_148, i16 %circulant_matrix_149, i16 %circulant_matrix_150, i16 %circulant_matrix_151, i16 %circulant_matrix_152, i16 %circulant_matrix_153, i16 %circulant_matrix_154, i16 %circulant_matrix_155, i16 %circulant_matrix_156, i16 %circulant_matrix_157, i16 %circulant_matrix_158, i16 %circulant_matrix_159, i16 %circulant_matrix_160, i16 %circulant_matrix_161, i16 %circulant_matrix_162, i16 %circulant_matrix_163, i16 %circulant_matrix_164, i16 %circulant_matrix_165, i16 %circulant_matrix_166, i16 %circulant_matrix_167, i16 %circulant_matrix_168, i16 %circulant_matrix_169, i16 %circulant_matrix_170, i16 %circulant_matrix_171, i16 %circulant_matrix_172, i16 %circulant_matrix_173, i16 %circulant_matrix_174, i16 %circulant_matrix_175, i16 %circulant_matrix_176, i16 %circulant_matrix_177, i16 %circulant_matrix_178, i16 %circulant_matrix_179, i16 %circulant_matrix_180, i16 %circulant_matrix_181, i16 %circulant_matrix_182, i16 %circulant_matrix_183, i16 %circulant_matrix_184, i16 %circulant_matrix_185, i16 %circulant_matrix_186, i16 %circulant_matrix_187, i16 %circulant_matrix_188, i16 %circulant_matrix_189, i16 %circulant_matrix_190, i16 %circulant_matrix_191, i16 %circulant_matrix_192, i16 %circulant_matrix_193, i16 %circulant_matrix_194, i16 %circulant_matrix_195, i16 %circulant_matrix_196, i16 %circulant_matrix_197, i16 %circulant_matrix_198, i16 %circulant_matrix_199, i7 %wide_trip_count_i51, i16 %matrix_row

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:1 %rows_047 = phi i5 18, void %for.inc29.preheader, i5 10, void %for.inc16.preheader, i5 30, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="rows_047"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:3 %sext_ln8 = sext i5 %rows_047

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:5 %zext_ln8 = zext i8 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="7" op_204_bw="16" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:8 %call_ln8 = call void @lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2, i16 %mul_ln8, i7 %wide_trip_count_i51, i16 %circulant_matrix, i16 %circulant_matrix_1, i16 %circulant_matrix_2, i16 %circulant_matrix_3, i16 %circulant_matrix_4, i16 %circulant_matrix_5, i16 %circulant_matrix_6, i16 %circulant_matrix_7, i16 %circulant_matrix_8, i16 %circulant_matrix_9, i16 %circulant_matrix_10, i16 %circulant_matrix_11, i16 %circulant_matrix_12, i16 %circulant_matrix_13, i16 %circulant_matrix_14, i16 %circulant_matrix_15, i16 %circulant_matrix_16, i16 %circulant_matrix_17, i16 %circulant_matrix_18, i16 %circulant_matrix_19, i16 %circulant_matrix_20, i16 %circulant_matrix_21, i16 %circulant_matrix_22, i16 %circulant_matrix_23, i16 %circulant_matrix_24, i16 %circulant_matrix_25, i16 %circulant_matrix_26, i16 %circulant_matrix_27, i16 %circulant_matrix_28, i16 %circulant_matrix_29, i16 %circulant_matrix_30, i16 %circulant_matrix_31, i16 %circulant_matrix_32, i16 %circulant_matrix_33, i16 %circulant_matrix_34, i16 %circulant_matrix_35, i16 %circulant_matrix_36, i16 %circulant_matrix_37, i16 %circulant_matrix_38, i16 %circulant_matrix_39, i16 %circulant_matrix_40, i16 %circulant_matrix_41, i16 %circulant_matrix_42, i16 %circulant_matrix_43, i16 %circulant_matrix_44, i16 %circulant_matrix_45, i16 %circulant_matrix_46, i16 %circulant_matrix_47, i16 %circulant_matrix_48, i16 %circulant_matrix_49, i16 %circulant_matrix_50, i16 %circulant_matrix_51, i16 %circulant_matrix_52, i16 %circulant_matrix_53, i16 %circulant_matrix_54, i16 %circulant_matrix_55, i16 %circulant_matrix_56, i16 %circulant_matrix_57, i16 %circulant_matrix_58, i16 %circulant_matrix_59, i16 %circulant_matrix_60, i16 %circulant_matrix_61, i16 %circulant_matrix_62, i16 %circulant_matrix_63, i16 %circulant_matrix_64, i16 %circulant_matrix_65, i16 %circulant_matrix_66, i16 %circulant_matrix_67, i16 %circulant_matrix_68, i16 %circulant_matrix_69, i16 %circulant_matrix_70, i16 %circulant_matrix_71, i16 %circulant_matrix_72, i16 %circulant_matrix_73, i16 %circulant_matrix_74, i16 %circulant_matrix_75, i16 %circulant_matrix_76, i16 %circulant_matrix_77, i16 %circulant_matrix_78, i16 %circulant_matrix_79, i16 %circulant_matrix_80, i16 %circulant_matrix_81, i16 %circulant_matrix_82, i16 %circulant_matrix_83, i16 %circulant_matrix_84, i16 %circulant_matrix_85, i16 %circulant_matrix_86, i16 %circulant_matrix_87, i16 %circulant_matrix_88, i16 %circulant_matrix_89, i16 %circulant_matrix_90, i16 %circulant_matrix_91, i16 %circulant_matrix_92, i16 %circulant_matrix_93, i16 %circulant_matrix_94, i16 %circulant_matrix_95, i16 %circulant_matrix_96, i16 %circulant_matrix_97, i16 %circulant_matrix_98, i16 %circulant_matrix_99, i16 %circulant_matrix_100, i16 %circulant_matrix_101, i16 %circulant_matrix_102, i16 %circulant_matrix_103, i16 %circulant_matrix_104, i16 %circulant_matrix_105, i16 %circulant_matrix_106, i16 %circulant_matrix_107, i16 %circulant_matrix_108, i16 %circulant_matrix_109, i16 %circulant_matrix_110, i16 %circulant_matrix_111, i16 %circulant_matrix_112, i16 %circulant_matrix_113, i16 %circulant_matrix_114, i16 %circulant_matrix_115, i16 %circulant_matrix_116, i16 %circulant_matrix_117, i16 %circulant_matrix_118, i16 %circulant_matrix_119, i16 %circulant_matrix_120, i16 %circulant_matrix_121, i16 %circulant_matrix_122, i16 %circulant_matrix_123, i16 %circulant_matrix_124, i16 %circulant_matrix_125, i16 %circulant_matrix_126, i16 %circulant_matrix_127, i16 %circulant_matrix_128, i16 %circulant_matrix_129, i16 %circulant_matrix_130, i16 %circulant_matrix_131, i16 %circulant_matrix_132, i16 %circulant_matrix_133, i16 %circulant_matrix_134, i16 %circulant_matrix_135, i16 %circulant_matrix_136, i16 %circulant_matrix_137, i16 %circulant_matrix_138, i16 %circulant_matrix_139, i16 %circulant_matrix_140, i16 %circulant_matrix_141, i16 %circulant_matrix_142, i16 %circulant_matrix_143, i16 %circulant_matrix_144, i16 %circulant_matrix_145, i16 %circulant_matrix_146, i16 %circulant_matrix_147, i16 %circulant_matrix_148, i16 %circulant_matrix_149, i16 %circulant_matrix_150, i16 %circulant_matrix_151, i16 %circulant_matrix_152, i16 %circulant_matrix_153, i16 %circulant_matrix_154, i16 %circulant_matrix_155, i16 %circulant_matrix_156, i16 %circulant_matrix_157, i16 %circulant_matrix_158, i16 %circulant_matrix_159, i16 %circulant_matrix_160, i16 %circulant_matrix_161, i16 %circulant_matrix_162, i16 %circulant_matrix_163, i16 %circulant_matrix_164, i16 %circulant_matrix_165, i16 %circulant_matrix_166, i16 %circulant_matrix_167, i16 %circulant_matrix_168, i16 %circulant_matrix_169, i16 %circulant_matrix_170, i16 %circulant_matrix_171, i16 %circulant_matrix_172, i16 %circulant_matrix_173, i16 %circulant_matrix_174, i16 %circulant_matrix_175, i16 %circulant_matrix_176, i16 %circulant_matrix_177, i16 %circulant_matrix_178, i16 %circulant_matrix_179, i16 %circulant_matrix_180, i16 %circulant_matrix_181, i16 %circulant_matrix_182, i16 %circulant_matrix_183, i16 %circulant_matrix_184, i16 %circulant_matrix_185, i16 %circulant_matrix_186, i16 %circulant_matrix_187, i16 %circulant_matrix_188, i16 %circulant_matrix_189, i16 %circulant_matrix_190, i16 %circulant_matrix_191, i16 %circulant_matrix_192, i16 %circulant_matrix_193, i16 %circulant_matrix_194, i16 %circulant_matrix_195, i16 %circulant_matrix_196, i16 %circulant_matrix_197, i16 %circulant_matrix_198, i16 %circulant_matrix_199, i7 %wide_trip_count_i51, i16 %matrix_row

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:9 %wide_trip_count19_cast_cast_cast = zext i6 %sext_ln8

]]></Node>
<StgValue><ssdm name="wide_trip_count19_cast_cast_cast"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:11 %p_cast_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:12 %gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i:14 %br_ln90 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body37:0 %i = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body37:1 %icmp_ln90 = icmp_eq  i6 %i, i6 %sext_ln8

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body37:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 62, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body37:3 %add_ln90 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37:4 %br_ln90 = br i1 %icmp_ln90, void %for.body37.split, void %for.inc70.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body37.split:408 %store_ln90 = store i6 %add_ln90, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc70.lr.ph:0 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_r_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="275" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="276" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="277" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="278" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="280" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="281" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="6">
<![CDATA[
for.body37.split:0 %zext_ln90 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.body37.split:3 %empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:4 %circulant_matrix_addr = getelementptr i16 %circulant_matrix, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_addr"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:5 %circulant_matrix_1_addr = getelementptr i16 %circulant_matrix_1, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_1_addr"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:6 %circulant_matrix_2_addr = getelementptr i16 %circulant_matrix_2, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_2_addr"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:7 %circulant_matrix_3_addr = getelementptr i16 %circulant_matrix_3, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_3_addr"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:8 %circulant_matrix_4_addr = getelementptr i16 %circulant_matrix_4, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_4_addr"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:9 %circulant_matrix_5_addr = getelementptr i16 %circulant_matrix_5, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_5_addr"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:10 %circulant_matrix_6_addr = getelementptr i16 %circulant_matrix_6, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_6_addr"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:11 %circulant_matrix_7_addr = getelementptr i16 %circulant_matrix_7, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_7_addr"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:12 %circulant_matrix_8_addr = getelementptr i16 %circulant_matrix_8, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_8_addr"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:13 %circulant_matrix_9_addr = getelementptr i16 %circulant_matrix_9, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_9_addr"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:14 %circulant_matrix_10_addr = getelementptr i16 %circulant_matrix_10, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_10_addr"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:15 %circulant_matrix_11_addr = getelementptr i16 %circulant_matrix_11, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_11_addr"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:16 %circulant_matrix_12_addr = getelementptr i16 %circulant_matrix_12, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_12_addr"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:17 %circulant_matrix_13_addr = getelementptr i16 %circulant_matrix_13, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_13_addr"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:18 %circulant_matrix_14_addr = getelementptr i16 %circulant_matrix_14, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_14_addr"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:19 %circulant_matrix_15_addr = getelementptr i16 %circulant_matrix_15, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_15_addr"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:20 %circulant_matrix_16_addr = getelementptr i16 %circulant_matrix_16, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_16_addr"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:21 %circulant_matrix_17_addr = getelementptr i16 %circulant_matrix_17, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_17_addr"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:22 %circulant_matrix_18_addr = getelementptr i16 %circulant_matrix_18, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_18_addr"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:23 %circulant_matrix_19_addr = getelementptr i16 %circulant_matrix_19, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_19_addr"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:24 %circulant_matrix_20_addr = getelementptr i16 %circulant_matrix_20, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_20_addr"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:25 %circulant_matrix_21_addr = getelementptr i16 %circulant_matrix_21, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_21_addr"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:26 %circulant_matrix_22_addr = getelementptr i16 %circulant_matrix_22, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_22_addr"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:27 %circulant_matrix_23_addr = getelementptr i16 %circulant_matrix_23, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_23_addr"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:28 %circulant_matrix_24_addr = getelementptr i16 %circulant_matrix_24, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_24_addr"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:29 %circulant_matrix_25_addr = getelementptr i16 %circulant_matrix_25, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_25_addr"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:30 %circulant_matrix_26_addr = getelementptr i16 %circulant_matrix_26, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_26_addr"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:31 %circulant_matrix_27_addr = getelementptr i16 %circulant_matrix_27, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_27_addr"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:32 %circulant_matrix_28_addr = getelementptr i16 %circulant_matrix_28, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_28_addr"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:33 %circulant_matrix_29_addr = getelementptr i16 %circulant_matrix_29, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_29_addr"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:34 %circulant_matrix_30_addr = getelementptr i16 %circulant_matrix_30, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_30_addr"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:35 %circulant_matrix_31_addr = getelementptr i16 %circulant_matrix_31, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_31_addr"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:36 %circulant_matrix_32_addr = getelementptr i16 %circulant_matrix_32, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_32_addr"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:37 %circulant_matrix_33_addr = getelementptr i16 %circulant_matrix_33, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_33_addr"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:38 %circulant_matrix_34_addr = getelementptr i16 %circulant_matrix_34, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_34_addr"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:39 %circulant_matrix_35_addr = getelementptr i16 %circulant_matrix_35, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_35_addr"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:40 %circulant_matrix_36_addr = getelementptr i16 %circulant_matrix_36, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_36_addr"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:41 %circulant_matrix_37_addr = getelementptr i16 %circulant_matrix_37, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_37_addr"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:42 %circulant_matrix_38_addr = getelementptr i16 %circulant_matrix_38, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_38_addr"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:43 %circulant_matrix_39_addr = getelementptr i16 %circulant_matrix_39, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_39_addr"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:44 %circulant_matrix_40_addr = getelementptr i16 %circulant_matrix_40, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_40_addr"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:45 %circulant_matrix_41_addr = getelementptr i16 %circulant_matrix_41, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_41_addr"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:46 %circulant_matrix_42_addr = getelementptr i16 %circulant_matrix_42, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_42_addr"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:47 %circulant_matrix_43_addr = getelementptr i16 %circulant_matrix_43, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_43_addr"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:48 %circulant_matrix_44_addr = getelementptr i16 %circulant_matrix_44, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_44_addr"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:49 %circulant_matrix_45_addr = getelementptr i16 %circulant_matrix_45, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_45_addr"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:50 %circulant_matrix_46_addr = getelementptr i16 %circulant_matrix_46, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_46_addr"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:51 %circulant_matrix_47_addr = getelementptr i16 %circulant_matrix_47, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_47_addr"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:52 %circulant_matrix_48_addr = getelementptr i16 %circulant_matrix_48, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_48_addr"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:53 %circulant_matrix_49_addr = getelementptr i16 %circulant_matrix_49, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_49_addr"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:54 %circulant_matrix_50_addr = getelementptr i16 %circulant_matrix_50, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_50_addr"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:55 %circulant_matrix_51_addr = getelementptr i16 %circulant_matrix_51, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_51_addr"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:56 %circulant_matrix_52_addr = getelementptr i16 %circulant_matrix_52, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_52_addr"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:57 %circulant_matrix_53_addr = getelementptr i16 %circulant_matrix_53, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_53_addr"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:58 %circulant_matrix_54_addr = getelementptr i16 %circulant_matrix_54, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_54_addr"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:59 %circulant_matrix_55_addr = getelementptr i16 %circulant_matrix_55, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_55_addr"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:60 %circulant_matrix_56_addr = getelementptr i16 %circulant_matrix_56, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_56_addr"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:61 %circulant_matrix_57_addr = getelementptr i16 %circulant_matrix_57, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_57_addr"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:62 %circulant_matrix_58_addr = getelementptr i16 %circulant_matrix_58, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_58_addr"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:63 %circulant_matrix_59_addr = getelementptr i16 %circulant_matrix_59, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_59_addr"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:64 %circulant_matrix_60_addr = getelementptr i16 %circulant_matrix_60, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_60_addr"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:65 %circulant_matrix_61_addr = getelementptr i16 %circulant_matrix_61, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_61_addr"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:66 %circulant_matrix_62_addr = getelementptr i16 %circulant_matrix_62, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_62_addr"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:67 %circulant_matrix_63_addr = getelementptr i16 %circulant_matrix_63, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_63_addr"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:68 %circulant_matrix_64_addr = getelementptr i16 %circulant_matrix_64, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_64_addr"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:69 %circulant_matrix_65_addr = getelementptr i16 %circulant_matrix_65, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_65_addr"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:70 %circulant_matrix_66_addr = getelementptr i16 %circulant_matrix_66, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_66_addr"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:71 %circulant_matrix_67_addr = getelementptr i16 %circulant_matrix_67, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_67_addr"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:72 %circulant_matrix_68_addr = getelementptr i16 %circulant_matrix_68, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_68_addr"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:73 %circulant_matrix_69_addr = getelementptr i16 %circulant_matrix_69, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_69_addr"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:74 %circulant_matrix_70_addr = getelementptr i16 %circulant_matrix_70, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_70_addr"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:75 %circulant_matrix_71_addr = getelementptr i16 %circulant_matrix_71, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_71_addr"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:76 %circulant_matrix_72_addr = getelementptr i16 %circulant_matrix_72, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_72_addr"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:77 %circulant_matrix_73_addr = getelementptr i16 %circulant_matrix_73, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_73_addr"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:78 %circulant_matrix_74_addr = getelementptr i16 %circulant_matrix_74, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_74_addr"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:79 %circulant_matrix_75_addr = getelementptr i16 %circulant_matrix_75, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_75_addr"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:80 %circulant_matrix_76_addr = getelementptr i16 %circulant_matrix_76, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_76_addr"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:81 %circulant_matrix_77_addr = getelementptr i16 %circulant_matrix_77, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_77_addr"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:82 %circulant_matrix_78_addr = getelementptr i16 %circulant_matrix_78, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_78_addr"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:83 %circulant_matrix_79_addr = getelementptr i16 %circulant_matrix_79, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_79_addr"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:84 %circulant_matrix_80_addr = getelementptr i16 %circulant_matrix_80, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_80_addr"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:85 %circulant_matrix_81_addr = getelementptr i16 %circulant_matrix_81, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_81_addr"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:86 %circulant_matrix_82_addr = getelementptr i16 %circulant_matrix_82, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_82_addr"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:87 %circulant_matrix_83_addr = getelementptr i16 %circulant_matrix_83, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_83_addr"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:88 %circulant_matrix_84_addr = getelementptr i16 %circulant_matrix_84, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_84_addr"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:89 %circulant_matrix_85_addr = getelementptr i16 %circulant_matrix_85, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_85_addr"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:90 %circulant_matrix_86_addr = getelementptr i16 %circulant_matrix_86, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_86_addr"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:91 %circulant_matrix_87_addr = getelementptr i16 %circulant_matrix_87, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_87_addr"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:92 %circulant_matrix_88_addr = getelementptr i16 %circulant_matrix_88, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_88_addr"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:93 %circulant_matrix_89_addr = getelementptr i16 %circulant_matrix_89, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_89_addr"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:94 %circulant_matrix_90_addr = getelementptr i16 %circulant_matrix_90, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_90_addr"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:95 %circulant_matrix_91_addr = getelementptr i16 %circulant_matrix_91, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_91_addr"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:96 %circulant_matrix_92_addr = getelementptr i16 %circulant_matrix_92, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_92_addr"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:97 %circulant_matrix_93_addr = getelementptr i16 %circulant_matrix_93, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_93_addr"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:98 %circulant_matrix_94_addr = getelementptr i16 %circulant_matrix_94, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_94_addr"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:99 %circulant_matrix_95_addr = getelementptr i16 %circulant_matrix_95, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_95_addr"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:100 %circulant_matrix_96_addr = getelementptr i16 %circulant_matrix_96, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_96_addr"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:101 %circulant_matrix_97_addr = getelementptr i16 %circulant_matrix_97, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_97_addr"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:102 %circulant_matrix_98_addr = getelementptr i16 %circulant_matrix_98, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_98_addr"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:103 %circulant_matrix_99_addr = getelementptr i16 %circulant_matrix_99, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_99_addr"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:104 %circulant_matrix_100_addr = getelementptr i16 %circulant_matrix_100, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_100_addr"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:105 %circulant_matrix_101_addr = getelementptr i16 %circulant_matrix_101, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_101_addr"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:106 %circulant_matrix_102_addr = getelementptr i16 %circulant_matrix_102, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_102_addr"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:107 %circulant_matrix_103_addr = getelementptr i16 %circulant_matrix_103, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_103_addr"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:108 %circulant_matrix_104_addr = getelementptr i16 %circulant_matrix_104, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_104_addr"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:109 %circulant_matrix_105_addr = getelementptr i16 %circulant_matrix_105, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_105_addr"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:110 %circulant_matrix_106_addr = getelementptr i16 %circulant_matrix_106, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_106_addr"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:111 %circulant_matrix_107_addr = getelementptr i16 %circulant_matrix_107, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_107_addr"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:112 %circulant_matrix_108_addr = getelementptr i16 %circulant_matrix_108, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_108_addr"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:113 %circulant_matrix_109_addr = getelementptr i16 %circulant_matrix_109, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_109_addr"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:114 %circulant_matrix_110_addr = getelementptr i16 %circulant_matrix_110, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_110_addr"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:115 %circulant_matrix_111_addr = getelementptr i16 %circulant_matrix_111, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_111_addr"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:116 %circulant_matrix_112_addr = getelementptr i16 %circulant_matrix_112, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_112_addr"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:117 %circulant_matrix_113_addr = getelementptr i16 %circulant_matrix_113, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_113_addr"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:118 %circulant_matrix_114_addr = getelementptr i16 %circulant_matrix_114, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_114_addr"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:119 %circulant_matrix_115_addr = getelementptr i16 %circulant_matrix_115, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_115_addr"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:120 %circulant_matrix_116_addr = getelementptr i16 %circulant_matrix_116, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_116_addr"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:121 %circulant_matrix_117_addr = getelementptr i16 %circulant_matrix_117, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_117_addr"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:122 %circulant_matrix_118_addr = getelementptr i16 %circulant_matrix_118, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_118_addr"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:123 %circulant_matrix_119_addr = getelementptr i16 %circulant_matrix_119, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_119_addr"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:124 %circulant_matrix_120_addr = getelementptr i16 %circulant_matrix_120, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_120_addr"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:125 %circulant_matrix_121_addr = getelementptr i16 %circulant_matrix_121, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_121_addr"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:126 %circulant_matrix_122_addr = getelementptr i16 %circulant_matrix_122, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_122_addr"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:127 %circulant_matrix_123_addr = getelementptr i16 %circulant_matrix_123, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_123_addr"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:128 %circulant_matrix_124_addr = getelementptr i16 %circulant_matrix_124, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_124_addr"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:129 %circulant_matrix_125_addr = getelementptr i16 %circulant_matrix_125, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_125_addr"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:130 %circulant_matrix_126_addr = getelementptr i16 %circulant_matrix_126, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_126_addr"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:131 %circulant_matrix_127_addr = getelementptr i16 %circulant_matrix_127, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_127_addr"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:132 %circulant_matrix_128_addr = getelementptr i16 %circulant_matrix_128, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_128_addr"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:133 %circulant_matrix_129_addr = getelementptr i16 %circulant_matrix_129, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_129_addr"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:134 %circulant_matrix_130_addr = getelementptr i16 %circulant_matrix_130, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_130_addr"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:135 %circulant_matrix_131_addr = getelementptr i16 %circulant_matrix_131, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_131_addr"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:136 %circulant_matrix_132_addr = getelementptr i16 %circulant_matrix_132, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_132_addr"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:137 %circulant_matrix_133_addr = getelementptr i16 %circulant_matrix_133, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_133_addr"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:138 %circulant_matrix_134_addr = getelementptr i16 %circulant_matrix_134, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_134_addr"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:139 %circulant_matrix_135_addr = getelementptr i16 %circulant_matrix_135, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_135_addr"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:140 %circulant_matrix_136_addr = getelementptr i16 %circulant_matrix_136, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_136_addr"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:141 %circulant_matrix_137_addr = getelementptr i16 %circulant_matrix_137, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_137_addr"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:142 %circulant_matrix_138_addr = getelementptr i16 %circulant_matrix_138, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_138_addr"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:143 %circulant_matrix_139_addr = getelementptr i16 %circulant_matrix_139, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_139_addr"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:144 %circulant_matrix_140_addr = getelementptr i16 %circulant_matrix_140, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_140_addr"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:145 %circulant_matrix_141_addr = getelementptr i16 %circulant_matrix_141, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_141_addr"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:146 %circulant_matrix_142_addr = getelementptr i16 %circulant_matrix_142, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_142_addr"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:147 %circulant_matrix_143_addr = getelementptr i16 %circulant_matrix_143, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_143_addr"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:148 %circulant_matrix_144_addr = getelementptr i16 %circulant_matrix_144, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_144_addr"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:149 %circulant_matrix_145_addr = getelementptr i16 %circulant_matrix_145, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_145_addr"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:150 %circulant_matrix_146_addr = getelementptr i16 %circulant_matrix_146, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_146_addr"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:151 %circulant_matrix_147_addr = getelementptr i16 %circulant_matrix_147, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_147_addr"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:152 %circulant_matrix_148_addr = getelementptr i16 %circulant_matrix_148, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_148_addr"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:153 %circulant_matrix_149_addr = getelementptr i16 %circulant_matrix_149, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_149_addr"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:154 %circulant_matrix_150_addr = getelementptr i16 %circulant_matrix_150, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_150_addr"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:155 %circulant_matrix_151_addr = getelementptr i16 %circulant_matrix_151, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_151_addr"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:156 %circulant_matrix_152_addr = getelementptr i16 %circulant_matrix_152, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_152_addr"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:157 %circulant_matrix_153_addr = getelementptr i16 %circulant_matrix_153, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_153_addr"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:158 %circulant_matrix_154_addr = getelementptr i16 %circulant_matrix_154, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_154_addr"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:159 %circulant_matrix_155_addr = getelementptr i16 %circulant_matrix_155, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_155_addr"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:160 %circulant_matrix_156_addr = getelementptr i16 %circulant_matrix_156, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_156_addr"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:161 %circulant_matrix_157_addr = getelementptr i16 %circulant_matrix_157, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_157_addr"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:162 %circulant_matrix_158_addr = getelementptr i16 %circulant_matrix_158, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_158_addr"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:163 %circulant_matrix_159_addr = getelementptr i16 %circulant_matrix_159, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_159_addr"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:164 %circulant_matrix_160_addr = getelementptr i16 %circulant_matrix_160, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_160_addr"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:165 %circulant_matrix_161_addr = getelementptr i16 %circulant_matrix_161, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_161_addr"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:166 %circulant_matrix_162_addr = getelementptr i16 %circulant_matrix_162, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_162_addr"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:167 %circulant_matrix_163_addr = getelementptr i16 %circulant_matrix_163, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_163_addr"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:168 %circulant_matrix_164_addr = getelementptr i16 %circulant_matrix_164, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_164_addr"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:169 %circulant_matrix_165_addr = getelementptr i16 %circulant_matrix_165, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_165_addr"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:170 %circulant_matrix_166_addr = getelementptr i16 %circulant_matrix_166, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_166_addr"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:171 %circulant_matrix_167_addr = getelementptr i16 %circulant_matrix_167, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_167_addr"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:172 %circulant_matrix_168_addr = getelementptr i16 %circulant_matrix_168, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_168_addr"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:173 %circulant_matrix_169_addr = getelementptr i16 %circulant_matrix_169, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_169_addr"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:174 %circulant_matrix_170_addr = getelementptr i16 %circulant_matrix_170, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_170_addr"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:175 %circulant_matrix_171_addr = getelementptr i16 %circulant_matrix_171, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_171_addr"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:176 %circulant_matrix_172_addr = getelementptr i16 %circulant_matrix_172, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_172_addr"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:177 %circulant_matrix_173_addr = getelementptr i16 %circulant_matrix_173, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_173_addr"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:178 %circulant_matrix_174_addr = getelementptr i16 %circulant_matrix_174, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_174_addr"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:179 %circulant_matrix_175_addr = getelementptr i16 %circulant_matrix_175, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_175_addr"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:180 %circulant_matrix_176_addr = getelementptr i16 %circulant_matrix_176, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_176_addr"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:181 %circulant_matrix_177_addr = getelementptr i16 %circulant_matrix_177, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_177_addr"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:182 %circulant_matrix_178_addr = getelementptr i16 %circulant_matrix_178, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_178_addr"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:183 %circulant_matrix_179_addr = getelementptr i16 %circulant_matrix_179, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_179_addr"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:184 %circulant_matrix_180_addr = getelementptr i16 %circulant_matrix_180, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_180_addr"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:185 %circulant_matrix_181_addr = getelementptr i16 %circulant_matrix_181, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_181_addr"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:186 %circulant_matrix_182_addr = getelementptr i16 %circulant_matrix_182, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_182_addr"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:187 %circulant_matrix_183_addr = getelementptr i16 %circulant_matrix_183, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_183_addr"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:188 %circulant_matrix_184_addr = getelementptr i16 %circulant_matrix_184, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_184_addr"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:189 %circulant_matrix_185_addr = getelementptr i16 %circulant_matrix_185, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_185_addr"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:190 %circulant_matrix_186_addr = getelementptr i16 %circulant_matrix_186, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_186_addr"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:191 %circulant_matrix_187_addr = getelementptr i16 %circulant_matrix_187, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_187_addr"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:192 %circulant_matrix_188_addr = getelementptr i16 %circulant_matrix_188, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_188_addr"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:193 %circulant_matrix_189_addr = getelementptr i16 %circulant_matrix_189, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_189_addr"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:194 %circulant_matrix_190_addr = getelementptr i16 %circulant_matrix_190, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_190_addr"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:195 %circulant_matrix_191_addr = getelementptr i16 %circulant_matrix_191, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_191_addr"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:196 %circulant_matrix_192_addr = getelementptr i16 %circulant_matrix_192, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_192_addr"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:197 %circulant_matrix_193_addr = getelementptr i16 %circulant_matrix_193, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_193_addr"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:198 %circulant_matrix_194_addr = getelementptr i16 %circulant_matrix_194, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_194_addr"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:199 %circulant_matrix_195_addr = getelementptr i16 %circulant_matrix_195, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_195_addr"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:200 %circulant_matrix_196_addr = getelementptr i16 %circulant_matrix_196, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_196_addr"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:201 %circulant_matrix_197_addr = getelementptr i16 %circulant_matrix_197, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_197_addr"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:202 %circulant_matrix_198_addr = getelementptr i16 %circulant_matrix_198, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_198_addr"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:203 %circulant_matrix_199_addr = getelementptr i16 %circulant_matrix_199, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="circulant_matrix_199_addr"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:204 %circulant_matrix_load = load i8 %circulant_matrix_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_load"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:205 %circulant_matrix_1_load = load i8 %circulant_matrix_1_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_1_load"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:206 %circulant_matrix_2_load = load i8 %circulant_matrix_2_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_2_load"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:207 %circulant_matrix_3_load = load i8 %circulant_matrix_3_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_3_load"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:208 %circulant_matrix_4_load = load i8 %circulant_matrix_4_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_4_load"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:209 %circulant_matrix_5_load = load i8 %circulant_matrix_5_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_5_load"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:210 %circulant_matrix_6_load = load i8 %circulant_matrix_6_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_6_load"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:211 %circulant_matrix_7_load = load i8 %circulant_matrix_7_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_7_load"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:212 %circulant_matrix_8_load = load i8 %circulant_matrix_8_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_8_load"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:213 %circulant_matrix_9_load = load i8 %circulant_matrix_9_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_9_load"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:214 %circulant_matrix_10_load = load i8 %circulant_matrix_10_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_10_load"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:215 %circulant_matrix_11_load = load i8 %circulant_matrix_11_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_11_load"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:216 %circulant_matrix_12_load = load i8 %circulant_matrix_12_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_12_load"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:217 %circulant_matrix_13_load = load i8 %circulant_matrix_13_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_13_load"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:218 %circulant_matrix_14_load = load i8 %circulant_matrix_14_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_14_load"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:219 %circulant_matrix_15_load = load i8 %circulant_matrix_15_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_15_load"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:220 %circulant_matrix_16_load = load i8 %circulant_matrix_16_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_16_load"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:221 %circulant_matrix_17_load = load i8 %circulant_matrix_17_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_17_load"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:222 %circulant_matrix_18_load = load i8 %circulant_matrix_18_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_18_load"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:223 %circulant_matrix_19_load = load i8 %circulant_matrix_19_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_19_load"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:224 %circulant_matrix_20_load = load i8 %circulant_matrix_20_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_20_load"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:225 %circulant_matrix_21_load = load i8 %circulant_matrix_21_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_21_load"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:226 %circulant_matrix_22_load = load i8 %circulant_matrix_22_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_22_load"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:227 %circulant_matrix_23_load = load i8 %circulant_matrix_23_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_23_load"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:228 %circulant_matrix_24_load = load i8 %circulant_matrix_24_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_24_load"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:229 %circulant_matrix_25_load = load i8 %circulant_matrix_25_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_25_load"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:230 %circulant_matrix_26_load = load i8 %circulant_matrix_26_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_26_load"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:231 %circulant_matrix_27_load = load i8 %circulant_matrix_27_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_27_load"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:232 %circulant_matrix_28_load = load i8 %circulant_matrix_28_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_28_load"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:233 %circulant_matrix_29_load = load i8 %circulant_matrix_29_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_29_load"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:234 %circulant_matrix_30_load = load i8 %circulant_matrix_30_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_30_load"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:235 %circulant_matrix_31_load = load i8 %circulant_matrix_31_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_31_load"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:236 %circulant_matrix_32_load = load i8 %circulant_matrix_32_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_32_load"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:237 %circulant_matrix_33_load = load i8 %circulant_matrix_33_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_33_load"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:238 %circulant_matrix_34_load = load i8 %circulant_matrix_34_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_34_load"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:239 %circulant_matrix_35_load = load i8 %circulant_matrix_35_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_35_load"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:240 %circulant_matrix_36_load = load i8 %circulant_matrix_36_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_36_load"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:241 %circulant_matrix_37_load = load i8 %circulant_matrix_37_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_37_load"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:242 %circulant_matrix_38_load = load i8 %circulant_matrix_38_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_38_load"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:243 %circulant_matrix_39_load = load i8 %circulant_matrix_39_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_39_load"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:244 %circulant_matrix_40_load = load i8 %circulant_matrix_40_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_40_load"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:245 %circulant_matrix_41_load = load i8 %circulant_matrix_41_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_41_load"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:246 %circulant_matrix_42_load = load i8 %circulant_matrix_42_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_42_load"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:247 %circulant_matrix_43_load = load i8 %circulant_matrix_43_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_43_load"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:248 %circulant_matrix_44_load = load i8 %circulant_matrix_44_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_44_load"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:249 %circulant_matrix_45_load = load i8 %circulant_matrix_45_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_45_load"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:250 %circulant_matrix_46_load = load i8 %circulant_matrix_46_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_46_load"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:251 %circulant_matrix_47_load = load i8 %circulant_matrix_47_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_47_load"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:252 %circulant_matrix_48_load = load i8 %circulant_matrix_48_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_48_load"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:253 %circulant_matrix_49_load = load i8 %circulant_matrix_49_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_49_load"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:254 %circulant_matrix_50_load = load i8 %circulant_matrix_50_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_50_load"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:255 %circulant_matrix_51_load = load i8 %circulant_matrix_51_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_51_load"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:256 %circulant_matrix_52_load = load i8 %circulant_matrix_52_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_52_load"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:257 %circulant_matrix_53_load = load i8 %circulant_matrix_53_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_53_load"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:258 %circulant_matrix_54_load = load i8 %circulant_matrix_54_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_54_load"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:259 %circulant_matrix_55_load = load i8 %circulant_matrix_55_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_55_load"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:260 %circulant_matrix_56_load = load i8 %circulant_matrix_56_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_56_load"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:261 %circulant_matrix_57_load = load i8 %circulant_matrix_57_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_57_load"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:262 %circulant_matrix_58_load = load i8 %circulant_matrix_58_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_58_load"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:263 %circulant_matrix_59_load = load i8 %circulant_matrix_59_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_59_load"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:264 %circulant_matrix_60_load = load i8 %circulant_matrix_60_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_60_load"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:265 %circulant_matrix_61_load = load i8 %circulant_matrix_61_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_61_load"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:266 %circulant_matrix_62_load = load i8 %circulant_matrix_62_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_62_load"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:267 %circulant_matrix_63_load = load i8 %circulant_matrix_63_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_63_load"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:268 %circulant_matrix_64_load = load i8 %circulant_matrix_64_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_64_load"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:269 %circulant_matrix_65_load = load i8 %circulant_matrix_65_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_65_load"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:270 %circulant_matrix_66_load = load i8 %circulant_matrix_66_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_66_load"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:271 %circulant_matrix_67_load = load i8 %circulant_matrix_67_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_67_load"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:272 %circulant_matrix_68_load = load i8 %circulant_matrix_68_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_68_load"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:273 %circulant_matrix_69_load = load i8 %circulant_matrix_69_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_69_load"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:274 %circulant_matrix_70_load = load i8 %circulant_matrix_70_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_70_load"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:275 %circulant_matrix_71_load = load i8 %circulant_matrix_71_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_71_load"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:276 %circulant_matrix_72_load = load i8 %circulant_matrix_72_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_72_load"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:277 %circulant_matrix_73_load = load i8 %circulant_matrix_73_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_73_load"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:278 %circulant_matrix_74_load = load i8 %circulant_matrix_74_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_74_load"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:279 %circulant_matrix_75_load = load i8 %circulant_matrix_75_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_75_load"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:280 %circulant_matrix_76_load = load i8 %circulant_matrix_76_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_76_load"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:281 %circulant_matrix_77_load = load i8 %circulant_matrix_77_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_77_load"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:282 %circulant_matrix_78_load = load i8 %circulant_matrix_78_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_78_load"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:283 %circulant_matrix_79_load = load i8 %circulant_matrix_79_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_79_load"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:284 %circulant_matrix_80_load = load i8 %circulant_matrix_80_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_80_load"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:285 %circulant_matrix_81_load = load i8 %circulant_matrix_81_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_81_load"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:286 %circulant_matrix_82_load = load i8 %circulant_matrix_82_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_82_load"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:287 %circulant_matrix_83_load = load i8 %circulant_matrix_83_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_83_load"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:288 %circulant_matrix_84_load = load i8 %circulant_matrix_84_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_84_load"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:289 %circulant_matrix_85_load = load i8 %circulant_matrix_85_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_85_load"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:290 %circulant_matrix_86_load = load i8 %circulant_matrix_86_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_86_load"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:291 %circulant_matrix_87_load = load i8 %circulant_matrix_87_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_87_load"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:292 %circulant_matrix_88_load = load i8 %circulant_matrix_88_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_88_load"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:293 %circulant_matrix_89_load = load i8 %circulant_matrix_89_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_89_load"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:294 %circulant_matrix_90_load = load i8 %circulant_matrix_90_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_90_load"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:295 %circulant_matrix_91_load = load i8 %circulant_matrix_91_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_91_load"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:296 %circulant_matrix_92_load = load i8 %circulant_matrix_92_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_92_load"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:297 %circulant_matrix_93_load = load i8 %circulant_matrix_93_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_93_load"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:298 %circulant_matrix_94_load = load i8 %circulant_matrix_94_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_94_load"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:299 %circulant_matrix_95_load = load i8 %circulant_matrix_95_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_95_load"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:300 %circulant_matrix_96_load = load i8 %circulant_matrix_96_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_96_load"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:301 %circulant_matrix_97_load = load i8 %circulant_matrix_97_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_97_load"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:302 %circulant_matrix_98_load = load i8 %circulant_matrix_98_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_98_load"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:303 %circulant_matrix_99_load = load i8 %circulant_matrix_99_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_99_load"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:304 %circulant_matrix_100_load = load i8 %circulant_matrix_100_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_100_load"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:305 %circulant_matrix_101_load = load i8 %circulant_matrix_101_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_101_load"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:306 %circulant_matrix_102_load = load i8 %circulant_matrix_102_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_102_load"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:307 %circulant_matrix_103_load = load i8 %circulant_matrix_103_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_103_load"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:308 %circulant_matrix_104_load = load i8 %circulant_matrix_104_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_104_load"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:309 %circulant_matrix_105_load = load i8 %circulant_matrix_105_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_105_load"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:310 %circulant_matrix_106_load = load i8 %circulant_matrix_106_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_106_load"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:311 %circulant_matrix_107_load = load i8 %circulant_matrix_107_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_107_load"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:312 %circulant_matrix_108_load = load i8 %circulant_matrix_108_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_108_load"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:313 %circulant_matrix_109_load = load i8 %circulant_matrix_109_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_109_load"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:314 %circulant_matrix_110_load = load i8 %circulant_matrix_110_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_110_load"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:315 %circulant_matrix_111_load = load i8 %circulant_matrix_111_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_111_load"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:316 %circulant_matrix_112_load = load i8 %circulant_matrix_112_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_112_load"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:317 %circulant_matrix_113_load = load i8 %circulant_matrix_113_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_113_load"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:318 %circulant_matrix_114_load = load i8 %circulant_matrix_114_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_114_load"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:319 %circulant_matrix_115_load = load i8 %circulant_matrix_115_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_115_load"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:320 %circulant_matrix_116_load = load i8 %circulant_matrix_116_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_116_load"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:321 %circulant_matrix_117_load = load i8 %circulant_matrix_117_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_117_load"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:322 %circulant_matrix_118_load = load i8 %circulant_matrix_118_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_118_load"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:323 %circulant_matrix_119_load = load i8 %circulant_matrix_119_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_119_load"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:324 %circulant_matrix_120_load = load i8 %circulant_matrix_120_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_120_load"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:325 %circulant_matrix_121_load = load i8 %circulant_matrix_121_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_121_load"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:326 %circulant_matrix_122_load = load i8 %circulant_matrix_122_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_122_load"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:327 %circulant_matrix_123_load = load i8 %circulant_matrix_123_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_123_load"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:328 %circulant_matrix_124_load = load i8 %circulant_matrix_124_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_124_load"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:329 %circulant_matrix_125_load = load i8 %circulant_matrix_125_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_125_load"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:330 %circulant_matrix_126_load = load i8 %circulant_matrix_126_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_126_load"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:331 %circulant_matrix_127_load = load i8 %circulant_matrix_127_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_127_load"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:332 %circulant_matrix_128_load = load i8 %circulant_matrix_128_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_128_load"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:333 %circulant_matrix_129_load = load i8 %circulant_matrix_129_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_129_load"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:334 %circulant_matrix_130_load = load i8 %circulant_matrix_130_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_130_load"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:335 %circulant_matrix_131_load = load i8 %circulant_matrix_131_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_131_load"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:336 %circulant_matrix_132_load = load i8 %circulant_matrix_132_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_132_load"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:337 %circulant_matrix_133_load = load i8 %circulant_matrix_133_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_133_load"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:338 %circulant_matrix_134_load = load i8 %circulant_matrix_134_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_134_load"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:339 %circulant_matrix_135_load = load i8 %circulant_matrix_135_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_135_load"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:340 %circulant_matrix_136_load = load i8 %circulant_matrix_136_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_136_load"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:341 %circulant_matrix_137_load = load i8 %circulant_matrix_137_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_137_load"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:342 %circulant_matrix_138_load = load i8 %circulant_matrix_138_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_138_load"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:343 %circulant_matrix_139_load = load i8 %circulant_matrix_139_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_139_load"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:344 %circulant_matrix_140_load = load i8 %circulant_matrix_140_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_140_load"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:345 %circulant_matrix_141_load = load i8 %circulant_matrix_141_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_141_load"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:346 %circulant_matrix_142_load = load i8 %circulant_matrix_142_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_142_load"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:347 %circulant_matrix_143_load = load i8 %circulant_matrix_143_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_143_load"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:348 %circulant_matrix_144_load = load i8 %circulant_matrix_144_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_144_load"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:349 %circulant_matrix_145_load = load i8 %circulant_matrix_145_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_145_load"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:350 %circulant_matrix_146_load = load i8 %circulant_matrix_146_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_146_load"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:351 %circulant_matrix_147_load = load i8 %circulant_matrix_147_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_147_load"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:352 %circulant_matrix_148_load = load i8 %circulant_matrix_148_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_148_load"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:353 %circulant_matrix_149_load = load i8 %circulant_matrix_149_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_149_load"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:354 %circulant_matrix_150_load = load i8 %circulant_matrix_150_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_150_load"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:355 %circulant_matrix_151_load = load i8 %circulant_matrix_151_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_151_load"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:356 %circulant_matrix_152_load = load i8 %circulant_matrix_152_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_152_load"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:357 %circulant_matrix_153_load = load i8 %circulant_matrix_153_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_153_load"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:358 %circulant_matrix_154_load = load i8 %circulant_matrix_154_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_154_load"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:359 %circulant_matrix_155_load = load i8 %circulant_matrix_155_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_155_load"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:360 %circulant_matrix_156_load = load i8 %circulant_matrix_156_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_156_load"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:361 %circulant_matrix_157_load = load i8 %circulant_matrix_157_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_157_load"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:362 %circulant_matrix_158_load = load i8 %circulant_matrix_158_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_158_load"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:363 %circulant_matrix_159_load = load i8 %circulant_matrix_159_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_159_load"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:364 %circulant_matrix_160_load = load i8 %circulant_matrix_160_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_160_load"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:365 %circulant_matrix_161_load = load i8 %circulant_matrix_161_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_161_load"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:366 %circulant_matrix_162_load = load i8 %circulant_matrix_162_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_162_load"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:367 %circulant_matrix_163_load = load i8 %circulant_matrix_163_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_163_load"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:368 %circulant_matrix_164_load = load i8 %circulant_matrix_164_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_164_load"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:369 %circulant_matrix_165_load = load i8 %circulant_matrix_165_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_165_load"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:370 %circulant_matrix_166_load = load i8 %circulant_matrix_166_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_166_load"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:371 %circulant_matrix_167_load = load i8 %circulant_matrix_167_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_167_load"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:372 %circulant_matrix_168_load = load i8 %circulant_matrix_168_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_168_load"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:373 %circulant_matrix_169_load = load i8 %circulant_matrix_169_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_169_load"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:374 %circulant_matrix_170_load = load i8 %circulant_matrix_170_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_170_load"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:375 %circulant_matrix_171_load = load i8 %circulant_matrix_171_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_171_load"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:376 %circulant_matrix_172_load = load i8 %circulant_matrix_172_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_172_load"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:377 %circulant_matrix_173_load = load i8 %circulant_matrix_173_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_173_load"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:378 %circulant_matrix_174_load = load i8 %circulant_matrix_174_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_174_load"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:379 %circulant_matrix_175_load = load i8 %circulant_matrix_175_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_175_load"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:380 %circulant_matrix_176_load = load i8 %circulant_matrix_176_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_176_load"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:381 %circulant_matrix_177_load = load i8 %circulant_matrix_177_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_177_load"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:382 %circulant_matrix_178_load = load i8 %circulant_matrix_178_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_178_load"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:383 %circulant_matrix_179_load = load i8 %circulant_matrix_179_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_179_load"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:384 %circulant_matrix_180_load = load i8 %circulant_matrix_180_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_180_load"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:385 %circulant_matrix_181_load = load i8 %circulant_matrix_181_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_181_load"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:386 %circulant_matrix_182_load = load i8 %circulant_matrix_182_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_182_load"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:387 %circulant_matrix_183_load = load i8 %circulant_matrix_183_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_183_load"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:388 %circulant_matrix_184_load = load i8 %circulant_matrix_184_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_184_load"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:389 %circulant_matrix_185_load = load i8 %circulant_matrix_185_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_185_load"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:390 %circulant_matrix_186_load = load i8 %circulant_matrix_186_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_186_load"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:391 %circulant_matrix_187_load = load i8 %circulant_matrix_187_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_187_load"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:392 %circulant_matrix_188_load = load i8 %circulant_matrix_188_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_188_load"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:393 %circulant_matrix_189_load = load i8 %circulant_matrix_189_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_189_load"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:394 %circulant_matrix_190_load = load i8 %circulant_matrix_190_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_190_load"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:395 %circulant_matrix_191_load = load i8 %circulant_matrix_191_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_191_load"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:396 %circulant_matrix_192_load = load i8 %circulant_matrix_192_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_192_load"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:397 %circulant_matrix_193_load = load i8 %circulant_matrix_193_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_193_load"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:398 %circulant_matrix_194_load = load i8 %circulant_matrix_194_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_194_load"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:399 %circulant_matrix_195_load = load i8 %circulant_matrix_195_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_195_load"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:400 %circulant_matrix_196_load = load i8 %circulant_matrix_196_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_196_load"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:401 %circulant_matrix_197_load = load i8 %circulant_matrix_197_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_197_load"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:402 %circulant_matrix_198_load = load i8 %circulant_matrix_198_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_198_load"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:403 %circulant_matrix_199_load = load i8 %circulant_matrix_199_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_199_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="684" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:204 %circulant_matrix_load = load i8 %circulant_matrix_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_load"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:205 %circulant_matrix_1_load = load i8 %circulant_matrix_1_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_1_load"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:206 %circulant_matrix_2_load = load i8 %circulant_matrix_2_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_2_load"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:207 %circulant_matrix_3_load = load i8 %circulant_matrix_3_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_3_load"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:208 %circulant_matrix_4_load = load i8 %circulant_matrix_4_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_4_load"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:209 %circulant_matrix_5_load = load i8 %circulant_matrix_5_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_5_load"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:210 %circulant_matrix_6_load = load i8 %circulant_matrix_6_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_6_load"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:211 %circulant_matrix_7_load = load i8 %circulant_matrix_7_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_7_load"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:212 %circulant_matrix_8_load = load i8 %circulant_matrix_8_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_8_load"/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:213 %circulant_matrix_9_load = load i8 %circulant_matrix_9_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_9_load"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:214 %circulant_matrix_10_load = load i8 %circulant_matrix_10_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_10_load"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:215 %circulant_matrix_11_load = load i8 %circulant_matrix_11_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_11_load"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:216 %circulant_matrix_12_load = load i8 %circulant_matrix_12_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_12_load"/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:217 %circulant_matrix_13_load = load i8 %circulant_matrix_13_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_13_load"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:218 %circulant_matrix_14_load = load i8 %circulant_matrix_14_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_14_load"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:219 %circulant_matrix_15_load = load i8 %circulant_matrix_15_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_15_load"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:220 %circulant_matrix_16_load = load i8 %circulant_matrix_16_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_16_load"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:221 %circulant_matrix_17_load = load i8 %circulant_matrix_17_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_17_load"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:222 %circulant_matrix_18_load = load i8 %circulant_matrix_18_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_18_load"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:223 %circulant_matrix_19_load = load i8 %circulant_matrix_19_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_19_load"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:224 %circulant_matrix_20_load = load i8 %circulant_matrix_20_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_20_load"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:225 %circulant_matrix_21_load = load i8 %circulant_matrix_21_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_21_load"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:226 %circulant_matrix_22_load = load i8 %circulant_matrix_22_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_22_load"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:227 %circulant_matrix_23_load = load i8 %circulant_matrix_23_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_23_load"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:228 %circulant_matrix_24_load = load i8 %circulant_matrix_24_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_24_load"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:229 %circulant_matrix_25_load = load i8 %circulant_matrix_25_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_25_load"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:230 %circulant_matrix_26_load = load i8 %circulant_matrix_26_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_26_load"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:231 %circulant_matrix_27_load = load i8 %circulant_matrix_27_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_27_load"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:232 %circulant_matrix_28_load = load i8 %circulant_matrix_28_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_28_load"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:233 %circulant_matrix_29_load = load i8 %circulant_matrix_29_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_29_load"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:234 %circulant_matrix_30_load = load i8 %circulant_matrix_30_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_30_load"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:235 %circulant_matrix_31_load = load i8 %circulant_matrix_31_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_31_load"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:236 %circulant_matrix_32_load = load i8 %circulant_matrix_32_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_32_load"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:237 %circulant_matrix_33_load = load i8 %circulant_matrix_33_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_33_load"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:238 %circulant_matrix_34_load = load i8 %circulant_matrix_34_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_34_load"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:239 %circulant_matrix_35_load = load i8 %circulant_matrix_35_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_35_load"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:240 %circulant_matrix_36_load = load i8 %circulant_matrix_36_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_36_load"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:241 %circulant_matrix_37_load = load i8 %circulant_matrix_37_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_37_load"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:242 %circulant_matrix_38_load = load i8 %circulant_matrix_38_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_38_load"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:243 %circulant_matrix_39_load = load i8 %circulant_matrix_39_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_39_load"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:244 %circulant_matrix_40_load = load i8 %circulant_matrix_40_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_40_load"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:245 %circulant_matrix_41_load = load i8 %circulant_matrix_41_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_41_load"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:246 %circulant_matrix_42_load = load i8 %circulant_matrix_42_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_42_load"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:247 %circulant_matrix_43_load = load i8 %circulant_matrix_43_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_43_load"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:248 %circulant_matrix_44_load = load i8 %circulant_matrix_44_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_44_load"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:249 %circulant_matrix_45_load = load i8 %circulant_matrix_45_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_45_load"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:250 %circulant_matrix_46_load = load i8 %circulant_matrix_46_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_46_load"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:251 %circulant_matrix_47_load = load i8 %circulant_matrix_47_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_47_load"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:252 %circulant_matrix_48_load = load i8 %circulant_matrix_48_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_48_load"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:253 %circulant_matrix_49_load = load i8 %circulant_matrix_49_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_49_load"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:254 %circulant_matrix_50_load = load i8 %circulant_matrix_50_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_50_load"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:255 %circulant_matrix_51_load = load i8 %circulant_matrix_51_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_51_load"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:256 %circulant_matrix_52_load = load i8 %circulant_matrix_52_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_52_load"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:257 %circulant_matrix_53_load = load i8 %circulant_matrix_53_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_53_load"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:258 %circulant_matrix_54_load = load i8 %circulant_matrix_54_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_54_load"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:259 %circulant_matrix_55_load = load i8 %circulant_matrix_55_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_55_load"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:260 %circulant_matrix_56_load = load i8 %circulant_matrix_56_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_56_load"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:261 %circulant_matrix_57_load = load i8 %circulant_matrix_57_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_57_load"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:262 %circulant_matrix_58_load = load i8 %circulant_matrix_58_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_58_load"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:263 %circulant_matrix_59_load = load i8 %circulant_matrix_59_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_59_load"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:264 %circulant_matrix_60_load = load i8 %circulant_matrix_60_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_60_load"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:265 %circulant_matrix_61_load = load i8 %circulant_matrix_61_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_61_load"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:266 %circulant_matrix_62_load = load i8 %circulant_matrix_62_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_62_load"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:267 %circulant_matrix_63_load = load i8 %circulant_matrix_63_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_63_load"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:268 %circulant_matrix_64_load = load i8 %circulant_matrix_64_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_64_load"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:269 %circulant_matrix_65_load = load i8 %circulant_matrix_65_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_65_load"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:270 %circulant_matrix_66_load = load i8 %circulant_matrix_66_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_66_load"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:271 %circulant_matrix_67_load = load i8 %circulant_matrix_67_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_67_load"/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:272 %circulant_matrix_68_load = load i8 %circulant_matrix_68_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_68_load"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:273 %circulant_matrix_69_load = load i8 %circulant_matrix_69_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_69_load"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:274 %circulant_matrix_70_load = load i8 %circulant_matrix_70_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_70_load"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:275 %circulant_matrix_71_load = load i8 %circulant_matrix_71_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_71_load"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:276 %circulant_matrix_72_load = load i8 %circulant_matrix_72_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_72_load"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:277 %circulant_matrix_73_load = load i8 %circulant_matrix_73_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_73_load"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:278 %circulant_matrix_74_load = load i8 %circulant_matrix_74_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_74_load"/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:279 %circulant_matrix_75_load = load i8 %circulant_matrix_75_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_75_load"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:280 %circulant_matrix_76_load = load i8 %circulant_matrix_76_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_76_load"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:281 %circulant_matrix_77_load = load i8 %circulant_matrix_77_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_77_load"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:282 %circulant_matrix_78_load = load i8 %circulant_matrix_78_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_78_load"/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:283 %circulant_matrix_79_load = load i8 %circulant_matrix_79_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_79_load"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:284 %circulant_matrix_80_load = load i8 %circulant_matrix_80_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_80_load"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:285 %circulant_matrix_81_load = load i8 %circulant_matrix_81_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_81_load"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:286 %circulant_matrix_82_load = load i8 %circulant_matrix_82_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_82_load"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:287 %circulant_matrix_83_load = load i8 %circulant_matrix_83_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_83_load"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:288 %circulant_matrix_84_load = load i8 %circulant_matrix_84_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_84_load"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:289 %circulant_matrix_85_load = load i8 %circulant_matrix_85_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_85_load"/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:290 %circulant_matrix_86_load = load i8 %circulant_matrix_86_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_86_load"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:291 %circulant_matrix_87_load = load i8 %circulant_matrix_87_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_87_load"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:292 %circulant_matrix_88_load = load i8 %circulant_matrix_88_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_88_load"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:293 %circulant_matrix_89_load = load i8 %circulant_matrix_89_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_89_load"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:294 %circulant_matrix_90_load = load i8 %circulant_matrix_90_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_90_load"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:295 %circulant_matrix_91_load = load i8 %circulant_matrix_91_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_91_load"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:296 %circulant_matrix_92_load = load i8 %circulant_matrix_92_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_92_load"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:297 %circulant_matrix_93_load = load i8 %circulant_matrix_93_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_93_load"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:298 %circulant_matrix_94_load = load i8 %circulant_matrix_94_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_94_load"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:299 %circulant_matrix_95_load = load i8 %circulant_matrix_95_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_95_load"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:300 %circulant_matrix_96_load = load i8 %circulant_matrix_96_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_96_load"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:301 %circulant_matrix_97_load = load i8 %circulant_matrix_97_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_97_load"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:302 %circulant_matrix_98_load = load i8 %circulant_matrix_98_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_98_load"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:303 %circulant_matrix_99_load = load i8 %circulant_matrix_99_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_99_load"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:304 %circulant_matrix_100_load = load i8 %circulant_matrix_100_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_100_load"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:305 %circulant_matrix_101_load = load i8 %circulant_matrix_101_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_101_load"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:306 %circulant_matrix_102_load = load i8 %circulant_matrix_102_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_102_load"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:307 %circulant_matrix_103_load = load i8 %circulant_matrix_103_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_103_load"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:308 %circulant_matrix_104_load = load i8 %circulant_matrix_104_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_104_load"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:309 %circulant_matrix_105_load = load i8 %circulant_matrix_105_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_105_load"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:310 %circulant_matrix_106_load = load i8 %circulant_matrix_106_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_106_load"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:311 %circulant_matrix_107_load = load i8 %circulant_matrix_107_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_107_load"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:312 %circulant_matrix_108_load = load i8 %circulant_matrix_108_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_108_load"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:313 %circulant_matrix_109_load = load i8 %circulant_matrix_109_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_109_load"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:314 %circulant_matrix_110_load = load i8 %circulant_matrix_110_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_110_load"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:315 %circulant_matrix_111_load = load i8 %circulant_matrix_111_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_111_load"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:316 %circulant_matrix_112_load = load i8 %circulant_matrix_112_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_112_load"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:317 %circulant_matrix_113_load = load i8 %circulant_matrix_113_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_113_load"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:318 %circulant_matrix_114_load = load i8 %circulant_matrix_114_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_114_load"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:319 %circulant_matrix_115_load = load i8 %circulant_matrix_115_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_115_load"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:320 %circulant_matrix_116_load = load i8 %circulant_matrix_116_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_116_load"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:321 %circulant_matrix_117_load = load i8 %circulant_matrix_117_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_117_load"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:322 %circulant_matrix_118_load = load i8 %circulant_matrix_118_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_118_load"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:323 %circulant_matrix_119_load = load i8 %circulant_matrix_119_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_119_load"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:324 %circulant_matrix_120_load = load i8 %circulant_matrix_120_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_120_load"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:325 %circulant_matrix_121_load = load i8 %circulant_matrix_121_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_121_load"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:326 %circulant_matrix_122_load = load i8 %circulant_matrix_122_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_122_load"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:327 %circulant_matrix_123_load = load i8 %circulant_matrix_123_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_123_load"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:328 %circulant_matrix_124_load = load i8 %circulant_matrix_124_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_124_load"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:329 %circulant_matrix_125_load = load i8 %circulant_matrix_125_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_125_load"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:330 %circulant_matrix_126_load = load i8 %circulant_matrix_126_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_126_load"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:331 %circulant_matrix_127_load = load i8 %circulant_matrix_127_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_127_load"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:332 %circulant_matrix_128_load = load i8 %circulant_matrix_128_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_128_load"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:333 %circulant_matrix_129_load = load i8 %circulant_matrix_129_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_129_load"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:334 %circulant_matrix_130_load = load i8 %circulant_matrix_130_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_130_load"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:335 %circulant_matrix_131_load = load i8 %circulant_matrix_131_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_131_load"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:336 %circulant_matrix_132_load = load i8 %circulant_matrix_132_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_132_load"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:337 %circulant_matrix_133_load = load i8 %circulant_matrix_133_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_133_load"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:338 %circulant_matrix_134_load = load i8 %circulant_matrix_134_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_134_load"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:339 %circulant_matrix_135_load = load i8 %circulant_matrix_135_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_135_load"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:340 %circulant_matrix_136_load = load i8 %circulant_matrix_136_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_136_load"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:341 %circulant_matrix_137_load = load i8 %circulant_matrix_137_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_137_load"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:342 %circulant_matrix_138_load = load i8 %circulant_matrix_138_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_138_load"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:343 %circulant_matrix_139_load = load i8 %circulant_matrix_139_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_139_load"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:344 %circulant_matrix_140_load = load i8 %circulant_matrix_140_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_140_load"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:345 %circulant_matrix_141_load = load i8 %circulant_matrix_141_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_141_load"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:346 %circulant_matrix_142_load = load i8 %circulant_matrix_142_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_142_load"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:347 %circulant_matrix_143_load = load i8 %circulant_matrix_143_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_143_load"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:348 %circulant_matrix_144_load = load i8 %circulant_matrix_144_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_144_load"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:349 %circulant_matrix_145_load = load i8 %circulant_matrix_145_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_145_load"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:350 %circulant_matrix_146_load = load i8 %circulant_matrix_146_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_146_load"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:351 %circulant_matrix_147_load = load i8 %circulant_matrix_147_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_147_load"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:352 %circulant_matrix_148_load = load i8 %circulant_matrix_148_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_148_load"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:353 %circulant_matrix_149_load = load i8 %circulant_matrix_149_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_149_load"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:354 %circulant_matrix_150_load = load i8 %circulant_matrix_150_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_150_load"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:355 %circulant_matrix_151_load = load i8 %circulant_matrix_151_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_151_load"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:356 %circulant_matrix_152_load = load i8 %circulant_matrix_152_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_152_load"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:357 %circulant_matrix_153_load = load i8 %circulant_matrix_153_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_153_load"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:358 %circulant_matrix_154_load = load i8 %circulant_matrix_154_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_154_load"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:359 %circulant_matrix_155_load = load i8 %circulant_matrix_155_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_155_load"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:360 %circulant_matrix_156_load = load i8 %circulant_matrix_156_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_156_load"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:361 %circulant_matrix_157_load = load i8 %circulant_matrix_157_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_157_load"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:362 %circulant_matrix_158_load = load i8 %circulant_matrix_158_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_158_load"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:363 %circulant_matrix_159_load = load i8 %circulant_matrix_159_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_159_load"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:364 %circulant_matrix_160_load = load i8 %circulant_matrix_160_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_160_load"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:365 %circulant_matrix_161_load = load i8 %circulant_matrix_161_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_161_load"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:366 %circulant_matrix_162_load = load i8 %circulant_matrix_162_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_162_load"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:367 %circulant_matrix_163_load = load i8 %circulant_matrix_163_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_163_load"/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:368 %circulant_matrix_164_load = load i8 %circulant_matrix_164_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_164_load"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:369 %circulant_matrix_165_load = load i8 %circulant_matrix_165_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_165_load"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:370 %circulant_matrix_166_load = load i8 %circulant_matrix_166_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_166_load"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:371 %circulant_matrix_167_load = load i8 %circulant_matrix_167_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_167_load"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:372 %circulant_matrix_168_load = load i8 %circulant_matrix_168_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_168_load"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:373 %circulant_matrix_169_load = load i8 %circulant_matrix_169_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_169_load"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:374 %circulant_matrix_170_load = load i8 %circulant_matrix_170_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_170_load"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:375 %circulant_matrix_171_load = load i8 %circulant_matrix_171_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_171_load"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:376 %circulant_matrix_172_load = load i8 %circulant_matrix_172_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_172_load"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:377 %circulant_matrix_173_load = load i8 %circulant_matrix_173_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_173_load"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:378 %circulant_matrix_174_load = load i8 %circulant_matrix_174_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_174_load"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:379 %circulant_matrix_175_load = load i8 %circulant_matrix_175_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_175_load"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:380 %circulant_matrix_176_load = load i8 %circulant_matrix_176_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_176_load"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:381 %circulant_matrix_177_load = load i8 %circulant_matrix_177_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_177_load"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:382 %circulant_matrix_178_load = load i8 %circulant_matrix_178_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_178_load"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:383 %circulant_matrix_179_load = load i8 %circulant_matrix_179_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_179_load"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:384 %circulant_matrix_180_load = load i8 %circulant_matrix_180_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_180_load"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:385 %circulant_matrix_181_load = load i8 %circulant_matrix_181_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_181_load"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:386 %circulant_matrix_182_load = load i8 %circulant_matrix_182_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_182_load"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:387 %circulant_matrix_183_load = load i8 %circulant_matrix_183_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_183_load"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:388 %circulant_matrix_184_load = load i8 %circulant_matrix_184_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_184_load"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:389 %circulant_matrix_185_load = load i8 %circulant_matrix_185_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_185_load"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:390 %circulant_matrix_186_load = load i8 %circulant_matrix_186_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_186_load"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:391 %circulant_matrix_187_load = load i8 %circulant_matrix_187_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_187_load"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:392 %circulant_matrix_188_load = load i8 %circulant_matrix_188_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_188_load"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:393 %circulant_matrix_189_load = load i8 %circulant_matrix_189_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_189_load"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:394 %circulant_matrix_190_load = load i8 %circulant_matrix_190_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_190_load"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:395 %circulant_matrix_191_load = load i8 %circulant_matrix_191_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_191_load"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:396 %circulant_matrix_192_load = load i8 %circulant_matrix_192_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_192_load"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:397 %circulant_matrix_193_load = load i8 %circulant_matrix_193_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_193_load"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:398 %circulant_matrix_194_load = load i8 %circulant_matrix_194_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_194_load"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:399 %circulant_matrix_195_load = load i8 %circulant_matrix_195_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_195_load"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:400 %circulant_matrix_196_load = load i8 %circulant_matrix_196_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_196_load"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:401 %circulant_matrix_197_load = load i8 %circulant_matrix_197_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_197_load"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:402 %circulant_matrix_198_load = load i8 %circulant_matrix_198_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_198_load"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="8">
<![CDATA[
for.body37.split:403 %circulant_matrix_199_load = load i8 %circulant_matrix_199_addr

]]></Node>
<StgValue><ssdm name="circulant_matrix_199_load"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="63" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="0">
<![CDATA[
for.body37.split:404 %call_ln90 = call void @lstm_function_Pipeline_VITIS_LOOP_93_5, i16 %gmem, i7 %wide_trip_count_i51, i63 %p_cast, i16 %circulant_matrix_load, i16 %circulant_matrix_1_load, i16 %circulant_matrix_2_load, i16 %circulant_matrix_3_load, i16 %circulant_matrix_4_load, i16 %circulant_matrix_5_load, i16 %circulant_matrix_6_load, i16 %circulant_matrix_7_load, i16 %circulant_matrix_8_load, i16 %circulant_matrix_9_load, i16 %circulant_matrix_10_load, i16 %circulant_matrix_11_load, i16 %circulant_matrix_12_load, i16 %circulant_matrix_13_load, i16 %circulant_matrix_14_load, i16 %circulant_matrix_15_load, i16 %circulant_matrix_16_load, i16 %circulant_matrix_17_load, i16 %circulant_matrix_18_load, i16 %circulant_matrix_19_load, i16 %circulant_matrix_20_load, i16 %circulant_matrix_21_load, i16 %circulant_matrix_22_load, i16 %circulant_matrix_23_load, i16 %circulant_matrix_24_load, i16 %circulant_matrix_25_load, i16 %circulant_matrix_26_load, i16 %circulant_matrix_27_load, i16 %circulant_matrix_28_load, i16 %circulant_matrix_29_load, i16 %circulant_matrix_30_load, i16 %circulant_matrix_31_load, i16 %circulant_matrix_32_load, i16 %circulant_matrix_33_load, i16 %circulant_matrix_34_load, i16 %circulant_matrix_35_load, i16 %circulant_matrix_36_load, i16 %circulant_matrix_37_load, i16 %circulant_matrix_38_load, i16 %circulant_matrix_39_load, i16 %circulant_matrix_40_load, i16 %circulant_matrix_41_load, i16 %circulant_matrix_42_load, i16 %circulant_matrix_43_load, i16 %circulant_matrix_44_load, i16 %circulant_matrix_45_load, i16 %circulant_matrix_46_load, i16 %circulant_matrix_47_load, i16 %circulant_matrix_48_load, i16 %circulant_matrix_49_load, i16 %circulant_matrix_50_load, i16 %circulant_matrix_51_load, i16 %circulant_matrix_52_load, i16 %circulant_matrix_53_load, i16 %circulant_matrix_54_load, i16 %circulant_matrix_55_load, i16 %circulant_matrix_56_load, i16 %circulant_matrix_57_load, i16 %circulant_matrix_58_load, i16 %circulant_matrix_59_load, i16 %circulant_matrix_60_load, i16 %circulant_matrix_61_load, i16 %circulant_matrix_62_load, i16 %circulant_matrix_63_load, i16 %circulant_matrix_64_load, i16 %circulant_matrix_65_load, i16 %circulant_matrix_66_load, i16 %circulant_matrix_67_load, i16 %circulant_matrix_68_load, i16 %circulant_matrix_69_load, i16 %circulant_matrix_70_load, i16 %circulant_matrix_71_load, i16 %circulant_matrix_72_load, i16 %circulant_matrix_73_load, i16 %circulant_matrix_74_load, i16 %circulant_matrix_75_load, i16 %circulant_matrix_76_load, i16 %circulant_matrix_77_load, i16 %circulant_matrix_78_load, i16 %circulant_matrix_79_load, i16 %circulant_matrix_80_load, i16 %circulant_matrix_81_load, i16 %circulant_matrix_82_load, i16 %circulant_matrix_83_load, i16 %circulant_matrix_84_load, i16 %circulant_matrix_85_load, i16 %circulant_matrix_86_load, i16 %circulant_matrix_87_load, i16 %circulant_matrix_88_load, i16 %circulant_matrix_89_load, i16 %circulant_matrix_90_load, i16 %circulant_matrix_91_load, i16 %circulant_matrix_92_load, i16 %circulant_matrix_93_load, i16 %circulant_matrix_94_load, i16 %circulant_matrix_95_load, i16 %circulant_matrix_96_load, i16 %circulant_matrix_97_load, i16 %circulant_matrix_98_load, i16 %circulant_matrix_99_load, i16 %circulant_matrix_100_load, i16 %circulant_matrix_101_load, i16 %circulant_matrix_102_load, i16 %circulant_matrix_103_load, i16 %circulant_matrix_104_load, i16 %circulant_matrix_105_load, i16 %circulant_matrix_106_load, i16 %circulant_matrix_107_load, i16 %circulant_matrix_108_load, i16 %circulant_matrix_109_load, i16 %circulant_matrix_110_load, i16 %circulant_matrix_111_load, i16 %circulant_matrix_112_load, i16 %circulant_matrix_113_load, i16 %circulant_matrix_114_load, i16 %circulant_matrix_115_load, i16 %circulant_matrix_116_load, i16 %circulant_matrix_117_load, i16 %circulant_matrix_118_load, i16 %circulant_matrix_119_load, i16 %circulant_matrix_120_load, i16 %circulant_matrix_121_load, i16 %circulant_matrix_122_load, i16 %circulant_matrix_123_load, i16 %circulant_matrix_124_load, i16 %circulant_matrix_125_load, i16 %circulant_matrix_126_load, i16 %circulant_matrix_127_load, i16 %circulant_matrix_128_load, i16 %circulant_matrix_129_load, i16 %circulant_matrix_130_load, i16 %circulant_matrix_131_load, i16 %circulant_matrix_132_load, i16 %circulant_matrix_133_load, i16 %circulant_matrix_134_load, i16 %circulant_matrix_135_load, i16 %circulant_matrix_136_load, i16 %circulant_matrix_137_load, i16 %circulant_matrix_138_load, i16 %circulant_matrix_139_load, i16 %circulant_matrix_140_load, i16 %circulant_matrix_141_load, i16 %circulant_matrix_142_load, i16 %circulant_matrix_143_load, i16 %circulant_matrix_144_load, i16 %circulant_matrix_145_load, i16 %circulant_matrix_146_load, i16 %circulant_matrix_147_load, i16 %circulant_matrix_148_load, i16 %circulant_matrix_149_load, i16 %circulant_matrix_150_load, i16 %circulant_matrix_151_load, i16 %circulant_matrix_152_load, i16 %circulant_matrix_153_load, i16 %circulant_matrix_154_load, i16 %circulant_matrix_155_load, i16 %circulant_matrix_156_load, i16 %circulant_matrix_157_load, i16 %circulant_matrix_158_load, i16 %circulant_matrix_159_load, i16 %circulant_matrix_160_load, i16 %circulant_matrix_161_load, i16 %circulant_matrix_162_load, i16 %circulant_matrix_163_load, i16 %circulant_matrix_164_load, i16 %circulant_matrix_165_load, i16 %circulant_matrix_166_load, i16 %circulant_matrix_167_load, i16 %circulant_matrix_168_load, i16 %circulant_matrix_169_load, i16 %circulant_matrix_170_load, i16 %circulant_matrix_171_load, i16 %circulant_matrix_172_load, i16 %circulant_matrix_173_load, i16 %circulant_matrix_174_load, i16 %circulant_matrix_175_load, i16 %circulant_matrix_176_load, i16 %circulant_matrix_177_load, i16 %circulant_matrix_178_load, i16 %circulant_matrix_179_load, i16 %circulant_matrix_180_load, i16 %circulant_matrix_181_load, i16 %circulant_matrix_182_load, i16 %circulant_matrix_183_load, i16 %circulant_matrix_184_load, i16 %circulant_matrix_185_load, i16 %circulant_matrix_186_load, i16 %circulant_matrix_187_load, i16 %circulant_matrix_188_load, i16 %circulant_matrix_189_load, i16 %circulant_matrix_190_load, i16 %circulant_matrix_191_load, i16 %circulant_matrix_192_load, i16 %circulant_matrix_193_load, i16 %circulant_matrix_194_load, i16 %circulant_matrix_195_load, i16 %circulant_matrix_196_load, i16 %circulant_matrix_197_load, i16 %circulant_matrix_198_load, i16 %circulant_matrix_199_load, i16 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="885" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="63" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="0">
<![CDATA[
for.body37.split:404 %call_ln90 = call void @lstm_function_Pipeline_VITIS_LOOP_93_5, i16 %gmem, i7 %wide_trip_count_i51, i63 %p_cast, i16 %circulant_matrix_load, i16 %circulant_matrix_1_load, i16 %circulant_matrix_2_load, i16 %circulant_matrix_3_load, i16 %circulant_matrix_4_load, i16 %circulant_matrix_5_load, i16 %circulant_matrix_6_load, i16 %circulant_matrix_7_load, i16 %circulant_matrix_8_load, i16 %circulant_matrix_9_load, i16 %circulant_matrix_10_load, i16 %circulant_matrix_11_load, i16 %circulant_matrix_12_load, i16 %circulant_matrix_13_load, i16 %circulant_matrix_14_load, i16 %circulant_matrix_15_load, i16 %circulant_matrix_16_load, i16 %circulant_matrix_17_load, i16 %circulant_matrix_18_load, i16 %circulant_matrix_19_load, i16 %circulant_matrix_20_load, i16 %circulant_matrix_21_load, i16 %circulant_matrix_22_load, i16 %circulant_matrix_23_load, i16 %circulant_matrix_24_load, i16 %circulant_matrix_25_load, i16 %circulant_matrix_26_load, i16 %circulant_matrix_27_load, i16 %circulant_matrix_28_load, i16 %circulant_matrix_29_load, i16 %circulant_matrix_30_load, i16 %circulant_matrix_31_load, i16 %circulant_matrix_32_load, i16 %circulant_matrix_33_load, i16 %circulant_matrix_34_load, i16 %circulant_matrix_35_load, i16 %circulant_matrix_36_load, i16 %circulant_matrix_37_load, i16 %circulant_matrix_38_load, i16 %circulant_matrix_39_load, i16 %circulant_matrix_40_load, i16 %circulant_matrix_41_load, i16 %circulant_matrix_42_load, i16 %circulant_matrix_43_load, i16 %circulant_matrix_44_load, i16 %circulant_matrix_45_load, i16 %circulant_matrix_46_load, i16 %circulant_matrix_47_load, i16 %circulant_matrix_48_load, i16 %circulant_matrix_49_load, i16 %circulant_matrix_50_load, i16 %circulant_matrix_51_load, i16 %circulant_matrix_52_load, i16 %circulant_matrix_53_load, i16 %circulant_matrix_54_load, i16 %circulant_matrix_55_load, i16 %circulant_matrix_56_load, i16 %circulant_matrix_57_load, i16 %circulant_matrix_58_load, i16 %circulant_matrix_59_load, i16 %circulant_matrix_60_load, i16 %circulant_matrix_61_load, i16 %circulant_matrix_62_load, i16 %circulant_matrix_63_load, i16 %circulant_matrix_64_load, i16 %circulant_matrix_65_load, i16 %circulant_matrix_66_load, i16 %circulant_matrix_67_load, i16 %circulant_matrix_68_load, i16 %circulant_matrix_69_load, i16 %circulant_matrix_70_load, i16 %circulant_matrix_71_load, i16 %circulant_matrix_72_load, i16 %circulant_matrix_73_load, i16 %circulant_matrix_74_load, i16 %circulant_matrix_75_load, i16 %circulant_matrix_76_load, i16 %circulant_matrix_77_load, i16 %circulant_matrix_78_load, i16 %circulant_matrix_79_load, i16 %circulant_matrix_80_load, i16 %circulant_matrix_81_load, i16 %circulant_matrix_82_load, i16 %circulant_matrix_83_load, i16 %circulant_matrix_84_load, i16 %circulant_matrix_85_load, i16 %circulant_matrix_86_load, i16 %circulant_matrix_87_load, i16 %circulant_matrix_88_load, i16 %circulant_matrix_89_load, i16 %circulant_matrix_90_load, i16 %circulant_matrix_91_load, i16 %circulant_matrix_92_load, i16 %circulant_matrix_93_load, i16 %circulant_matrix_94_load, i16 %circulant_matrix_95_load, i16 %circulant_matrix_96_load, i16 %circulant_matrix_97_load, i16 %circulant_matrix_98_load, i16 %circulant_matrix_99_load, i16 %circulant_matrix_100_load, i16 %circulant_matrix_101_load, i16 %circulant_matrix_102_load, i16 %circulant_matrix_103_load, i16 %circulant_matrix_104_load, i16 %circulant_matrix_105_load, i16 %circulant_matrix_106_load, i16 %circulant_matrix_107_load, i16 %circulant_matrix_108_load, i16 %circulant_matrix_109_load, i16 %circulant_matrix_110_load, i16 %circulant_matrix_111_load, i16 %circulant_matrix_112_load, i16 %circulant_matrix_113_load, i16 %circulant_matrix_114_load, i16 %circulant_matrix_115_load, i16 %circulant_matrix_116_load, i16 %circulant_matrix_117_load, i16 %circulant_matrix_118_load, i16 %circulant_matrix_119_load, i16 %circulant_matrix_120_load, i16 %circulant_matrix_121_load, i16 %circulant_matrix_122_load, i16 %circulant_matrix_123_load, i16 %circulant_matrix_124_load, i16 %circulant_matrix_125_load, i16 %circulant_matrix_126_load, i16 %circulant_matrix_127_load, i16 %circulant_matrix_128_load, i16 %circulant_matrix_129_load, i16 %circulant_matrix_130_load, i16 %circulant_matrix_131_load, i16 %circulant_matrix_132_load, i16 %circulant_matrix_133_load, i16 %circulant_matrix_134_load, i16 %circulant_matrix_135_load, i16 %circulant_matrix_136_load, i16 %circulant_matrix_137_load, i16 %circulant_matrix_138_load, i16 %circulant_matrix_139_load, i16 %circulant_matrix_140_load, i16 %circulant_matrix_141_load, i16 %circulant_matrix_142_load, i16 %circulant_matrix_143_load, i16 %circulant_matrix_144_load, i16 %circulant_matrix_145_load, i16 %circulant_matrix_146_load, i16 %circulant_matrix_147_load, i16 %circulant_matrix_148_load, i16 %circulant_matrix_149_load, i16 %circulant_matrix_150_load, i16 %circulant_matrix_151_load, i16 %circulant_matrix_152_load, i16 %circulant_matrix_153_load, i16 %circulant_matrix_154_load, i16 %circulant_matrix_155_load, i16 %circulant_matrix_156_load, i16 %circulant_matrix_157_load, i16 %circulant_matrix_158_load, i16 %circulant_matrix_159_load, i16 %circulant_matrix_160_load, i16 %circulant_matrix_161_load, i16 %circulant_matrix_162_load, i16 %circulant_matrix_163_load, i16 %circulant_matrix_164_load, i16 %circulant_matrix_165_load, i16 %circulant_matrix_166_load, i16 %circulant_matrix_167_load, i16 %circulant_matrix_168_load, i16 %circulant_matrix_169_load, i16 %circulant_matrix_170_load, i16 %circulant_matrix_171_load, i16 %circulant_matrix_172_load, i16 %circulant_matrix_173_load, i16 %circulant_matrix_174_load, i16 %circulant_matrix_175_load, i16 %circulant_matrix_176_load, i16 %circulant_matrix_177_load, i16 %circulant_matrix_178_load, i16 %circulant_matrix_179_load, i16 %circulant_matrix_180_load, i16 %circulant_matrix_181_load, i16 %circulant_matrix_182_load, i16 %circulant_matrix_183_load, i16 %circulant_matrix_184_load, i16 %circulant_matrix_185_load, i16 %circulant_matrix_186_load, i16 %circulant_matrix_187_load, i16 %circulant_matrix_188_load, i16 %circulant_matrix_189_load, i16 %circulant_matrix_190_load, i16 %circulant_matrix_191_load, i16 %circulant_matrix_192_load, i16 %circulant_matrix_193_load, i16 %circulant_matrix_194_load, i16 %circulant_matrix_195_load, i16 %circulant_matrix_196_load, i16 %circulant_matrix_197_load, i16 %circulant_matrix_198_load, i16 %circulant_matrix_199_load, i16 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="886" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body37.split:1 %specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln91"/></StgValue>
</operation>

<operation id="887" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body37.split:2 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="888" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body37.split:405 %p_loc_load = load i16 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="889" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body37.split:406 %intermediate_addr = getelementptr i16 %intermediate, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="intermediate_addr"/></StgValue>
</operation>

<operation id="890" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.body37.split:407 %store_ln95 = store i16 %p_loc_load, i8 %intermediate_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
for.body37.split:409 %br_ln90 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="892" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="63">
<![CDATA[
for.inc70.lr.ph:1 %sext_ln104 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc70.lr.ph:2 %gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="64">
<![CDATA[
for.inc70.lr.ph:3 %empty_27 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_1, i64 %wide_trip_count19_cast_cast_cast

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="895" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="63" op_4_bw="16" op_5_bw="0">
<![CDATA[
for.inc70.lr.ph:4 %call_ln104 = call void @lstm_function_Pipeline_VITIS_LOOP_104_6, i16 %gmem, i5 %rows_047, i63 %trunc_ln, i16 %intermediate

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="896" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="5" op_3_bw="63" op_4_bw="16" op_5_bw="0">
<![CDATA[
for.inc70.lr.ph:4 %call_ln104 = call void @lstm_function_Pipeline_VITIS_LOOP_104_6, i16 %gmem, i5 %rows_047, i63 %trunc_ln, i16 %intermediate

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="897" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.lr.ph:5 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="898" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.lr.ph:5 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="899" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.lr.ph:5 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="900" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.lr.ph:5 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="901" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.lr.ph:5 %empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="902" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_matrix_id_read" val="2"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="1"/>
</and_exp><and_exp><literal name="weight_matrix_id_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
for.inc70.lr.ph:6 %br_ln112 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="903" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0">
<![CDATA[
cleanup:0 %ret_ln112 = ret

]]></Node>
<StgValue><ssdm name="ret_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
