
TRACES_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000465c  0c0001f8  0c0001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  0c004854  0c004854  00005854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c004a30  0c004a30  00007040  2**0
                  CONTENTS
  4 .ARM          00000008  0c004a30  0c004a30  00005a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c004a38  0c004a38  00007040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c004a38  0c004a38  00005a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c004a3c  0c004a3c  00005a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  30000000  0c004a40  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  00000040  0c03e000  0c03e000  00007000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          00000204  30000030  30000030  00008030  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  30000234  30000234  00008030  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019115  00000000  00000000  00007076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ad0  00000000  00000000  0002018b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001170  00000000  00000000  00023c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014a1  00000000  00000000  00024dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003478  00000000  00000000  00026271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e31b  00000000  00000000  000296e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010e6fd  00000000  00000000  00047a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00156101  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000030f0  00000000  00000000  00156144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000bd91  00000000  00000000  00159234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000066  00000000  00000000  00164fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f8 <__do_global_dtors_aux>:
 c0001f8:	b510      	push	{r4, lr}
 c0001fa:	4c05      	ldr	r4, [pc, #20]	@ (c000210 <__do_global_dtors_aux+0x18>)
 c0001fc:	7823      	ldrb	r3, [r4, #0]
 c0001fe:	b933      	cbnz	r3, c00020e <__do_global_dtors_aux+0x16>
 c000200:	4b04      	ldr	r3, [pc, #16]	@ (c000214 <__do_global_dtors_aux+0x1c>)
 c000202:	b113      	cbz	r3, c00020a <__do_global_dtors_aux+0x12>
 c000204:	4804      	ldr	r0, [pc, #16]	@ (c000218 <__do_global_dtors_aux+0x20>)
 c000206:	f3af 8000 	nop.w
 c00020a:	2301      	movs	r3, #1
 c00020c:	7023      	strb	r3, [r4, #0]
 c00020e:	bd10      	pop	{r4, pc}
 c000210:	30000030 	.word	0x30000030
 c000214:	00000000 	.word	0x00000000
 c000218:	0c00483c 	.word	0x0c00483c

0c00021c <frame_dummy>:
 c00021c:	b508      	push	{r3, lr}
 c00021e:	4b03      	ldr	r3, [pc, #12]	@ (c00022c <frame_dummy+0x10>)
 c000220:	b11b      	cbz	r3, c00022a <frame_dummy+0xe>
 c000222:	4903      	ldr	r1, [pc, #12]	@ (c000230 <frame_dummy+0x14>)
 c000224:	4803      	ldr	r0, [pc, #12]	@ (c000234 <frame_dummy+0x18>)
 c000226:	f3af 8000 	nop.w
 c00022a:	bd08      	pop	{r3, pc}
 c00022c:	00000000 	.word	0x00000000
 c000230:	30000034 	.word	0x30000034
 c000234:	0c00483c 	.word	0x0c00483c

0c000238 <__gnu_cmse_nonsecure_call>:
 c000238:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c00023c:	4627      	mov	r7, r4
 c00023e:	46a0      	mov	r8, r4
 c000240:	46a1      	mov	r9, r4
 c000242:	46a2      	mov	sl, r4
 c000244:	46a3      	mov	fp, r4
 c000246:	46a4      	mov	ip, r4
 c000248:	ed2d 8b10 	vpush	{d8-d15}
 c00024c:	f04f 0500 	mov.w	r5, #0
 c000250:	ec45 5b18 	vmov	d8, r5, r5
 c000254:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000258:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c00025c:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c000260:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000264:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000268:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c00026c:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c000270:	eef1 5a10 	vmrs	r5, fpscr
 c000274:	f64f 7660 	movw	r6, #65376	@ 0xff60
 c000278:	f6c0 76ff 	movt	r6, #4095	@ 0xfff
 c00027c:	4035      	ands	r5, r6
 c00027e:	eee1 5a10 	vmsr	fpscr, r5
 c000282:	f384 8800 	msr	CPSR_f, r4
 c000286:	4625      	mov	r5, r4
 c000288:	4626      	mov	r6, r4
 c00028a:	47a4      	blxns	r4
 c00028c:	ecbd 8b10 	vpop	{d8-d15}
 c000290:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c000294 <__aeabi_uldivmod>:
 c000294:	b953      	cbnz	r3, c0002ac <__aeabi_uldivmod+0x18>
 c000296:	b94a      	cbnz	r2, c0002ac <__aeabi_uldivmod+0x18>
 c000298:	2900      	cmp	r1, #0
 c00029a:	bf08      	it	eq
 c00029c:	2800      	cmpeq	r0, #0
 c00029e:	bf1c      	itt	ne
 c0002a0:	f04f 31ff 	movne.w	r1, #4294967295
 c0002a4:	f04f 30ff 	movne.w	r0, #4294967295
 c0002a8:	f000 b97e 	b.w	c0005a8 <__aeabi_idiv0>
 c0002ac:	f1ad 0c08 	sub.w	ip, sp, #8
 c0002b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c0002b4:	f000 f806 	bl	c0002c4 <__udivmoddi4>
 c0002b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0002bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0002c0:	b004      	add	sp, #16
 c0002c2:	4770      	bx	lr

0c0002c4 <__udivmoddi4>:
 c0002c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002c8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 c0002ca:	460c      	mov	r4, r1
 c0002cc:	2b00      	cmp	r3, #0
 c0002ce:	d14d      	bne.n	c00036c <__udivmoddi4+0xa8>
 c0002d0:	428a      	cmp	r2, r1
 c0002d2:	460f      	mov	r7, r1
 c0002d4:	4684      	mov	ip, r0
 c0002d6:	4696      	mov	lr, r2
 c0002d8:	fab2 f382 	clz	r3, r2
 c0002dc:	d960      	bls.n	c0003a0 <__udivmoddi4+0xdc>
 c0002de:	b14b      	cbz	r3, c0002f4 <__udivmoddi4+0x30>
 c0002e0:	fa02 fe03 	lsl.w	lr, r2, r3
 c0002e4:	f1c3 0220 	rsb	r2, r3, #32
 c0002e8:	409f      	lsls	r7, r3
 c0002ea:	fa00 fc03 	lsl.w	ip, r0, r3
 c0002ee:	fa20 f202 	lsr.w	r2, r0, r2
 c0002f2:	4317      	orrs	r7, r2
 c0002f4:	ea4f 461e 	mov.w	r6, lr, lsr #16
 c0002f8:	fa1f f48e 	uxth.w	r4, lr
 c0002fc:	ea4f 421c 	mov.w	r2, ip, lsr #16
 c000300:	fbb7 f1f6 	udiv	r1, r7, r6
 c000304:	fb06 7711 	mls	r7, r6, r1, r7
 c000308:	fb01 f004 	mul.w	r0, r1, r4
 c00030c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 c000310:	4290      	cmp	r0, r2
 c000312:	d908      	bls.n	c000326 <__udivmoddi4+0x62>
 c000314:	eb1e 0202 	adds.w	r2, lr, r2
 c000318:	f101 37ff 	add.w	r7, r1, #4294967295
 c00031c:	d202      	bcs.n	c000324 <__udivmoddi4+0x60>
 c00031e:	4290      	cmp	r0, r2
 c000320:	f200 812d 	bhi.w	c00057e <__udivmoddi4+0x2ba>
 c000324:	4639      	mov	r1, r7
 c000326:	1a12      	subs	r2, r2, r0
 c000328:	fa1f fc8c 	uxth.w	ip, ip
 c00032c:	fbb2 f0f6 	udiv	r0, r2, r6
 c000330:	fb06 2210 	mls	r2, r6, r0, r2
 c000334:	fb00 f404 	mul.w	r4, r0, r4
 c000338:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 c00033c:	4564      	cmp	r4, ip
 c00033e:	d908      	bls.n	c000352 <__udivmoddi4+0x8e>
 c000340:	eb1e 0c0c 	adds.w	ip, lr, ip
 c000344:	f100 32ff 	add.w	r2, r0, #4294967295
 c000348:	d202      	bcs.n	c000350 <__udivmoddi4+0x8c>
 c00034a:	4564      	cmp	r4, ip
 c00034c:	f200 811a 	bhi.w	c000584 <__udivmoddi4+0x2c0>
 c000350:	4610      	mov	r0, r2
 c000352:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 c000356:	ebac 0c04 	sub.w	ip, ip, r4
 c00035a:	2100      	movs	r1, #0
 c00035c:	b125      	cbz	r5, c000368 <__udivmoddi4+0xa4>
 c00035e:	fa2c f303 	lsr.w	r3, ip, r3
 c000362:	2200      	movs	r2, #0
 c000364:	e9c5 3200 	strd	r3, r2, [r5]
 c000368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00036c:	428b      	cmp	r3, r1
 c00036e:	d905      	bls.n	c00037c <__udivmoddi4+0xb8>
 c000370:	b10d      	cbz	r5, c000376 <__udivmoddi4+0xb2>
 c000372:	e9c5 0100 	strd	r0, r1, [r5]
 c000376:	2100      	movs	r1, #0
 c000378:	4608      	mov	r0, r1
 c00037a:	e7f5      	b.n	c000368 <__udivmoddi4+0xa4>
 c00037c:	fab3 f183 	clz	r1, r3
 c000380:	2900      	cmp	r1, #0
 c000382:	d14d      	bne.n	c000420 <__udivmoddi4+0x15c>
 c000384:	42a3      	cmp	r3, r4
 c000386:	f0c0 80f2 	bcc.w	c00056e <__udivmoddi4+0x2aa>
 c00038a:	4290      	cmp	r0, r2
 c00038c:	f080 80ef 	bcs.w	c00056e <__udivmoddi4+0x2aa>
 c000390:	4606      	mov	r6, r0
 c000392:	4623      	mov	r3, r4
 c000394:	4608      	mov	r0, r1
 c000396:	2d00      	cmp	r5, #0
 c000398:	d0e6      	beq.n	c000368 <__udivmoddi4+0xa4>
 c00039a:	e9c5 6300 	strd	r6, r3, [r5]
 c00039e:	e7e3      	b.n	c000368 <__udivmoddi4+0xa4>
 c0003a0:	2b00      	cmp	r3, #0
 c0003a2:	f040 80a2 	bne.w	c0004ea <__udivmoddi4+0x226>
 c0003a6:	1a8a      	subs	r2, r1, r2
 c0003a8:	ea4f 471e 	mov.w	r7, lr, lsr #16
 c0003ac:	fa1f f68e 	uxth.w	r6, lr
 c0003b0:	2101      	movs	r1, #1
 c0003b2:	fbb2 f4f7 	udiv	r4, r2, r7
 c0003b6:	fb07 2014 	mls	r0, r7, r4, r2
 c0003ba:	ea4f 421c 	mov.w	r2, ip, lsr #16
 c0003be:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 c0003c2:	fb06 f004 	mul.w	r0, r6, r4
 c0003c6:	4290      	cmp	r0, r2
 c0003c8:	d90f      	bls.n	c0003ea <__udivmoddi4+0x126>
 c0003ca:	eb1e 0202 	adds.w	r2, lr, r2
 c0003ce:	f104 38ff 	add.w	r8, r4, #4294967295
 c0003d2:	bf2c      	ite	cs
 c0003d4:	f04f 0901 	movcs.w	r9, #1
 c0003d8:	f04f 0900 	movcc.w	r9, #0
 c0003dc:	4290      	cmp	r0, r2
 c0003de:	d903      	bls.n	c0003e8 <__udivmoddi4+0x124>
 c0003e0:	f1b9 0f00 	cmp.w	r9, #0
 c0003e4:	f000 80c8 	beq.w	c000578 <__udivmoddi4+0x2b4>
 c0003e8:	4644      	mov	r4, r8
 c0003ea:	1a12      	subs	r2, r2, r0
 c0003ec:	fa1f fc8c 	uxth.w	ip, ip
 c0003f0:	fbb2 f0f7 	udiv	r0, r2, r7
 c0003f4:	fb07 2210 	mls	r2, r7, r0, r2
 c0003f8:	fb00 f606 	mul.w	r6, r0, r6
 c0003fc:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 c000400:	4566      	cmp	r6, ip
 c000402:	d908      	bls.n	c000416 <__udivmoddi4+0x152>
 c000404:	eb1e 0c0c 	adds.w	ip, lr, ip
 c000408:	f100 32ff 	add.w	r2, r0, #4294967295
 c00040c:	d202      	bcs.n	c000414 <__udivmoddi4+0x150>
 c00040e:	4566      	cmp	r6, ip
 c000410:	f200 80bb 	bhi.w	c00058a <__udivmoddi4+0x2c6>
 c000414:	4610      	mov	r0, r2
 c000416:	ebac 0c06 	sub.w	ip, ip, r6
 c00041a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 c00041e:	e79d      	b.n	c00035c <__udivmoddi4+0x98>
 c000420:	f1c1 0620 	rsb	r6, r1, #32
 c000424:	408b      	lsls	r3, r1
 c000426:	fa04 fe01 	lsl.w	lr, r4, r1
 c00042a:	fa22 f706 	lsr.w	r7, r2, r6
 c00042e:	fa20 fc06 	lsr.w	ip, r0, r6
 c000432:	40f4      	lsrs	r4, r6
 c000434:	408a      	lsls	r2, r1
 c000436:	431f      	orrs	r7, r3
 c000438:	ea4e 030c 	orr.w	r3, lr, ip
 c00043c:	fa00 fe01 	lsl.w	lr, r0, r1
 c000440:	ea4f 4817 	mov.w	r8, r7, lsr #16
 c000444:	ea4f 4913 	mov.w	r9, r3, lsr #16
 c000448:	fa1f fc87 	uxth.w	ip, r7
 c00044c:	fbb4 f0f8 	udiv	r0, r4, r8
 c000450:	fb08 4410 	mls	r4, r8, r0, r4
 c000454:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 c000458:	fb00 f90c 	mul.w	r9, r0, ip
 c00045c:	45a1      	cmp	r9, r4
 c00045e:	d90e      	bls.n	c00047e <__udivmoddi4+0x1ba>
 c000460:	193c      	adds	r4, r7, r4
 c000462:	f100 3aff 	add.w	sl, r0, #4294967295
 c000466:	bf2c      	ite	cs
 c000468:	f04f 0b01 	movcs.w	fp, #1
 c00046c:	f04f 0b00 	movcc.w	fp, #0
 c000470:	45a1      	cmp	r9, r4
 c000472:	d903      	bls.n	c00047c <__udivmoddi4+0x1b8>
 c000474:	f1bb 0f00 	cmp.w	fp, #0
 c000478:	f000 8093 	beq.w	c0005a2 <__udivmoddi4+0x2de>
 c00047c:	4650      	mov	r0, sl
 c00047e:	eba4 0409 	sub.w	r4, r4, r9
 c000482:	fa1f f983 	uxth.w	r9, r3
 c000486:	fbb4 f3f8 	udiv	r3, r4, r8
 c00048a:	fb08 4413 	mls	r4, r8, r3, r4
 c00048e:	fb03 fc0c 	mul.w	ip, r3, ip
 c000492:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 c000496:	45a4      	cmp	ip, r4
 c000498:	d906      	bls.n	c0004a8 <__udivmoddi4+0x1e4>
 c00049a:	193c      	adds	r4, r7, r4
 c00049c:	f103 38ff 	add.w	r8, r3, #4294967295
 c0004a0:	d201      	bcs.n	c0004a6 <__udivmoddi4+0x1e2>
 c0004a2:	45a4      	cmp	ip, r4
 c0004a4:	d87a      	bhi.n	c00059c <__udivmoddi4+0x2d8>
 c0004a6:	4643      	mov	r3, r8
 c0004a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 c0004ac:	eba4 040c 	sub.w	r4, r4, ip
 c0004b0:	fba0 9802 	umull	r9, r8, r0, r2
 c0004b4:	4544      	cmp	r4, r8
 c0004b6:	46cc      	mov	ip, r9
 c0004b8:	4643      	mov	r3, r8
 c0004ba:	d302      	bcc.n	c0004c2 <__udivmoddi4+0x1fe>
 c0004bc:	d106      	bne.n	c0004cc <__udivmoddi4+0x208>
 c0004be:	45ce      	cmp	lr, r9
 c0004c0:	d204      	bcs.n	c0004cc <__udivmoddi4+0x208>
 c0004c2:	3801      	subs	r0, #1
 c0004c4:	ebb9 0c02 	subs.w	ip, r9, r2
 c0004c8:	eb68 0307 	sbc.w	r3, r8, r7
 c0004cc:	b15d      	cbz	r5, c0004e6 <__udivmoddi4+0x222>
 c0004ce:	ebbe 020c 	subs.w	r2, lr, ip
 c0004d2:	eb64 0403 	sbc.w	r4, r4, r3
 c0004d6:	fa04 f606 	lsl.w	r6, r4, r6
 c0004da:	fa22 f301 	lsr.w	r3, r2, r1
 c0004de:	40cc      	lsrs	r4, r1
 c0004e0:	431e      	orrs	r6, r3
 c0004e2:	e9c5 6400 	strd	r6, r4, [r5]
 c0004e6:	2100      	movs	r1, #0
 c0004e8:	e73e      	b.n	c000368 <__udivmoddi4+0xa4>
 c0004ea:	fa02 fe03 	lsl.w	lr, r2, r3
 c0004ee:	f1c3 0120 	rsb	r1, r3, #32
 c0004f2:	fa04 f203 	lsl.w	r2, r4, r3
 c0004f6:	fa00 fc03 	lsl.w	ip, r0, r3
 c0004fa:	40cc      	lsrs	r4, r1
 c0004fc:	ea4f 471e 	mov.w	r7, lr, lsr #16
 c000500:	fa20 f101 	lsr.w	r1, r0, r1
 c000504:	fa1f f68e 	uxth.w	r6, lr
 c000508:	fbb4 f0f7 	udiv	r0, r4, r7
 c00050c:	430a      	orrs	r2, r1
 c00050e:	fb07 4410 	mls	r4, r7, r0, r4
 c000512:	0c11      	lsrs	r1, r2, #16
 c000514:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 c000518:	fb00 f406 	mul.w	r4, r0, r6
 c00051c:	428c      	cmp	r4, r1
 c00051e:	d90e      	bls.n	c00053e <__udivmoddi4+0x27a>
 c000520:	eb1e 0101 	adds.w	r1, lr, r1
 c000524:	f100 38ff 	add.w	r8, r0, #4294967295
 c000528:	bf2c      	ite	cs
 c00052a:	f04f 0901 	movcs.w	r9, #1
 c00052e:	f04f 0900 	movcc.w	r9, #0
 c000532:	428c      	cmp	r4, r1
 c000534:	d902      	bls.n	c00053c <__udivmoddi4+0x278>
 c000536:	f1b9 0f00 	cmp.w	r9, #0
 c00053a:	d02c      	beq.n	c000596 <__udivmoddi4+0x2d2>
 c00053c:	4640      	mov	r0, r8
 c00053e:	1b09      	subs	r1, r1, r4
 c000540:	b292      	uxth	r2, r2
 c000542:	fbb1 f4f7 	udiv	r4, r1, r7
 c000546:	fb07 1114 	mls	r1, r7, r4, r1
 c00054a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c00054e:	fb04 f106 	mul.w	r1, r4, r6
 c000552:	4291      	cmp	r1, r2
 c000554:	d907      	bls.n	c000566 <__udivmoddi4+0x2a2>
 c000556:	eb1e 0202 	adds.w	r2, lr, r2
 c00055a:	f104 38ff 	add.w	r8, r4, #4294967295
 c00055e:	d201      	bcs.n	c000564 <__udivmoddi4+0x2a0>
 c000560:	4291      	cmp	r1, r2
 c000562:	d815      	bhi.n	c000590 <__udivmoddi4+0x2cc>
 c000564:	4644      	mov	r4, r8
 c000566:	1a52      	subs	r2, r2, r1
 c000568:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 c00056c:	e721      	b.n	c0003b2 <__udivmoddi4+0xee>
 c00056e:	1a86      	subs	r6, r0, r2
 c000570:	eb64 0303 	sbc.w	r3, r4, r3
 c000574:	2001      	movs	r0, #1
 c000576:	e70e      	b.n	c000396 <__udivmoddi4+0xd2>
 c000578:	3c02      	subs	r4, #2
 c00057a:	4472      	add	r2, lr
 c00057c:	e735      	b.n	c0003ea <__udivmoddi4+0x126>
 c00057e:	3902      	subs	r1, #2
 c000580:	4472      	add	r2, lr
 c000582:	e6d0      	b.n	c000326 <__udivmoddi4+0x62>
 c000584:	44f4      	add	ip, lr
 c000586:	3802      	subs	r0, #2
 c000588:	e6e3      	b.n	c000352 <__udivmoddi4+0x8e>
 c00058a:	44f4      	add	ip, lr
 c00058c:	3802      	subs	r0, #2
 c00058e:	e742      	b.n	c000416 <__udivmoddi4+0x152>
 c000590:	3c02      	subs	r4, #2
 c000592:	4472      	add	r2, lr
 c000594:	e7e7      	b.n	c000566 <__udivmoddi4+0x2a2>
 c000596:	3802      	subs	r0, #2
 c000598:	4471      	add	r1, lr
 c00059a:	e7d0      	b.n	c00053e <__udivmoddi4+0x27a>
 c00059c:	3b02      	subs	r3, #2
 c00059e:	443c      	add	r4, r7
 c0005a0:	e782      	b.n	c0004a8 <__udivmoddi4+0x1e4>
 c0005a2:	3802      	subs	r0, #2
 c0005a4:	443c      	add	r4, r7
 c0005a6:	e76a      	b.n	c00047e <__udivmoddi4+0x1ba>

0c0005a8 <__aeabi_idiv0>:
 c0005a8:	4770      	bx	lr
 c0005aa:	bf00      	nop

0c0005ac <sha256_initialize>:
 c0005ac:	b510      	push	{r4, lr}
 c0005ae:	4604      	mov	r4, r0
 c0005b0:	2244      	movs	r2, #68	@ 0x44
 c0005b2:	2100      	movs	r1, #0
 c0005b4:	3020      	adds	r0, #32
 c0005b6:	f004 f907 	bl	c0047c8 <memset>
 c0005ba:	2300      	movs	r3, #0
 c0005bc:	480a      	ldr	r0, [pc, #40]	@ (c0005e8 <sha256_initialize+0x3c>)
 c0005be:	4a0b      	ldr	r2, [pc, #44]	@ (c0005ec <sha256_initialize+0x40>)
 c0005c0:	490b      	ldr	r1, [pc, #44]	@ (c0005f0 <sha256_initialize+0x44>)
 c0005c2:	e9c4 0218 	strd	r0, r2, [r4, #96]	@ 0x60
 c0005c6:	4a0b      	ldr	r2, [pc, #44]	@ (c0005f4 <sha256_initialize+0x48>)
 c0005c8:	480b      	ldr	r0, [pc, #44]	@ (c0005f8 <sha256_initialize+0x4c>)
 c0005ca:	e9c4 121a 	strd	r1, r2, [r4, #104]	@ 0x68
 c0005ce:	4a0b      	ldr	r2, [pc, #44]	@ (c0005fc <sha256_initialize+0x50>)
 c0005d0:	490b      	ldr	r1, [pc, #44]	@ (c000600 <sha256_initialize+0x54>)
 c0005d2:	e9c4 021c 	strd	r0, r2, [r4, #112]	@ 0x70
 c0005d6:	4a0b      	ldr	r2, [pc, #44]	@ (c000604 <sha256_initialize+0x58>)
 c0005d8:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 c0005dc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 c0005e0:	e9c4 121e 	strd	r1, r2, [r4, #120]	@ 0x78
 c0005e4:	bd10      	pop	{r4, pc}
 c0005e6:	bf00      	nop
 c0005e8:	6a09e667 	.word	0x6a09e667
 c0005ec:	bb67ae85 	.word	0xbb67ae85
 c0005f0:	3c6ef372 	.word	0x3c6ef372
 c0005f4:	a54ff53a 	.word	0xa54ff53a
 c0005f8:	510e527f 	.word	0x510e527f
 c0005fc:	9b05688c 	.word	0x9b05688c
 c000600:	1f83d9ab 	.word	0x1f83d9ab
 c000604:	5be0cd19 	.word	0x5be0cd19

0c000608 <sha256_update>:
 c000608:	4603      	mov	r3, r0
 c00060a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00060e:	00d7      	lsls	r7, r2, #3
 c000610:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 c000614:	f06f 0602 	mvn.w	r6, #2
 c000618:	2407      	movs	r4, #7
 c00061a:	e9cd 2001 	strd	r2, r0, [sp, #4]
 c00061e:	337f      	adds	r3, #127	@ 0x7f
 c000620:	fa5f fc87 	uxtb.w	ip, r7
 c000624:	e00e      	b.n	c000644 <sha256_update+0x3c>
 c000626:	2c02      	cmp	r4, #2
 c000628:	f340 81cb 	ble.w	c0009c2 <sha256_update+0x3ba>
 c00062c:	9801      	ldr	r0, [sp, #4]
 c00062e:	fa20 f506 	lsr.w	r5, r0, r6
 c000632:	fa52 f085 	uxtab	r0, r2, r5
 c000636:	28ff      	cmp	r0, #255	@ 0xff
 c000638:	dc0c      	bgt.n	c000654 <sha256_update+0x4c>
 c00063a:	442a      	add	r2, r5
 c00063c:	721a      	strb	r2, [r3, #8]
 c00063e:	3c01      	subs	r4, #1
 c000640:	3b01      	subs	r3, #1
 c000642:	3608      	adds	r6, #8
 c000644:	2c07      	cmp	r4, #7
 c000646:	7a1a      	ldrb	r2, [r3, #8]
 c000648:	d1ed      	bne.n	c000626 <sha256_update+0x1e>
 c00064a:	eb0c 0002 	add.w	r0, ip, r2
 c00064e:	28ff      	cmp	r0, #255	@ 0xff
 c000650:	463d      	mov	r5, r7
 c000652:	ddf2      	ble.n	c00063a <sha256_update+0x32>
 c000654:	79d8      	ldrb	r0, [r3, #7]
 c000656:	f100 0e01 	add.w	lr, r0, #1
 c00065a:	28ff      	cmp	r0, #255	@ 0xff
 c00065c:	f883 e007 	strb.w	lr, [r3, #7]
 c000660:	d13e      	bne.n	c0006e0 <sha256_update+0xd8>
 c000662:	7998      	ldrb	r0, [r3, #6]
 c000664:	f100 0e01 	add.w	lr, r0, #1
 c000668:	28ff      	cmp	r0, #255	@ 0xff
 c00066a:	f883 e006 	strb.w	lr, [r3, #6]
 c00066e:	d137      	bne.n	c0006e0 <sha256_update+0xd8>
 c000670:	2c02      	cmp	r4, #2
 c000672:	f000 8182 	beq.w	c00097a <sha256_update+0x372>
 c000676:	7958      	ldrb	r0, [r3, #5]
 c000678:	f100 0e01 	add.w	lr, r0, #1
 c00067c:	28ff      	cmp	r0, #255	@ 0xff
 c00067e:	f883 e005 	strb.w	lr, [r3, #5]
 c000682:	d12d      	bne.n	c0006e0 <sha256_update+0xd8>
 c000684:	2c03      	cmp	r4, #3
 c000686:	f000 817e 	beq.w	c000986 <sha256_update+0x37e>
 c00068a:	7918      	ldrb	r0, [r3, #4]
 c00068c:	f100 0e01 	add.w	lr, r0, #1
 c000690:	28ff      	cmp	r0, #255	@ 0xff
 c000692:	f883 e004 	strb.w	lr, [r3, #4]
 c000696:	d123      	bne.n	c0006e0 <sha256_update+0xd8>
 c000698:	2c04      	cmp	r4, #4
 c00069a:	f000 817a 	beq.w	c000992 <sha256_update+0x38a>
 c00069e:	78d8      	ldrb	r0, [r3, #3]
 c0006a0:	f100 0e01 	add.w	lr, r0, #1
 c0006a4:	28ff      	cmp	r0, #255	@ 0xff
 c0006a6:	f883 e003 	strb.w	lr, [r3, #3]
 c0006aa:	d119      	bne.n	c0006e0 <sha256_update+0xd8>
 c0006ac:	2c05      	cmp	r4, #5
 c0006ae:	f000 8176 	beq.w	c00099e <sha256_update+0x396>
 c0006b2:	7898      	ldrb	r0, [r3, #2]
 c0006b4:	f100 0e01 	add.w	lr, r0, #1
 c0006b8:	28ff      	cmp	r0, #255	@ 0xff
 c0006ba:	f883 e002 	strb.w	lr, [r3, #2]
 c0006be:	d10f      	bne.n	c0006e0 <sha256_update+0xd8>
 c0006c0:	2c06      	cmp	r4, #6
 c0006c2:	f000 8172 	beq.w	c0009aa <sha256_update+0x3a2>
 c0006c6:	7858      	ldrb	r0, [r3, #1]
 c0006c8:	f100 0e01 	add.w	lr, r0, #1
 c0006cc:	28ff      	cmp	r0, #255	@ 0xff
 c0006ce:	f883 e001 	strb.w	lr, [r3, #1]
 c0006d2:	d105      	bne.n	c0006e0 <sha256_update+0xd8>
 c0006d4:	2c07      	cmp	r4, #7
 c0006d6:	f000 816e 	beq.w	c0009b6 <sha256_update+0x3ae>
 c0006da:	7818      	ldrb	r0, [r3, #0]
 c0006dc:	3001      	adds	r0, #1
 c0006de:	7018      	strb	r0, [r3, #0]
 c0006e0:	442a      	add	r2, r5
 c0006e2:	3c01      	subs	r4, #1
 c0006e4:	721a      	strb	r2, [r3, #8]
 c0006e6:	1c62      	adds	r2, r4, #1
 c0006e8:	d1aa      	bne.n	c000640 <sha256_update+0x38>
 c0006ea:	9801      	ldr	r0, [sp, #4]
 c0006ec:	b340      	cbz	r0, c000740 <sha256_update+0x138>
 c0006ee:	468b      	mov	fp, r1
 c0006f0:	9b02      	ldr	r3, [sp, #8]
 c0006f2:	9d01      	ldr	r5, [sp, #4]
 c0006f4:	f893 2086 	ldrb.w	r2, [r3, #134]	@ 0x86
 c0006f8:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 c0006fc:	f002 0201 	and.w	r2, r2, #1
 c000700:	08db      	lsrs	r3, r3, #3
 c000702:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 c000706:	1a18      	subs	r0, r3, r0
 c000708:	9303      	str	r3, [sp, #12]
 c00070a:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
 c00070e:	9e02      	ldr	r6, [sp, #8]
 c000710:	e001      	b.n	c000716 <sha256_update+0x10e>
 c000712:	2840      	cmp	r0, #64	@ 0x40
 c000714:	d018      	beq.n	c000748 <sha256_update+0x140>
 c000716:	43c3      	mvns	r3, r0
 c000718:	f020 0203 	bic.w	r2, r0, #3
 c00071c:	f81b 4b01 	ldrb.w	r4, [fp], #1
 c000720:	4432      	add	r2, r6
 c000722:	f003 0303 	and.w	r3, r3, #3
 c000726:	6a11      	ldr	r1, [r2, #32]
 c000728:	00db      	lsls	r3, r3, #3
 c00072a:	fa04 f303 	lsl.w	r3, r4, r3
 c00072e:	4319      	orrs	r1, r3
 c000730:	3d01      	subs	r5, #1
 c000732:	f100 0001 	add.w	r0, r0, #1
 c000736:	6211      	str	r1, [r2, #32]
 c000738:	d1eb      	bne.n	c000712 <sha256_update+0x10a>
 c00073a:	2840      	cmp	r0, #64	@ 0x40
 c00073c:	9501      	str	r5, [sp, #4]
 c00073e:	d004      	beq.n	c00074a <sha256_update+0x142>
 c000740:	f50d 7d0f 	add.w	sp, sp, #572	@ 0x23c
 c000744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000748:	9501      	str	r5, [sp, #4]
 c00074a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 c00074e:	499e      	ldr	r1, [pc, #632]	@ (c0009c8 <sha256_update+0x3c0>)
 c000750:	a84e      	add	r0, sp, #312	@ 0x138
 c000752:	f004 f865 	bl	c004820 <memcpy>
 c000756:	9902      	ldr	r1, [sp, #8]
 c000758:	2300      	movs	r3, #0
 c00075a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 c00075c:	2710      	movs	r7, #16
 c00075e:	9200      	str	r2, [sp, #0]
 c000760:	e9d1 240b 	ldrd	r2, r4, [r1, #44]	@ 0x2c
 c000764:	9404      	str	r4, [sp, #16]
 c000766:	6b4c      	ldr	r4, [r1, #52]	@ 0x34
 c000768:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 c00076a:	9405      	str	r4, [sp, #20]
 c00076c:	6b8c      	ldr	r4, [r1, #56]	@ 0x38
 c00076e:	6a0e      	ldr	r6, [r1, #32]
 c000770:	9406      	str	r4, [sp, #24]
 c000772:	6bcc      	ldr	r4, [r1, #60]	@ 0x3c
 c000774:	900f      	str	r0, [sp, #60]	@ 0x3c
 c000776:	9407      	str	r4, [sp, #28]
 c000778:	6c0c      	ldr	r4, [r1, #64]	@ 0x40
 c00077a:	9800      	ldr	r0, [sp, #0]
 c00077c:	9408      	str	r4, [sp, #32]
 c00077e:	6c4c      	ldr	r4, [r1, #68]	@ 0x44
 c000780:	960e      	str	r6, [sp, #56]	@ 0x38
 c000782:	9409      	str	r4, [sp, #36]	@ 0x24
 c000784:	6c8c      	ldr	r4, [r1, #72]	@ 0x48
 c000786:	ad0e      	add	r5, sp, #56	@ 0x38
 c000788:	940a      	str	r4, [sp, #40]	@ 0x28
 c00078a:	6ccc      	ldr	r4, [r1, #76]	@ 0x4c
 c00078c:	940b      	str	r4, [sp, #44]	@ 0x2c
 c00078e:	6d0c      	ldr	r4, [r1, #80]	@ 0x50
 c000790:	940c      	str	r4, [sp, #48]	@ 0x30
 c000792:	6d4c      	ldr	r4, [r1, #84]	@ 0x54
 c000794:	940d      	str	r4, [sp, #52]	@ 0x34
 c000796:	e9d1 1416 	ldrd	r1, r4, [r1, #88]	@ 0x58
 c00079a:	e9cd 0210 	strd	r0, r2, [sp, #64]	@ 0x40
 c00079e:	9804      	ldr	r0, [sp, #16]
 c0007a0:	9a02      	ldr	r2, [sp, #8]
 c0007a2:	9012      	str	r0, [sp, #72]	@ 0x48
 c0007a4:	9805      	ldr	r0, [sp, #20]
 c0007a6:	e9c2 3308 	strd	r3, r3, [r2, #32]
 c0007aa:	9013      	str	r0, [sp, #76]	@ 0x4c
 c0007ac:	9806      	ldr	r0, [sp, #24]
 c0007ae:	e9c2 330a 	strd	r3, r3, [r2, #40]	@ 0x28
 c0007b2:	9014      	str	r0, [sp, #80]	@ 0x50
 c0007b4:	9807      	ldr	r0, [sp, #28]
 c0007b6:	e9c2 330c 	strd	r3, r3, [r2, #48]	@ 0x30
 c0007ba:	9015      	str	r0, [sp, #84]	@ 0x54
 c0007bc:	9808      	ldr	r0, [sp, #32]
 c0007be:	e9c2 330e 	strd	r3, r3, [r2, #56]	@ 0x38
 c0007c2:	9016      	str	r0, [sp, #88]	@ 0x58
 c0007c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 c0007c6:	941d      	str	r4, [sp, #116]	@ 0x74
 c0007c8:	9017      	str	r0, [sp, #92]	@ 0x5c
 c0007ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 c0007cc:	9018      	str	r0, [sp, #96]	@ 0x60
 c0007ce:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 c0007d0:	9019      	str	r0, [sp, #100]	@ 0x64
 c0007d2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 c0007d4:	901a      	str	r0, [sp, #104]	@ 0x68
 c0007d6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 c0007d8:	e9cd 011b 	strd	r0, r1, [sp, #108]	@ 0x6c
 c0007dc:	e9c2 3310 	strd	r3, r3, [r2, #64]	@ 0x40
 c0007e0:	e9c2 3312 	strd	r3, r3, [r2, #72]	@ 0x48
 c0007e4:	e9c2 3314 	strd	r3, r3, [r2, #80]	@ 0x50
 c0007e8:	e9c2 3316 	strd	r3, r3, [r2, #88]	@ 0x58
 c0007ec:	ea4f 43f1 	mov.w	r3, r1, ror #19
 c0007f0:	ea83 4371 	eor.w	r3, r3, r1, ror #17
 c0007f4:	686a      	ldr	r2, [r5, #4]
 c0007f6:	ea83 2391 	eor.w	r3, r3, r1, lsr #10
 c0007fa:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 c0007fc:	3702      	adds	r7, #2
 c0007fe:	440b      	add	r3, r1
 c000800:	ea4f 41b2 	mov.w	r1, r2, ror #18
 c000804:	ea81 11f2 	eor.w	r1, r1, r2, ror #7
 c000808:	ea81 01d2 	eor.w	r1, r1, r2, lsr #3
 c00080c:	440b      	add	r3, r1
 c00080e:	1999      	adds	r1, r3, r6
 c000810:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 c000812:	68ae      	ldr	r6, [r5, #8]
 c000814:	441a      	add	r2, r3
 c000816:	ea4f 43f4 	mov.w	r3, r4, ror #19
 c00081a:	ea83 4374 	eor.w	r3, r3, r4, ror #17
 c00081e:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
 c000822:	ea4f 44b6 	mov.w	r4, r6, ror #18
 c000826:	ea84 14f6 	eor.w	r4, r4, r6, ror #7
 c00082a:	4413      	add	r3, r2
 c00082c:	ea84 04d6 	eor.w	r4, r4, r6, lsr #3
 c000830:	441c      	add	r4, r3
 c000832:	2f3e      	cmp	r7, #62	@ 0x3e
 c000834:	6429      	str	r1, [r5, #64]	@ 0x40
 c000836:	646c      	str	r4, [r5, #68]	@ 0x44
 c000838:	f105 0508 	add.w	r5, r5, #8
 c00083c:	d1d6      	bne.n	c0007ec <sha256_update+0x1e4>
 c00083e:	e9dd 753d 	ldrd	r7, r5, [sp, #244]	@ 0xf4
 c000842:	9945      	ldr	r1, [sp, #276]	@ 0x114
 c000844:	ea4f 40b7 	mov.w	r0, r7, ror #18
 c000848:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 c00084a:	ea80 10f7 	eor.w	r0, r0, r7, ror #7
 c00084e:	ea80 00d7 	eor.w	r0, r0, r7, lsr #3
 c000852:	440b      	add	r3, r1
 c000854:	1819      	adds	r1, r3, r0
 c000856:	9e46      	ldr	r6, [sp, #280]	@ 0x118
 c000858:	ea4f 43b5 	mov.w	r3, r5, ror #18
 c00085c:	ea83 13f5 	eor.w	r3, r3, r5, ror #7
 c000860:	443e      	add	r6, r7
 c000862:	ea83 03d5 	eor.w	r3, r3, r5, lsr #3
 c000866:	e9dd 424a 	ldrd	r4, r2, [sp, #296]	@ 0x128
 c00086a:	18f0      	adds	r0, r6, r3
 c00086c:	ea4f 43f4 	mov.w	r3, r4, ror #19
 c000870:	ea83 4374 	eor.w	r3, r3, r4, ror #17
 c000874:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
 c000878:	4419      	add	r1, r3
 c00087a:	ea4f 43f2 	mov.w	r3, r2, ror #19
 c00087e:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 c000882:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
 c000886:	4403      	add	r3, r0
 c000888:	934d      	str	r3, [sp, #308]	@ 0x134
 c00088a:	9b02      	ldr	r3, [sp, #8]
 c00088c:	914c      	str	r1, [sp, #304]	@ 0x130
 c00088e:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
 c000890:	6f5e      	ldr	r6, [r3, #116]	@ 0x74
 c000892:	e9d3 1218 	ldrd	r1, r2, [r3, #96]	@ 0x60
 c000896:	6e9d      	ldr	r5, [r3, #104]	@ 0x68
 c000898:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 c00089a:	6f9f      	ldr	r7, [r3, #120]	@ 0x78
 c00089c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 c00089e:	46b6      	mov	lr, r6
 c0008a0:	4699      	mov	r9, r3
 c0008a2:	9309      	str	r3, [sp, #36]	@ 0x24
 c0008a4:	ab0d      	add	r3, sp, #52	@ 0x34
 c0008a6:	46a0      	mov	r8, r4
 c0008a8:	9405      	str	r4, [sp, #20]
 c0008aa:	9607      	str	r6, [sp, #28]
 c0008ac:	460c      	mov	r4, r1
 c0008ae:	4616      	mov	r6, r2
 c0008b0:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 c0008b4:	9504      	str	r5, [sp, #16]
 c0008b6:	9006      	str	r0, [sp, #24]
 c0008b8:	9708      	str	r7, [sp, #32]
 c0008ba:	f50d 7c9a 	add.w	ip, sp, #308	@ 0x134
 c0008be:	9300      	str	r3, [sp, #0]
 c0008c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 c0008c4:	e005      	b.n	c0008d2 <sha256_update+0x2ca>
 c0008c6:	4677      	mov	r7, lr
 c0008c8:	4635      	mov	r5, r6
 c0008ca:	4686      	mov	lr, r0
 c0008cc:	4626      	mov	r6, r4
 c0008ce:	4650      	mov	r0, sl
 c0008d0:	461c      	mov	r4, r3
 c0008d2:	9900      	ldr	r1, [sp, #0]
 c0008d4:	f85c af04 	ldr.w	sl, [ip, #4]!
 c0008d8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 c0008dc:	ea4f 23f0 	mov.w	r3, r0, ror #11
 c0008e0:	ea83 13b0 	eor.w	r3, r3, r0, ror #6
 c0008e4:	4452      	add	r2, sl
 c0008e6:	ea83 6370 	eor.w	r3, r3, r0, ror #25
 c0008ea:	441a      	add	r2, r3
 c0008ec:	ea00 0a0e 	and.w	sl, r0, lr
 c0008f0:	ea27 0300 	bic.w	r3, r7, r0
 c0008f4:	ea83 030a 	eor.w	r3, r3, sl
 c0008f8:	4413      	add	r3, r2
 c0008fa:	9100      	str	r1, [sp, #0]
 c0008fc:	ea85 0206 	eor.w	r2, r5, r6
 c000900:	ea4f 3174 	mov.w	r1, r4, ror #13
 c000904:	ea81 01b4 	eor.w	r1, r1, r4, ror #2
 c000908:	4022      	ands	r2, r4
 c00090a:	ea05 0b06 	and.w	fp, r5, r6
 c00090e:	ea81 51b4 	eor.w	r1, r1, r4, ror #22
 c000912:	ea82 020b 	eor.w	r2, r2, fp
 c000916:	444b      	add	r3, r9
 c000918:	440a      	add	r2, r1
 c00091a:	eb03 0a08 	add.w	sl, r3, r8
 c00091e:	4413      	add	r3, r2
 c000920:	aa8d      	add	r2, sp, #564	@ 0x234
 c000922:	4562      	cmp	r2, ip
 c000924:	46b9      	mov	r9, r7
 c000926:	46a8      	mov	r8, r5
 c000928:	d1cd      	bne.n	c0008c6 <sha256_update+0x2be>
 c00092a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 c00092e:	4419      	add	r1, r3
 c000930:	9b04      	ldr	r3, [sp, #16]
 c000932:	4414      	add	r4, r2
 c000934:	4433      	add	r3, r6
 c000936:	469c      	mov	ip, r3
 c000938:	9b07      	ldr	r3, [sp, #28]
 c00093a:	9a05      	ldr	r2, [sp, #20]
 c00093c:	4403      	add	r3, r0
 c00093e:	4618      	mov	r0, r3
 c000940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c000942:	442a      	add	r2, r5
 c000944:	443b      	add	r3, r7
 c000946:	461f      	mov	r7, r3
 c000948:	9b02      	ldr	r3, [sp, #8]
 c00094a:	9d06      	ldr	r5, [sp, #24]
 c00094c:	9e08      	ldr	r6, [sp, #32]
 c00094e:	e9c3 c21a 	strd	ip, r2, [r3, #104]	@ 0x68
 c000952:	9a01      	ldr	r2, [sp, #4]
 c000954:	4455      	add	r5, sl
 c000956:	4476      	add	r6, lr
 c000958:	e9c3 1418 	strd	r1, r4, [r3, #96]	@ 0x60
 c00095c:	e9c3 501c 	strd	r5, r0, [r3, #112]	@ 0x70
 c000960:	e9c3 671e 	strd	r6, r7, [r3, #120]	@ 0x78
 c000964:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 c000968:	2a00      	cmp	r2, #0
 c00096a:	f43f aee9 	beq.w	c000740 <sha256_update+0x138>
 c00096e:	9b03      	ldr	r3, [sp, #12]
 c000970:	4615      	mov	r5, r2
 c000972:	1a98      	subs	r0, r3, r2
 c000974:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
 c000978:	e6c9      	b.n	c00070e <sha256_update+0x106>
 c00097a:	442a      	add	r2, r5
 c00097c:	721a      	strb	r2, [r3, #8]
 c00097e:	2401      	movs	r4, #1
 c000980:	3608      	adds	r6, #8
 c000982:	3b01      	subs	r3, #1
 c000984:	e65e      	b.n	c000644 <sha256_update+0x3c>
 c000986:	442a      	add	r2, r5
 c000988:	721a      	strb	r2, [r3, #8]
 c00098a:	2402      	movs	r4, #2
 c00098c:	3608      	adds	r6, #8
 c00098e:	3b01      	subs	r3, #1
 c000990:	e658      	b.n	c000644 <sha256_update+0x3c>
 c000992:	442a      	add	r2, r5
 c000994:	721a      	strb	r2, [r3, #8]
 c000996:	2403      	movs	r4, #3
 c000998:	3608      	adds	r6, #8
 c00099a:	3b01      	subs	r3, #1
 c00099c:	e652      	b.n	c000644 <sha256_update+0x3c>
 c00099e:	442a      	add	r2, r5
 c0009a0:	721a      	strb	r2, [r3, #8]
 c0009a2:	2404      	movs	r4, #4
 c0009a4:	3608      	adds	r6, #8
 c0009a6:	3b01      	subs	r3, #1
 c0009a8:	e64c      	b.n	c000644 <sha256_update+0x3c>
 c0009aa:	442a      	add	r2, r5
 c0009ac:	721a      	strb	r2, [r3, #8]
 c0009ae:	2405      	movs	r4, #5
 c0009b0:	3608      	adds	r6, #8
 c0009b2:	3b01      	subs	r3, #1
 c0009b4:	e646      	b.n	c000644 <sha256_update+0x3c>
 c0009b6:	442a      	add	r2, r5
 c0009b8:	721a      	strb	r2, [r3, #8]
 c0009ba:	2406      	movs	r4, #6
 c0009bc:	3608      	adds	r6, #8
 c0009be:	3b01      	subs	r3, #1
 c0009c0:	e640      	b.n	c000644 <sha256_update+0x3c>
 c0009c2:	2500      	movs	r5, #0
 c0009c4:	e68c      	b.n	c0006e0 <sha256_update+0xd8>
 c0009c6:	bf00      	nop
 c0009c8:	0c004854 	.word	0x0c004854

0c0009cc <sha256_finalize>:
 c0009cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 c0009ce:	4615      	mov	r5, r2
 c0009d0:	2780      	movs	r7, #128	@ 0x80
 c0009d2:	b093      	sub	sp, #76	@ 0x4c
 c0009d4:	4604      	mov	r4, r0
 c0009d6:	460e      	mov	r6, r1
 c0009d8:	2244      	movs	r2, #68	@ 0x44
 c0009da:	2100      	movs	r1, #0
 c0009dc:	a801      	add	r0, sp, #4
 c0009de:	9700      	str	r7, [sp, #0]
 c0009e0:	f003 fef2 	bl	c0047c8 <memset>
 c0009e4:	bb7d      	cbnz	r5, c000a46 <sha256_finalize+0x7a>
 c0009e6:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 c0009ea:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 c0009ee:	f003 0301 	and.w	r3, r3, #1
 c0009f2:	f1c3 0302 	rsb	r3, r3, #2
 c0009f6:	08d2      	lsrs	r2, r2, #3
 c0009f8:	ebc2 1243 	rsb	r2, r2, r3, lsl #5
 c0009fc:	2a08      	cmp	r2, #8
 c0009fe:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 c000a02:	bfd8      	it	le
 c000a04:	3240      	addle	r2, #64	@ 0x40
 c000a06:	f1a2 0308 	sub.w	r3, r2, #8
 c000a0a:	f84d 1003 	str.w	r1, [sp, r3]
 c000a0e:	eb0d 0503 	add.w	r5, sp, r3
 c000a12:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 c000a16:	4620      	mov	r0, r4
 c000a18:	4669      	mov	r1, sp
 c000a1a:	606b      	str	r3, [r5, #4]
 c000a1c:	f7ff fdf4 	bl	c000608 <sha256_update>
 c000a20:	2200      	movs	r2, #0
 c000a22:	1e60      	subs	r0, r4, #1
 c000a24:	43d3      	mvns	r3, r2
 c000a26:	1091      	asrs	r1, r2, #2
 c000a28:	3118      	adds	r1, #24
 c000a2a:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 c000a2e:	f003 0303 	and.w	r3, r3, #3
 c000a32:	3201      	adds	r2, #1
 c000a34:	00db      	lsls	r3, r3, #3
 c000a36:	fa21 f303 	lsr.w	r3, r1, r3
 c000a3a:	2a20      	cmp	r2, #32
 c000a3c:	f800 3f01 	strb.w	r3, [r0, #1]!
 c000a40:	d1f0      	bne.n	c000a24 <sha256_finalize+0x58>
 c000a42:	b013      	add	sp, #76	@ 0x4c
 c000a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c000a46:	462a      	mov	r2, r5
 c000a48:	4631      	mov	r1, r6
 c000a4a:	4620      	mov	r0, r4
 c000a4c:	f7ff fddc 	bl	c000608 <sha256_update>
 c000a50:	e7c9      	b.n	c0009e6 <sha256_finalize+0x1a>
 c000a52:	bf00      	nop

0c000a54 <hmac_sha256_initialize>:
 c000a54:	2a40      	cmp	r2, #64	@ 0x40
 c000a56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c000a5a:	4604      	mov	r4, r0
 c000a5c:	4616      	mov	r6, r2
 c000a5e:	460d      	mov	r5, r1
 c000a60:	f100 0860 	add.w	r8, r0, #96	@ 0x60
 c000a64:	dc28      	bgt.n	c000ab8 <hmac_sha256_initialize+0x64>
 c000a66:	2a00      	cmp	r2, #0
 c000a68:	f340 80a3 	ble.w	c000bb2 <hmac_sha256_initialize+0x15e>
 c000a6c:	1e53      	subs	r3, r2, #1
 c000a6e:	2b04      	cmp	r3, #4
 c000a70:	f100 0720 	add.w	r7, r0, #32
 c000a74:	d904      	bls.n	c000a80 <hmac_sha256_initialize+0x2c>
 c000a76:	1c4b      	adds	r3, r1, #1
 c000a78:	1afb      	subs	r3, r7, r3
 c000a7a:	2b02      	cmp	r3, #2
 c000a7c:	f200 809d 	bhi.w	c000bba <hmac_sha256_initialize+0x166>
 c000a80:	1e69      	subs	r1, r5, #1
 c000a82:	f104 021f 	add.w	r2, r4, #31
 c000a86:	1988      	adds	r0, r1, r6
 c000a88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 c000a8c:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 c000a90:	4288      	cmp	r0, r1
 c000a92:	f802 3f01 	strb.w	r3, [r2, #1]!
 c000a96:	d1f7      	bne.n	c000a88 <hmac_sha256_initialize+0x34>
 c000a98:	2e40      	cmp	r6, #64	@ 0x40
 c000a9a:	f000 810f 	beq.w	c000cbc <hmac_sha256_initialize+0x268>
 c000a9e:	f106 0020 	add.w	r0, r6, #32
 c000aa2:	2136      	movs	r1, #54	@ 0x36
 c000aa4:	f1c6 0240 	rsb	r2, r6, #64	@ 0x40
 c000aa8:	4420      	add	r0, r4
 c000aaa:	f003 fe8d 	bl	c0047c8 <memset>
 c000aae:	f104 0980 	add.w	r9, r4, #128	@ 0x80
 c000ab2:	f104 05e0 	add.w	r5, r4, #224	@ 0xe0
 c000ab6:	e051      	b.n	c000b5c <hmac_sha256_initialize+0x108>
 c000ab8:	f100 0980 	add.w	r9, r0, #128	@ 0x80
 c000abc:	2244      	movs	r2, #68	@ 0x44
 c000abe:	2100      	movs	r1, #0
 c000ac0:	4648      	mov	r0, r9
 c000ac2:	f003 fe81 	bl	c0047c8 <memset>
 c000ac6:	2300      	movs	r3, #0
 c000ac8:	4f80      	ldr	r7, [pc, #512]	@ (c000ccc <hmac_sha256_initialize+0x278>)
 c000aca:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 c000ace:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
 c000ad2:	4b7f      	ldr	r3, [pc, #508]	@ (c000cd0 <hmac_sha256_initialize+0x27c>)
 c000ad4:	4629      	mov	r1, r5
 c000ad6:	e9c4 7334 	strd	r7, r3, [r4, #208]	@ 0xd0
 c000ada:	4b7e      	ldr	r3, [pc, #504]	@ (c000cd4 <hmac_sha256_initialize+0x280>)
 c000adc:	4d7e      	ldr	r5, [pc, #504]	@ (c000cd8 <hmac_sha256_initialize+0x284>)
 c000ade:	487f      	ldr	r0, [pc, #508]	@ (c000cdc <hmac_sha256_initialize+0x288>)
 c000ae0:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 c000ae4:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 c000ae8:	4632      	mov	r2, r6
 c000aea:	e9c4 5030 	strd	r5, r0, [r4, #192]	@ 0xc0
 c000aee:	4e7c      	ldr	r6, [pc, #496]	@ (c000ce0 <hmac_sha256_initialize+0x28c>)
 c000af0:	487c      	ldr	r0, [pc, #496]	@ (c000ce4 <hmac_sha256_initialize+0x290>)
 c000af2:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 c000af6:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 c000afa:	e9c4 6032 	strd	r6, r0, [r4, #200]	@ 0xc8
 c000afe:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 c000b02:	4640      	mov	r0, r8
 c000b04:	f7ff ff62 	bl	c0009cc <sha256_finalize>
 c000b08:	e9d4 2318 	ldrd	r2, r3, [r4, #96]	@ 0x60
 c000b0c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000b10:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000b14:	e9c4 2308 	strd	r2, r3, [r4, #32]
 c000b18:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	@ 0x68
 c000b1c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000b20:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000b24:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
 c000b28:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	@ 0x70
 c000b2c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000b30:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000b34:	e9c4 230c 	strd	r2, r3, [r4, #48]	@ 0x30
 c000b38:	e9d4 231e 	ldrd	r2, r3, [r4, #120]	@ 0x78
 c000b3c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000b40:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000b44:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
 c000b48:	2136      	movs	r1, #54	@ 0x36
 c000b4a:	2220      	movs	r2, #32
 c000b4c:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 c000b50:	f003 fe3a 	bl	c0047c8 <memset>
 c000b54:	f104 0720 	add.w	r7, r4, #32
 c000b58:	f104 05e0 	add.w	r5, r4, #224	@ 0xe0
 c000b5c:	4648      	mov	r0, r9
 c000b5e:	2244      	movs	r2, #68	@ 0x44
 c000b60:	2100      	movs	r1, #0
 c000b62:	f003 fe31 	bl	c0047c8 <memset>
 c000b66:	4b5c      	ldr	r3, [pc, #368]	@ (c000cd8 <hmac_sha256_initialize+0x284>)
 c000b68:	f8df c174 	ldr.w	ip, [pc, #372]	@ c000ce0 <hmac_sha256_initialize+0x28c>
 c000b6c:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0
 c000b70:	4b5a      	ldr	r3, [pc, #360]	@ (c000cdc <hmac_sha256_initialize+0x288>)
 c000b72:	f8df e158 	ldr.w	lr, [pc, #344]	@ c000ccc <hmac_sha256_initialize+0x278>
 c000b76:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 c000b7a:	4b5a      	ldr	r3, [pc, #360]	@ (c000ce4 <hmac_sha256_initialize+0x290>)
 c000b7c:	4639      	mov	r1, r7
 c000b7e:	e9c4 c332 	strd	ip, r3, [r4, #200]	@ 0xc8
 c000b82:	4b53      	ldr	r3, [pc, #332]	@ (c000cd0 <hmac_sha256_initialize+0x27c>)
 c000b84:	4640      	mov	r0, r8
 c000b86:	e9c4 e334 	strd	lr, r3, [r4, #208]	@ 0xd0
 c000b8a:	4b52      	ldr	r3, [pc, #328]	@ (c000cd4 <hmac_sha256_initialize+0x280>)
 c000b8c:	2240      	movs	r2, #64	@ 0x40
 c000b8e:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 c000b92:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 c000b96:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 c000b9a:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 c000b9e:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 c000ba2:	2300      	movs	r3, #0
 c000ba4:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 c000ba8:	606b      	str	r3, [r5, #4]
 c000baa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c000bae:	f7ff bd2b 	b.w	c000608 <sha256_update>
 c000bb2:	2600      	movs	r6, #0
 c000bb4:	f100 0720 	add.w	r7, r0, #32
 c000bb8:	e771      	b.n	c000a9e <hmac_sha256_initialize+0x4a>
 c000bba:	680b      	ldr	r3, [r1, #0]
 c000bbc:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000bc0:	6203      	str	r3, [r0, #32]
 c000bc2:	0893      	lsrs	r3, r2, #2
 c000bc4:	2b01      	cmp	r3, #1
 c000bc6:	d07e      	beq.n	c000cc6 <hmac_sha256_initialize+0x272>
 c000bc8:	684a      	ldr	r2, [r1, #4]
 c000bca:	2b02      	cmp	r3, #2
 c000bcc:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000bd0:	6242      	str	r2, [r0, #36]	@ 0x24
 c000bd2:	d052      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000bd4:	688a      	ldr	r2, [r1, #8]
 c000bd6:	2b03      	cmp	r3, #3
 c000bd8:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000bdc:	6282      	str	r2, [r0, #40]	@ 0x28
 c000bde:	d04c      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000be0:	68ca      	ldr	r2, [r1, #12]
 c000be2:	2b04      	cmp	r3, #4
 c000be4:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000be8:	62c2      	str	r2, [r0, #44]	@ 0x2c
 c000bea:	d046      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000bec:	690a      	ldr	r2, [r1, #16]
 c000bee:	2b05      	cmp	r3, #5
 c000bf0:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000bf4:	6302      	str	r2, [r0, #48]	@ 0x30
 c000bf6:	d040      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000bf8:	694a      	ldr	r2, [r1, #20]
 c000bfa:	2b06      	cmp	r3, #6
 c000bfc:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c00:	6342      	str	r2, [r0, #52]	@ 0x34
 c000c02:	d03a      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c04:	698a      	ldr	r2, [r1, #24]
 c000c06:	2b07      	cmp	r3, #7
 c000c08:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c0c:	6382      	str	r2, [r0, #56]	@ 0x38
 c000c0e:	d034      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c10:	69ca      	ldr	r2, [r1, #28]
 c000c12:	2b08      	cmp	r3, #8
 c000c14:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c18:	63c2      	str	r2, [r0, #60]	@ 0x3c
 c000c1a:	d02e      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c1c:	6a0a      	ldr	r2, [r1, #32]
 c000c1e:	2b09      	cmp	r3, #9
 c000c20:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c24:	6402      	str	r2, [r0, #64]	@ 0x40
 c000c26:	d028      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c28:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 c000c2a:	2b0a      	cmp	r3, #10
 c000c2c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c30:	6442      	str	r2, [r0, #68]	@ 0x44
 c000c32:	d022      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c34:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 c000c36:	2b0b      	cmp	r3, #11
 c000c38:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c3c:	6482      	str	r2, [r0, #72]	@ 0x48
 c000c3e:	d01c      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c40:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 c000c42:	2b0c      	cmp	r3, #12
 c000c44:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c48:	64c2      	str	r2, [r0, #76]	@ 0x4c
 c000c4a:	d016      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c4c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 c000c4e:	2b0d      	cmp	r3, #13
 c000c50:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c54:	6502      	str	r2, [r0, #80]	@ 0x50
 c000c56:	d010      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c58:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 c000c5a:	2b0e      	cmp	r3, #14
 c000c5c:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c60:	6542      	str	r2, [r0, #84]	@ 0x54
 c000c62:	d00a      	beq.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c64:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
 c000c66:	2b10      	cmp	r3, #16
 c000c68:	f082 3236 	eor.w	r2, r2, #909522486	@ 0x36363636
 c000c6c:	6582      	str	r2, [r0, #88]	@ 0x58
 c000c6e:	d104      	bne.n	c000c7a <hmac_sha256_initialize+0x226>
 c000c70:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 c000c72:	f083 3336 	eor.w	r3, r3, #909522486	@ 0x36363636
 c000c76:	65c3      	str	r3, [r0, #92]	@ 0x5c
 c000c78:	e70e      	b.n	c000a98 <hmac_sha256_initialize+0x44>
 c000c7a:	f026 0303 	bic.w	r3, r6, #3
 c000c7e:	429e      	cmp	r6, r3
 c000c80:	461a      	mov	r2, r3
 c000c82:	f43f af09 	beq.w	c000a98 <hmac_sha256_initialize+0x44>
 c000c86:	5caa      	ldrb	r2, [r5, r2]
 c000c88:	18e1      	adds	r1, r4, r3
 c000c8a:	f082 0236 	eor.w	r2, r2, #54	@ 0x36
 c000c8e:	f881 2020 	strb.w	r2, [r1, #32]
 c000c92:	1c5a      	adds	r2, r3, #1
 c000c94:	42b2      	cmp	r2, r6
 c000c96:	f6bf aeff 	bge.w	c000a98 <hmac_sha256_initialize+0x44>
 c000c9a:	5ca9      	ldrb	r1, [r5, r2]
 c000c9c:	3302      	adds	r3, #2
 c000c9e:	4422      	add	r2, r4
 c000ca0:	f081 0136 	eor.w	r1, r1, #54	@ 0x36
 c000ca4:	429e      	cmp	r6, r3
 c000ca6:	f882 1020 	strb.w	r1, [r2, #32]
 c000caa:	f77f aef5 	ble.w	c000a98 <hmac_sha256_initialize+0x44>
 c000cae:	5cea      	ldrb	r2, [r5, r3]
 c000cb0:	4423      	add	r3, r4
 c000cb2:	f082 0236 	eor.w	r2, r2, #54	@ 0x36
 c000cb6:	f883 2020 	strb.w	r2, [r3, #32]
 c000cba:	e6ed      	b.n	c000a98 <hmac_sha256_initialize+0x44>
 c000cbc:	f104 0980 	add.w	r9, r4, #128	@ 0x80
 c000cc0:	f104 05e0 	add.w	r5, r4, #224	@ 0xe0
 c000cc4:	e74a      	b.n	c000b5c <hmac_sha256_initialize+0x108>
 c000cc6:	2204      	movs	r2, #4
 c000cc8:	4613      	mov	r3, r2
 c000cca:	e7dc      	b.n	c000c86 <hmac_sha256_initialize+0x232>
 c000ccc:	510e527f 	.word	0x510e527f
 c000cd0:	9b05688c 	.word	0x9b05688c
 c000cd4:	1f83d9ab 	.word	0x1f83d9ab
 c000cd8:	6a09e667 	.word	0x6a09e667
 c000cdc:	bb67ae85 	.word	0xbb67ae85
 c000ce0:	3c6ef372 	.word	0x3c6ef372
 c000ce4:	a54ff53a 	.word	0xa54ff53a

0c000ce8 <hmac_sha256_finalize>:
 c000ce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c000cec:	4604      	mov	r4, r0
 c000cee:	f100 0560 	add.w	r5, r0, #96	@ 0x60
 c000cf2:	4628      	mov	r0, r5
 c000cf4:	f7ff fe6a 	bl	c0009cc <sha256_finalize>
 c000cf8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 c000cfa:	f8d5 e004 	ldr.w	lr, [r5, #4]
 c000cfe:	f083 376a 	eor.w	r7, r3, #1785358954	@ 0x6a6a6a6a
 c000d02:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 c000d04:	f8d5 c008 	ldr.w	ip, [r5, #8]
 c000d08:	f083 386a 	eor.w	r8, r3, #1785358954	@ 0x6a6a6a6a
 c000d0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 c000d0e:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 c000d12:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 c000d14:	f083 396a 	eor.w	r9, r3, #1785358954	@ 0x6a6a6a6a
 c000d18:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 c000d1a:	f8c4 e004 	str.w	lr, [r4, #4]
 c000d1e:	6026      	str	r6, [r4, #0]
 c000d20:	f8c4 c008 	str.w	ip, [r4, #8]
 c000d24:	f8c4 b00c 	str.w	fp, [r4, #12]
 c000d28:	6a20      	ldr	r0, [r4, #32]
 c000d2a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c000d2c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 c000d2e:	f083 3a6a 	eor.w	sl, r3, #1785358954	@ 0x6a6a6a6a
 c000d32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 c000d34:	f8d5 e014 	ldr.w	lr, [r5, #20]
 c000d38:	f8d5 c018 	ldr.w	ip, [r5, #24]
 c000d3c:	692e      	ldr	r6, [r5, #16]
 c000d3e:	f8d5 b01c 	ldr.w	fp, [r5, #28]
 c000d42:	f080 306a 	eor.w	r0, r0, #1785358954	@ 0x6a6a6a6a
 c000d46:	f081 316a 	eor.w	r1, r1, #1785358954	@ 0x6a6a6a6a
 c000d4a:	f082 326a 	eor.w	r2, r2, #1785358954	@ 0x6a6a6a6a
 c000d4e:	f083 336a 	eor.w	r3, r3, #1785358954	@ 0x6a6a6a6a
 c000d52:	f8c4 e014 	str.w	lr, [r4, #20]
 c000d56:	f8c4 c018 	str.w	ip, [r4, #24]
 c000d5a:	e9c4 0108 	strd	r0, r1, [r4, #32]
 c000d5e:	e9c4 a30e 	strd	sl, r3, [r4, #56]	@ 0x38
 c000d62:	e9c4 270a 	strd	r2, r7, [r4, #40]	@ 0x28
 c000d66:	e9c4 890c 	strd	r8, r9, [r4, #48]	@ 0x30
 c000d6a:	6126      	str	r6, [r4, #16]
 c000d6c:	f8c4 b01c 	str.w	fp, [r4, #28]
 c000d70:	e9d4 1210 	ldrd	r1, r2, [r4, #64]	@ 0x40
 c000d74:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 c000d76:	f081 306a 	eor.w	r0, r1, #1785358954	@ 0x6a6a6a6a
 c000d7a:	f082 326a 	eor.w	r2, r2, #1785358954	@ 0x6a6a6a6a
 c000d7e:	e9c4 0210 	strd	r0, r2, [r4, #64]	@ 0x40
 c000d82:	f083 316a 	eor.w	r1, r3, #1785358954	@ 0x6a6a6a6a
 c000d86:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 c000d8a:	f082 326a 	eor.w	r2, r2, #1785358954	@ 0x6a6a6a6a
 c000d8e:	e9c4 1212 	strd	r1, r2, [r4, #72]	@ 0x48
 c000d92:	e9d4 2115 	ldrd	r2, r1, [r4, #84]	@ 0x54
 c000d96:	f083 336a 	eor.w	r3, r3, #1785358954	@ 0x6a6a6a6a
 c000d9a:	f082 326a 	eor.w	r2, r2, #1785358954	@ 0x6a6a6a6a
 c000d9e:	e9c4 3214 	strd	r3, r2, [r4, #80]	@ 0x50
 c000da2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c000da4:	f081 316a 	eor.w	r1, r1, #1785358954	@ 0x6a6a6a6a
 c000da8:	f083 336a 	eor.w	r3, r3, #1785358954	@ 0x6a6a6a6a
 c000dac:	e9c4 1316 	strd	r1, r3, [r4, #88]	@ 0x58
 c000db0:	2244      	movs	r2, #68	@ 0x44
 c000db2:	2100      	movs	r1, #0
 c000db4:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 c000db8:	f003 fd06 	bl	c0047c8 <memset>
 c000dbc:	2300      	movs	r3, #0
 c000dbe:	4918      	ldr	r1, [pc, #96]	@ (c000e20 <hmac_sha256_finalize+0x138>)
 c000dc0:	4a18      	ldr	r2, [pc, #96]	@ (c000e24 <hmac_sha256_finalize+0x13c>)
 c000dc2:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 c000dc6:	e9c4 1230 	strd	r1, r2, [r4, #192]	@ 0xc0
 c000dca:	4917      	ldr	r1, [pc, #92]	@ (c000e28 <hmac_sha256_finalize+0x140>)
 c000dcc:	4a17      	ldr	r2, [pc, #92]	@ (c000e2c <hmac_sha256_finalize+0x144>)
 c000dce:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
 c000dd2:	e9c4 1232 	strd	r1, r2, [r4, #200]	@ 0xc8
 c000dd6:	4916      	ldr	r1, [pc, #88]	@ (c000e30 <hmac_sha256_finalize+0x148>)
 c000dd8:	4a16      	ldr	r2, [pc, #88]	@ (c000e34 <hmac_sha256_finalize+0x14c>)
 c000dda:	4628      	mov	r0, r5
 c000ddc:	e9c4 1234 	strd	r1, r2, [r4, #208]	@ 0xd0
 c000de0:	4915      	ldr	r1, [pc, #84]	@ (c000e38 <hmac_sha256_finalize+0x150>)
 c000de2:	4a16      	ldr	r2, [pc, #88]	@ (c000e3c <hmac_sha256_finalize+0x154>)
 c000de4:	e9c4 1236 	strd	r1, r2, [r4, #216]	@ 0xd8
 c000de8:	2240      	movs	r2, #64	@ 0x40
 c000dea:	f104 0120 	add.w	r1, r4, #32
 c000dee:	f7ff fc0b 	bl	c000608 <sha256_update>
 c000df2:	2220      	movs	r2, #32
 c000df4:	4621      	mov	r1, r4
 c000df6:	4628      	mov	r0, r5
 c000df8:	f7ff fde8 	bl	c0009cc <sha256_finalize>
 c000dfc:	6869      	ldr	r1, [r5, #4]
 c000dfe:	68aa      	ldr	r2, [r5, #8]
 c000e00:	68eb      	ldr	r3, [r5, #12]
 c000e02:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 c000e04:	6061      	str	r1, [r4, #4]
 c000e06:	6020      	str	r0, [r4, #0]
 c000e08:	60a2      	str	r2, [r4, #8]
 c000e0a:	60e3      	str	r3, [r4, #12]
 c000e0c:	6928      	ldr	r0, [r5, #16]
 c000e0e:	6969      	ldr	r1, [r5, #20]
 c000e10:	69aa      	ldr	r2, [r5, #24]
 c000e12:	69eb      	ldr	r3, [r5, #28]
 c000e14:	6120      	str	r0, [r4, #16]
 c000e16:	6161      	str	r1, [r4, #20]
 c000e18:	61a2      	str	r2, [r4, #24]
 c000e1a:	61e3      	str	r3, [r4, #28]
 c000e1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000e20:	6a09e667 	.word	0x6a09e667
 c000e24:	bb67ae85 	.word	0xbb67ae85
 c000e28:	3c6ef372 	.word	0x3c6ef372
 c000e2c:	a54ff53a 	.word	0xa54ff53a
 c000e30:	510e527f 	.word	0x510e527f
 c000e34:	9b05688c 	.word	0x9b05688c
 c000e38:	1f83d9ab 	.word	0x1f83d9ab
 c000e3c:	5be0cd19 	.word	0x5be0cd19

0c000e40 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c000e40:	4b06      	ldr	r3, [pc, #24]	@ (c000e5c <MX_GPIO_Init+0x1c>)
{
 c000e42:	b082      	sub	sp, #8
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c000e44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c000e46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 c000e4a:	64da      	str	r2, [r3, #76]	@ 0x4c
 c000e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c000e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c000e52:	9301      	str	r3, [sp, #4]
 c000e54:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_EnableVddIO2();

}
 c000e56:	b002      	add	sp, #8
  HAL_PWREx_EnableVddIO2();
 c000e58:	f001 bbcc 	b.w	c0025f4 <HAL_PWREx_EnableVddIO2>
 c000e5c:	50021000 	.word	0x50021000

0c000e60 <MX_GTZC_S_Init>:

/* USER CODE END 0 */

/* GTZC_S init function */
void MX_GTZC_S_Init(void)
{
 c000e60:	b500      	push	{lr}
 c000e62:	b09d      	sub	sp, #116	@ 0x74

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c000e64:	2100      	movs	r1, #0
 c000e66:	226c      	movs	r2, #108	@ 0x6c
 c000e68:	4668      	mov	r0, sp
 c000e6a:	f003 fcad 	bl	c0047c8 <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM3, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000e6e:	f240 3101 	movw	r1, #769	@ 0x301
 c000e72:	2001      	movs	r0, #1
 c000e74:	f001 f9f4 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000e78:	2800      	cmp	r0, #0
 c000e7a:	d155      	bne.n	c000f28 <MX_GTZC_S_Init+0xc8>
  {
    Error_Handler();
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM4, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000e7c:	f240 3101 	movw	r1, #769	@ 0x301
 c000e80:	2002      	movs	r0, #2
 c000e82:	f001 f9ed 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000e86:	2800      	cmp	r0, #0
 c000e88:	d157      	bne.n	c000f3a <MX_GTZC_S_Init+0xda>
  {
    Error_Handler();
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_LPUART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000e8a:	f240 3101 	movw	r1, #769	@ 0x301
 c000e8e:	2015      	movs	r0, #21
 c000e90:	f001 f9e6 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000e94:	2800      	cmp	r0, #0
 c000e96:	d159      	bne.n	c000f4c <MX_GTZC_S_Init+0xec>
  {
    Error_Handler();
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_USART2, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000e98:	f240 3101 	movw	r1, #769	@ 0x301
 c000e9c:	200a      	movs	r0, #10
 c000e9e:	f001 f9df 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000ea2:	2800      	cmp	r0, #0
 c000ea4:	d15b      	bne.n	c000f5e <MX_GTZC_S_Init+0xfe>
  {
    Error_Handler();
  }
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c000ea6:	2300      	movs	r3, #0
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c000ea8:	f04f 32ff 	mov.w	r2, #4294967295
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c000eac:	ed9f 7b34 	vldr	d7, [pc, #208]	@ c000f80 <MX_GTZC_S_Init+0x120>
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000eb0:	4669      	mov	r1, sp
 c000eb2:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c000eb6:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c000eba:	e9cd 3300 	strd	r3, r3, [sp]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c000ebe:	e9cd 2202 	strd	r2, r2, [sp, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c000ec2:	e9cd 2204 	strd	r2, r2, [sp, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c000ec6:	e9cd 2206 	strd	r2, r2, [sp, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c000eca:	e9cd 2208 	strd	r2, r2, [sp, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c000ece:	e9cd 220a 	strd	r2, r2, [sp, #40]	@ 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c000ed2:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c000ed6:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c000eda:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c000ede:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c000ee2:	e9cd 3314 	strd	r3, r3, [sp, #80]	@ 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c000ee6:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c000eea:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000eec:	f001 fa34 	bl	c002358 <HAL_GTZC_MPCBB_ConfigMem>
 c000ef0:	2800      	cmp	r0, #0
 c000ef2:	d142      	bne.n	c000f7a <MX_GTZC_S_Init+0x11a>
  {
    Error_Handler();
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c000ef4:	2300      	movs	r3, #0
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000ef6:	4669      	mov	r1, sp
 c000ef8:	4823      	ldr	r0, [pc, #140]	@ (c000f88 <MX_GTZC_S_Init+0x128>)
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c000efa:	e9cd 3302 	strd	r3, r3, [sp, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c000efe:	e9cd 3304 	strd	r3, r3, [sp, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c000f02:	e9cd 3306 	strd	r3, r3, [sp, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c000f06:	e9cd 3308 	strd	r3, r3, [sp, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c000f0a:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c000f0c:	f001 fa24 	bl	c002358 <HAL_GTZC_MPCBB_ConfigMem>
 c000f10:	bb80      	cbnz	r0, c000f74 <MX_GTZC_S_Init+0x114>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */
  if (HAL_GTZC_TZIC_EnableIT(GTZC_PERIPH_LPUART1) != HAL_OK)
 c000f12:	2015      	movs	r0, #21
 c000f14:	f001 fa8a 	bl	c00242c <HAL_GTZC_TZIC_EnableIT>
 c000f18:	bb48      	cbnz	r0, c000f6e <MX_GTZC_S_Init+0x10e>
  {
    Error_Handler();
  }
  if (HAL_GTZC_TZIC_EnableIT(GTZC_PERIPH_USART2) != HAL_OK)
 c000f1a:	200a      	movs	r0, #10
 c000f1c:	f001 fa86 	bl	c00242c <HAL_GTZC_TZIC_EnableIT>
 c000f20:	bb00      	cbnz	r0, c000f64 <MX_GTZC_S_Init+0x104>
    Error_Handler();
  }

  /* USER CODE END GTZC_S_Init 2 */

}
 c000f22:	b01d      	add	sp, #116	@ 0x74
 c000f24:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c000f28:	f000 f8d4 	bl	c0010d4 <Error_Handler>
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM4, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000f2c:	f240 3101 	movw	r1, #769	@ 0x301
 c000f30:	2002      	movs	r0, #2
 c000f32:	f001 f995 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000f36:	2800      	cmp	r0, #0
 c000f38:	d0a7      	beq.n	c000e8a <MX_GTZC_S_Init+0x2a>
    Error_Handler();
 c000f3a:	f000 f8cb 	bl	c0010d4 <Error_Handler>
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_LPUART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000f3e:	f240 3101 	movw	r1, #769	@ 0x301
 c000f42:	2015      	movs	r0, #21
 c000f44:	f001 f98c 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000f48:	2800      	cmp	r0, #0
 c000f4a:	d0a5      	beq.n	c000e98 <MX_GTZC_S_Init+0x38>
    Error_Handler();
 c000f4c:	f000 f8c2 	bl	c0010d4 <Error_Handler>
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_USART2, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c000f50:	f240 3101 	movw	r1, #769	@ 0x301
 c000f54:	200a      	movs	r0, #10
 c000f56:	f001 f983 	bl	c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c000f5a:	2800      	cmp	r0, #0
 c000f5c:	d0a3      	beq.n	c000ea6 <MX_GTZC_S_Init+0x46>
    Error_Handler();
 c000f5e:	f000 f8b9 	bl	c0010d4 <Error_Handler>
 c000f62:	e7a0      	b.n	c000ea6 <MX_GTZC_S_Init+0x46>
    Error_Handler();
 c000f64:	f000 f8b6 	bl	c0010d4 <Error_Handler>
}
 c000f68:	b01d      	add	sp, #116	@ 0x74
 c000f6a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c000f6e:	f000 f8b1 	bl	c0010d4 <Error_Handler>
 c000f72:	e7d2      	b.n	c000f1a <MX_GTZC_S_Init+0xba>
    Error_Handler();
 c000f74:	f000 f8ae 	bl	c0010d4 <Error_Handler>
 c000f78:	e7cb      	b.n	c000f12 <MX_GTZC_S_Init+0xb2>
    Error_Handler();
 c000f7a:	f000 f8ab 	bl	c0010d4 <Error_Handler>
 c000f7e:	e7b9      	b.n	c000ef4 <MX_GTZC_S_Init+0x94>
	...
 c000f88:	30030000 	.word	0x30030000

0c000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c000f8c:	b510      	push	{r4, lr}
 c000f8e:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c000f90:	2248      	movs	r2, #72	@ 0x48
 c000f92:	2100      	movs	r1, #0
 c000f94:	a806      	add	r0, sp, #24
 c000f96:	f003 fc17 	bl	c0047c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c000f9a:	2000      	movs	r0, #0
 c000f9c:	e9cd 0001 	strd	r0, r0, [sp, #4]
 c000fa0:	e9cd 0003 	strd	r0, r0, [sp, #12]
 c000fa4:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c000fa6:	f001 fae5 	bl	c002574 <HAL_PWREx_ControlVoltageScaling>
 c000faa:	b108      	cbz	r0, c000fb0 <SystemClock_Config+0x24>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 c000fac:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c000fae:	e7fe      	b.n	c000fae <SystemClock_Config+0x22>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c000fb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 c000fb4:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 c000fb6:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c000fb8:	e9cd 1209 	strd	r1, r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = 4;
 c000fbc:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLN = 55;
 c000fbe:	2137      	movs	r1, #55	@ 0x37
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c000fc0:	2207      	movs	r2, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c000fc2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 c000fc4:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c000fc8:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 c000fcc:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c000fce:	e9cd 1214 	strd	r1, r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = 4;
 c000fd2:	9413      	str	r4, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c000fd4:	f001 fbb8 	bl	c002748 <HAL_RCC_OscConfig>
 c000fd8:	4603      	mov	r3, r0
 c000fda:	b108      	cbz	r0, c000fe0 <SystemClock_Config+0x54>
 c000fdc:	b672      	cpsid	i
  while (1)
 c000fde:	e7fe      	b.n	c000fde <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c000fe0:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c000fe2:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c000fe4:	2105      	movs	r1, #5
 c000fe6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c000fe8:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c000fec:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c000ff0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c000ff2:	f001 ff6f 	bl	c002ed4 <HAL_RCC_ClockConfig>
 c000ff6:	b108      	cbz	r0, c000ffc <SystemClock_Config+0x70>
 c000ff8:	b672      	cpsid	i
  while (1)
 c000ffa:	e7fe      	b.n	c000ffa <SystemClock_Config+0x6e>
}
 c000ffc:	b018      	add	sp, #96	@ 0x60
 c000ffe:	bd10      	pop	{r4, pc}

0c001000 <main>:
{
 c001000:	b530      	push	{r4, r5, lr}
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c001002:	4a2f      	ldr	r2, [pc, #188]	@ (c0010c0 <main+0xc0>)
{
 c001004:	b087      	sub	sp, #28
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c001006:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  uint8_t message[20] = "OAKOAK!\n";
 c001008:	2414      	movs	r4, #20
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c00100a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c00100e:	6253      	str	r3, [r2, #36]	@ 0x24
  HAL_Init();
 c001010:	f000 ff7c 	bl	c001f0c <HAL_Init>
  SystemClock_Config();
 c001014:	f7ff ffba 	bl	c000f8c <SystemClock_Config>
  MX_GTZC_S_Init();
 c001018:	f7ff ff22 	bl	c000e60 <MX_GTZC_S_Init>
  MX_GPIO_Init();
 c00101c:	f7ff ff10 	bl	c000e40 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 c001020:	f000 fe4e 	bl	c001cc0 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 c001024:	f000 fe00 	bl	c001c28 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 c001028:	f000 fd4c 	bl	c001ac4 <MX_TIM3_Init>
  MX_TIM4_Init();
 c00102c:	f000 fd84 	bl	c001b38 <MX_TIM4_Init>
  uint8_t message[20] = "OAKOAK!\n";
 c001030:	f04f 0c00 	mov.w	ip, #0
 c001034:	4a23      	ldr	r2, [pc, #140]	@ (c0010c4 <main+0xc4>)
 c001036:	ab01      	add	r3, sp, #4
 c001038:	ca07      	ldmia	r2, {r0, r1, r2}
 c00103a:	c303      	stmia	r3!, {r0, r1}
	  HAL_UART_Transmit(&hlpuart1, message, sizeof(message), HAL_MAX_DELAY);
 c00103c:	4d22      	ldr	r5, [pc, #136]	@ (c0010c8 <main+0xc8>)
  uint8_t message[20] = "OAKOAK!\n";
 c00103e:	f8cd c011 	str.w	ip, [sp, #17]
 c001042:	701a      	strb	r2, [r3, #0]
 c001044:	f8cd c00d 	str.w	ip, [sp, #13]
 c001048:	f8cd c014 	str.w	ip, [sp, #20]
	  HAL_UART_Transmit(&hlpuart1, message, sizeof(message), HAL_MAX_DELAY);
 c00104c:	f04f 33ff 	mov.w	r3, #4294967295
 c001050:	2214      	movs	r2, #20
 c001052:	4628      	mov	r0, r5
 c001054:	a901      	add	r1, sp, #4
 c001056:	f003 fa61 	bl	c00451c <HAL_UART_Transmit>
  for(int i=0; i<20; i++) {
 c00105a:	3c01      	subs	r4, #1
 c00105c:	d1f6      	bne.n	c00104c <main+0x4c>
  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c00105e:	4b1b      	ldr	r3, [pc, #108]	@ (c0010cc <main+0xcc>)
 c001060:	491b      	ldr	r1, [pc, #108]	@ (c0010d0 <main+0xd0>)
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c001062:	681a      	ldr	r2, [r3, #0]
 c001064:	608b      	str	r3, [r1, #8]
 c001066:	f382 8888 	msr	MSP_NS, r2
  NonSecure_ResetHandler();
 c00106a:	685c      	ldr	r4, [r3, #4]
 c00106c:	0864      	lsrs	r4, r4, #1
 c00106e:	0064      	lsls	r4, r4, #1
 c001070:	4620      	mov	r0, r4
 c001072:	4621      	mov	r1, r4
 c001074:	4622      	mov	r2, r4
 c001076:	4623      	mov	r3, r4
 c001078:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00107c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001080:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001084:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001088:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00108c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001090:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001094:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001098:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00109c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0010a0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0010a4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0010a8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0010ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0010b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0010b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0010b8:	f7ff f8be 	bl	c000238 <__gnu_cmse_nonsecure_call>
  while (1)
 c0010bc:	e7fe      	b.n	c0010bc <main+0xbc>
 c0010be:	bf00      	nop
 c0010c0:	e000ed00 	.word	0xe000ed00
 c0010c4:	0c004954 	.word	0x0c004954
 c0010c8:	300001a0 	.word	0x300001a0
 c0010cc:	08040000 	.word	0x08040000
 c0010d0:	e002ed00 	.word	0xe002ed00

0c0010d4 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 c0010d4:	b672      	cpsid	i
  while (1)
 c0010d6:	e7fe      	b.n	c0010d6 <Error_Handler+0x2>

0c0010d8 <__acle_se_SECURE_RegisterCallback>:
  * @param  func        pointer to non-secure function
  * @retval None
  */

CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func){
  if(func != NULL)
 c0010d8:	b111      	cbz	r1, c0010e0 <__acle_se_SECURE_RegisterCallback+0x8>
  {
    switch(CallbackId)
 c0010da:	b3c0      	cbz	r0, c00114e <__acle_se_SECURE_RegisterCallback+0x76>
 c0010dc:	2801      	cmp	r0, #1
 c0010de:	d033      	beq.n	c001148 <__acle_se_SECURE_RegisterCallback+0x70>
			break;
      default:
        break;
    }
  }
}
 c0010e0:	4670      	mov	r0, lr
 c0010e2:	4671      	mov	r1, lr
 c0010e4:	4672      	mov	r2, lr
 c0010e6:	4673      	mov	r3, lr
 c0010e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0010ec:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0010f0:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0010f4:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0010f8:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0010fc:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001100:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001104:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001108:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00110c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001110:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001114:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001118:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00111c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001120:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001124:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001128:	f38e 8c00 	msr	CPSR_fs, lr
 c00112c:	b410      	push	{r4}
 c00112e:	eef1 ca10 	vmrs	ip, fpscr
 c001132:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001136:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00113a:	ea0c 0c04 	and.w	ip, ip, r4
 c00113e:	eee1 ca10 	vmsr	fpscr, ip
 c001142:	bc10      	pop	{r4}
 c001144:	46f4      	mov	ip, lr
 c001146:	4774      	bxns	lr
			pSecureErrorCallback = func;
 c001148:	4b02      	ldr	r3, [pc, #8]	@ (c001154 <__acle_se_SECURE_RegisterCallback+0x7c>)
 c00114a:	6019      	str	r1, [r3, #0]
}
 c00114c:	e7c8      	b.n	c0010e0 <__acle_se_SECURE_RegisterCallback+0x8>
			pSecureFaultCallback = func;
 c00114e:	4b02      	ldr	r3, [pc, #8]	@ (c001158 <__acle_se_SECURE_RegisterCallback+0x80>)
 c001150:	6019      	str	r1, [r3, #0]
			break;
 c001152:	e7c5      	b.n	c0010e0 <__acle_se_SECURE_RegisterCallback+0x8>
 c001154:	30000064 	.word	0x30000064
 c001158:	30000068 	.word	0x30000068

0c00115c <__acle_se_SECURE_send>:

CMSE_NS_ENTRY void SECURE_send(uint8_t* message, int size){
 c00115c:	4684      	mov	ip, r0
 c00115e:	460a      	mov	r2, r1
 c001160:	b508      	push	{r3, lr}
	HAL_UART_Transmit(&hlpuart1, message, size, HAL_MAX_DELAY);
 c001162:	4661      	mov	r1, ip
 c001164:	f04f 33ff 	mov.w	r3, #4294967295
 c001168:	b292      	uxth	r2, r2
 c00116a:	481c      	ldr	r0, [pc, #112]	@ (c0011dc <__acle_se_SECURE_send+0x80>)
 c00116c:	f003 f9d6 	bl	c00451c <HAL_UART_Transmit>
};
 c001170:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c001174:	4670      	mov	r0, lr
 c001176:	4671      	mov	r1, lr
 c001178:	4672      	mov	r2, lr
 c00117a:	4673      	mov	r3, lr
 c00117c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001180:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001184:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001188:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00118c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001190:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001194:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001198:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00119c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0011a0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0011a4:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0011a8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0011ac:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0011b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0011b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0011b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0011bc:	f38e 8c00 	msr	CPSR_fs, lr
 c0011c0:	b410      	push	{r4}
 c0011c2:	eef1 ca10 	vmrs	ip, fpscr
 c0011c6:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0011ca:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0011ce:	ea0c 0c04 	and.w	ip, ip, r4
 c0011d2:	eee1 ca10 	vmsr	fpscr, ip
 c0011d6:	bc10      	pop	{r4}
 c0011d8:	46f4      	mov	ip, lr
 c0011da:	4774      	bxns	lr
 c0011dc:	300001a0 	.word	0x300001a0

0c0011e0 <__acle_se_SECURE_recv>:

CMSE_NS_ENTRY void SECURE_recv(uint8_t* message, int size){
 c0011e0:	4684      	mov	ip, r0
 c0011e2:	460a      	mov	r2, r1
 c0011e4:	b508      	push	{r3, lr}
	HAL_UART_Receive(&hlpuart1, message, size, HAL_MAX_DELAY);
 c0011e6:	4661      	mov	r1, ip
 c0011e8:	f04f 33ff 	mov.w	r3, #4294967295
 c0011ec:	b292      	uxth	r2, r2
 c0011ee:	481c      	ldr	r0, [pc, #112]	@ (c001260 <__acle_se_SECURE_recv+0x80>)
 c0011f0:	f002 fe32 	bl	c003e58 <HAL_UART_Receive>
};
 c0011f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c0011f8:	4670      	mov	r0, lr
 c0011fa:	4671      	mov	r1, lr
 c0011fc:	4672      	mov	r2, lr
 c0011fe:	4673      	mov	r3, lr
 c001200:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001204:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001208:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00120c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001210:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001214:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001218:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00121c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001220:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001224:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001228:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00122c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001230:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001234:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001238:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00123c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001240:	f38e 8c00 	msr	CPSR_fs, lr
 c001244:	b410      	push	{r4}
 c001246:	eef1 ca10 	vmrs	ip, fpscr
 c00124a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00124e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001252:	ea0c 0c04 	and.w	ip, ip, r4
 c001256:	eee1 ca10 	vmsr	fpscr, ip
 c00125a:	bc10      	pop	{r4}
 c00125c:	46f4      	mov	ip, lr
 c00125e:	4774      	bxns	lr
 c001260:	300001a0 	.word	0x300001a0

0c001264 <__acle_se_SECURE_setState>:
uint8_t secure_state[32] = {0x8b, 0x38, 0x27, 0xb7, 0xba, 0xe2, 0x2f, 0x97, 0x6e, 0x2a, 0x59, 0xe9, 0x95, 0x7b,
	0xa8, 0xb3, 0xb9, 0xce, 0xe5, 0x7a, 0x4c, 0xf9, 0x23, 0xa4, 0xda, 0x97, 0x0a, 0x8f, 0x3c, 0x1e, 0x79, 0xc5};
uint8_t exec = 0, stateUsed = 0, stateChecked = 0;

CMSE_NS_ENTRY void SECURE_setState(uint8_t *state, int state_size) {
	if(stateChecked != 1 || exec != 1) return;
 c001264:	4b29      	ldr	r3, [pc, #164]	@ (c00130c <__acle_se_SECURE_setState+0xa8>)
 c001266:	781b      	ldrb	r3, [r3, #0]
 c001268:	2b01      	cmp	r3, #1
 c00126a:	d103      	bne.n	c001274 <__acle_se_SECURE_setState+0x10>
 c00126c:	4b28      	ldr	r3, [pc, #160]	@ (c001310 <__acle_se_SECURE_setState+0xac>)
 c00126e:	781b      	ldrb	r3, [r3, #0]
 c001270:	2b01      	cmp	r3, #1
 c001272:	d033      	beq.n	c0012dc <__acle_se_SECURE_setState+0x78>
 c001274:	4670      	mov	r0, lr
 c001276:	4671      	mov	r1, lr
 c001278:	4672      	mov	r2, lr
 c00127a:	4673      	mov	r3, lr
 c00127c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001280:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001284:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001288:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00128c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001290:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001294:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001298:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00129c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0012a0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0012a4:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0012a8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0012ac:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0012b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0012b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0012b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0012bc:	f38e 8c00 	msr	CPSR_fs, lr
 c0012c0:	b410      	push	{r4}
 c0012c2:	eef1 ca10 	vmrs	ip, fpscr
 c0012c6:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0012ca:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0012ce:	ea0c 0c04 	and.w	ip, ip, r4
 c0012d2:	eee1 ca10 	vmsr	fpscr, ip
 c0012d6:	bc10      	pop	{r4}
 c0012d8:	46f4      	mov	ip, lr
 c0012da:	4774      	bxns	lr
CMSE_NS_ENTRY void SECURE_setState(uint8_t *state, int state_size) {
 c0012dc:	b530      	push	{r4, r5, lr}
 c0012de:	4604      	mov	r4, r0
 c0012e0:	460d      	mov	r5, r1
 c0012e2:	b0a3      	sub	sp, #140	@ 0x8c
	//if(state_size > 32) {
		sha256 hash;
		sha256_initialize(&hash);
 c0012e4:	4668      	mov	r0, sp
 c0012e6:	f7ff f961 	bl	c0005ac <sha256_initialize>
		sha256_finalize(&hash, state, state_size);
 c0012ea:	4621      	mov	r1, r4
		memcpy(secure_state, hash.hash, 32);
 c0012ec:	466c      	mov	r4, sp
		sha256_finalize(&hash, state, state_size);
 c0012ee:	462a      	mov	r2, r5
 c0012f0:	4668      	mov	r0, sp
 c0012f2:	f7ff fb6b 	bl	c0009cc <sha256_finalize>
		memcpy(secure_state, hash.hash, 32);
 c0012f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 c0012f8:	4d06      	ldr	r5, [pc, #24]	@ (c001314 <__acle_se_SECURE_setState+0xb0>)
 c0012fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 c0012fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 c001300:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	//}
	//else {
	//	memset(secure_state, 0, 32);
	//	memcpy(secure_state, state, state_size);
	//}
}
 c001304:	b023      	add	sp, #140	@ 0x8c
 c001306:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 c00130a:	e7b3      	b.n	c001274 <__acle_se_SECURE_setState+0x10>
 c00130c:	30000050 	.word	0x30000050
 c001310:	30000052 	.word	0x30000052
 c001314:	30000000 	.word	0x30000000

0c001318 <__acle_se_SECURE_checkState>:

CMSE_NS_ENTRY void SECURE_checkState(uint8_t *state, int state_size) {
 c001318:	b530      	push	{r4, r5, lr}
 c00131a:	460d      	mov	r5, r1
 c00131c:	4604      	mov	r4, r0
 c00131e:	b0a3      	sub	sp, #140	@ 0x8c
	sha256 hash;
	sha256_initialize(&hash);
 c001320:	4668      	mov	r0, sp
 c001322:	f7ff f943 	bl	c0005ac <sha256_initialize>
	sha256_finalize(&hash, state, state_size);
 c001326:	462a      	mov	r2, r5
 c001328:	4621      	mov	r1, r4
 c00132a:	4668      	mov	r0, sp
 c00132c:	f7ff fb4e 	bl	c0009cc <sha256_finalize>
	uint8_t cmp = (uint8_t) memcmp(secure_state, hash.hash, 32);
 c001330:	4669      	mov	r1, sp
 c001332:	2220      	movs	r2, #32
 c001334:	4821      	ldr	r0, [pc, #132]	@ (c0013bc <__acle_se_SECURE_checkState+0xa4>)
 c001336:	f003 fa37 	bl	c0047a8 <memcmp>
	stateChecked = (cmp == 0);
 c00133a:	b2c0      	uxtb	r0, r0
 c00133c:	fab0 f080 	clz	r0, r0
	stateUsed = 1;
 c001340:	2101      	movs	r1, #1
	stateChecked = (cmp == 0);
 c001342:	4b1f      	ldr	r3, [pc, #124]	@ (c0013c0 <__acle_se_SECURE_checkState+0xa8>)
	stateUsed = 1;
 c001344:	4a1f      	ldr	r2, [pc, #124]	@ (c0013c4 <__acle_se_SECURE_checkState+0xac>)
	stateChecked = (cmp == 0);
 c001346:	0940      	lsrs	r0, r0, #5
	stateUsed = 1;
 c001348:	7011      	strb	r1, [r2, #0]
	stateChecked = (cmp == 0);
 c00134a:	7018      	strb	r0, [r3, #0]
}
 c00134c:	b023      	add	sp, #140	@ 0x8c
 c00134e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001352:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 c001356:	4670      	mov	r0, lr
 c001358:	4671      	mov	r1, lr
 c00135a:	4672      	mov	r2, lr
 c00135c:	4673      	mov	r3, lr
 c00135e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001362:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001366:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00136a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00136e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001372:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001376:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00137a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00137e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001382:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001386:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00138a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00138e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001392:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001396:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00139a:	f38e 8c00 	msr	CPSR_fs, lr
 c00139e:	b410      	push	{r4}
 c0013a0:	eef1 ca10 	vmrs	ip, fpscr
 c0013a4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0013a8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0013ac:	ea0c 0c04 	and.w	ip, ip, r4
 c0013b0:	eee1 ca10 	vmsr	fpscr, ip
 c0013b4:	bc10      	pop	{r4}
 c0013b6:	46f4      	mov	ip, lr
 c0013b8:	4774      	bxns	lr
 c0013ba:	bf00      	nop
 c0013bc:	30000000 	.word	0x30000000
 c0013c0:	30000050 	.word	0x30000050
 c0013c4:	30000051 	.word	0x30000051

0c0013c8 <verify_req>:

uint32_t my_counter = 0;

int verify_req(pox_call_t *pox_fn, uint8_t *pox_token) {
	if(pox_fn->counter < my_counter) return 0;
 c0013c8:	4b22      	ldr	r3, [pc, #136]	@ (c001454 <verify_req+0x8c>)
 c0013ca:	6942      	ldr	r2, [r0, #20]
 c0013cc:	681b      	ldr	r3, [r3, #0]
 c0013ce:	429a      	cmp	r2, r3
 c0013d0:	d201      	bcs.n	c0013d6 <verify_req+0xe>
 c0013d2:	2000      	movs	r0, #0
			pox_fn->output[0] = 0xff;
			return 0;
		}
	pox_fn->output[0] = 0xaa;
	return 1;
}
 c0013d4:	4770      	bx	lr
int verify_req(pox_call_t *pox_fn, uint8_t *pox_token) {
 c0013d6:	b530      	push	{r4, r5, lr}
 c0013d8:	4605      	mov	r5, r0
 c0013da:	460c      	mov	r4, r1
 c0013dc:	b0dd      	sub	sp, #372	@ 0x174
	sha256_initialize(&hash);
 c0013de:	4668      	mov	r0, sp
 c0013e0:	f7ff f8e4 	bl	c0005ac <sha256_initialize>
	sha256_update(&hash, pox_fn->command, pox_fn->command_size);
 c0013e4:	4668      	mov	r0, sp
 c0013e6:	7f2a      	ldrb	r2, [r5, #28]
 c0013e8:	69a9      	ldr	r1, [r5, #24]
 c0013ea:	f7ff f90d 	bl	c000608 <sha256_update>
	sha256_update(&hash, &(pox_fn->counter), 4);
 c0013ee:	2204      	movs	r2, #4
 c0013f0:	4668      	mov	r0, sp
 c0013f2:	f105 0114 	add.w	r1, r5, #20
 c0013f6:	f7ff f907 	bl	c000608 <sha256_update>
	sha256_update(&hash, &(pox_fn->addr), 4);
 c0013fa:	2204      	movs	r2, #4
 c0013fc:	4629      	mov	r1, r5
 c0013fe:	4668      	mov	r0, sp
 c001400:	f7ff f902 	bl	c000608 <sha256_update>
	sha256_finalize(&hash, pox_fn->input, pox_fn->input_size);
 c001404:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 c001408:	4668      	mov	r0, sp
 c00140a:	f7ff fadf 	bl	c0009cc <sha256_finalize>
	hmac_sha256_initialize(&hmac, symkey, 16);
 c00140e:	2210      	movs	r2, #16
 c001410:	4911      	ldr	r1, [pc, #68]	@ (c001458 <verify_req+0x90>)
 c001412:	a822      	add	r0, sp, #136	@ 0x88
 c001414:	f7ff fb1e 	bl	c000a54 <hmac_sha256_initialize>
	hmac_sha256_finalize(&hmac, hash.hash, SHA256_DIGEST_SIZE);
 c001418:	2220      	movs	r2, #32
 c00141a:	4669      	mov	r1, sp
 c00141c:	a822      	add	r0, sp, #136	@ 0x88
 c00141e:	f7ff fc63 	bl	c000ce8 <hmac_sha256_finalize>
	for (int i = 0; i < SHA256_DIGEST_SIZE; ++i)
 c001422:	aa22      	add	r2, sp, #136	@ 0x88
 c001424:	1e63      	subs	r3, r4, #1
 c001426:	f104 011f 	add.w	r1, r4, #31
 c00142a:	e001      	b.n	c001430 <verify_req+0x68>
 c00142c:	428b      	cmp	r3, r1
 c00142e:	d00b      	beq.n	c001448 <verify_req+0x80>
		if(pox_token[i] != hmac.digest[i]){
 c001430:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 c001434:	f812 cb01 	ldrb.w	ip, [r2], #1
 c001438:	45e6      	cmp	lr, ip
 c00143a:	d0f7      	beq.n	c00142c <verify_req+0x64>
			pox_fn->output[0] = 0xff;
 c00143c:	22ff      	movs	r2, #255	@ 0xff
	if(pox_fn->counter < my_counter) return 0;
 c00143e:	2000      	movs	r0, #0
			pox_fn->output[0] = 0xff;
 c001440:	68eb      	ldr	r3, [r5, #12]
 c001442:	701a      	strb	r2, [r3, #0]
}
 c001444:	b05d      	add	sp, #372	@ 0x174
 c001446:	bd30      	pop	{r4, r5, pc}
	pox_fn->output[0] = 0xaa;
 c001448:	22aa      	movs	r2, #170	@ 0xaa
	return 1;
 c00144a:	2001      	movs	r0, #1
	pox_fn->output[0] = 0xaa;
 c00144c:	68eb      	ldr	r3, [r5, #12]
 c00144e:	701a      	strb	r2, [r3, #0]
}
 c001450:	b05d      	add	sp, #372	@ 0x174
 c001452:	bd30      	pop	{r4, r5, pc}
 c001454:	3000004c 	.word	0x3000004c
 c001458:	30000054 	.word	0x30000054

0c00145c <__acle_se_SECURE_energy_read>:

void reset_flags() {
	exec = 0; stateUsed = 0; stateChecked = 0;
}

CMSE_NS_ENTRY uint8_t SECURE_energy_read() {
 c00145c:	b510      	push	{r4, lr}
	uint8_t message[5] = "BBBB!\n";
 c00145e:	4a27      	ldr	r2, [pc, #156]	@ (c0014fc <__acle_se_SECURE_energy_read+0xa0>)
	HAL_UART_Transmit(&huart2, "\n", 5, HAL_MAX_DELAY);
 c001460:	4c27      	ldr	r4, [pc, #156]	@ (c001500 <__acle_se_SECURE_energy_read+0xa4>)
CMSE_NS_ENTRY uint8_t SECURE_energy_read() {
 c001462:	b082      	sub	sp, #8
	uint8_t message[5] = "BBBB!\n";
 c001464:	e892 0003 	ldmia.w	r2, {r0, r1}
	HAL_UART_Transmit(&huart2, "\n", 5, HAL_MAX_DELAY);
 c001468:	f04f 33ff 	mov.w	r3, #4294967295
	uint8_t message[5] = "BBBB!\n";
 c00146c:	9000      	str	r0, [sp, #0]
 c00146e:	f88d 1004 	strb.w	r1, [sp, #4]
	HAL_UART_Transmit(&huart2, "\n", 5, HAL_MAX_DELAY);
 c001472:	2205      	movs	r2, #5
 c001474:	4620      	mov	r0, r4
 c001476:	4923      	ldr	r1, [pc, #140]	@ (c001504 <__acle_se_SECURE_energy_read+0xa8>)
 c001478:	f003 f850 	bl	c00451c <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2, message, 1, HAL_MAX_DELAY);
 c00147c:	f04f 33ff 	mov.w	r3, #4294967295
 c001480:	2201      	movs	r2, #1
 c001482:	4620      	mov	r0, r4
 c001484:	4669      	mov	r1, sp
 c001486:	f002 fce7 	bl	c003e58 <HAL_UART_Receive>
	return (uint8_t) message[0];
}
 c00148a:	f89d 0000 	ldrb.w	r0, [sp]
 c00148e:	b002      	add	sp, #8
 c001490:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c001498:	4671      	mov	r1, lr
 c00149a:	4672      	mov	r2, lr
 c00149c:	4673      	mov	r3, lr
 c00149e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0014a2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0014a6:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0014aa:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0014ae:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0014b2:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0014b6:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0014ba:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0014be:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0014c2:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0014c6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0014ca:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0014ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0014d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0014d6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0014da:	f38e 8c00 	msr	CPSR_fs, lr
 c0014de:	b410      	push	{r4}
 c0014e0:	eef1 ca10 	vmrs	ip, fpscr
 c0014e4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0014e8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0014ec:	ea0c 0c04 	and.w	ip, ip, r4
 c0014f0:	eee1 ca10 	vmsr	fpscr, ip
 c0014f4:	bc10      	pop	{r4}
 c0014f6:	46f4      	mov	ip, lr
 c0014f8:	4774      	bxns	lr
 c0014fa:	bf00      	nop
 c0014fc:	0c004968 	.word	0x0c004968
 c001500:	30000110 	.word	0x30000110
 c001504:	0c00497c 	.word	0x0c00497c

0c001508 <__acle_se_SECURE_pox>:

CMSE_NS_ENTRY void SECURE_pox(pox_call_t *pox_fn, uint8_t *pox_token) {
 c001508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c00150c:	4605      	mov	r5, r0
	return (my_counter < pox_fn->counter) && verify_req(pox_fn, pox_token);
 c00150e:	4c74      	ldr	r4, [pc, #464]	@ (c0016e0 <__acle_se_SECURE_pox+0x1d8>)
	HAL_UART_Transmit(&hlpuart1, "Phase2 start\n", 13, HAL_MAX_DELAY);
 c001510:	f04f 33ff 	mov.w	r3, #4294967295
 c001514:	220d      	movs	r2, #13
CMSE_NS_ENTRY void SECURE_pox(pox_call_t *pox_fn, uint8_t *pox_token) {
 c001516:	460e      	mov	r6, r1
	HAL_UART_Transmit(&hlpuart1, "Phase2 start\n", 13, HAL_MAX_DELAY);
 c001518:	4872      	ldr	r0, [pc, #456]	@ (c0016e4 <__acle_se_SECURE_pox+0x1dc>)
 c00151a:	4973      	ldr	r1, [pc, #460]	@ (c0016e8 <__acle_se_SECURE_pox+0x1e0>)
CMSE_NS_ENTRY void SECURE_pox(pox_call_t *pox_fn, uint8_t *pox_token) {
 c00151c:	b0dc      	sub	sp, #368	@ 0x170
	HAL_UART_Transmit(&hlpuart1, "Phase2 start\n", 13, HAL_MAX_DELAY);
 c00151e:	f002 fffd 	bl	c00451c <HAL_UART_Transmit>
	return (my_counter < pox_fn->counter) && verify_req(pox_fn, pox_token);
 c001522:	6823      	ldr	r3, [r4, #0]
 c001524:	696a      	ldr	r2, [r5, #20]
 c001526:	429a      	cmp	r2, r3
 c001528:	d836      	bhi.n	c001598 <__acle_se_SECURE_pox+0x90>

	reset_flags();
	__enable_irq();
	//HAL_UART_Transmit(&hlpuart1, "Success\n", 8, HAL_MAX_DELAY);
	HAL_UART_Transmit(&hlpuart1, "Phase5 start\n", 13, HAL_MAX_DELAY);
}
 c00152a:	b05c      	add	sp, #368	@ 0x170
 c00152c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001530:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c001534:	4670      	mov	r0, lr
 c001536:	4671      	mov	r1, lr
 c001538:	4672      	mov	r2, lr
 c00153a:	4673      	mov	r3, lr
 c00153c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001540:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001544:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001548:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00154c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001550:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001554:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001558:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00155c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001560:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001564:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001568:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00156c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001570:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001574:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001578:	f38e 8c00 	msr	CPSR_fs, lr
 c00157c:	b410      	push	{r4}
 c00157e:	eef1 ca10 	vmrs	ip, fpscr
 c001582:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001586:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00158a:	ea0c 0c04 	and.w	ip, ip, r4
 c00158e:	eee1 ca10 	vmsr	fpscr, ip
 c001592:	bc10      	pop	{r4}
 c001594:	46f4      	mov	ip, lr
 c001596:	4774      	bxns	lr
	return (my_counter < pox_fn->counter) && verify_req(pox_fn, pox_token);
 c001598:	4631      	mov	r1, r6
 c00159a:	4628      	mov	r0, r5
 c00159c:	f7ff ff14 	bl	c0013c8 <verify_req>
 c0015a0:	2800      	cmp	r0, #0
 c0015a2:	d0c2      	beq.n	c00152a <__acle_se_SECURE_pox+0x22>
	my_counter = pox_fn->counter;
 c0015a4:	462f      	mov	r7, r5
	exec = 1; stateUsed = 0; stateChecked = 0;
 c0015a6:	2201      	movs	r2, #1
 c0015a8:	2300      	movs	r3, #0
 c0015aa:	f8df 8154 	ldr.w	r8, [pc, #340]	@ c001700 <__acle_se_SECURE_pox+0x1f8>
 c0015ae:	f8df 9154 	ldr.w	r9, [pc, #340]	@ c001704 <__acle_se_SECURE_pox+0x1fc>
 c0015b2:	f888 2000 	strb.w	r2, [r8]
 c0015b6:	f8df a150 	ldr.w	sl, [pc, #336]	@ c001708 <__acle_se_SECURE_pox+0x200>
	my_counter = pox_fn->counter;
 c0015ba:	f857 2f14 	ldr.w	r2, [r7, #20]!
	sha256_initialize(&hash);
 c0015be:	4668      	mov	r0, sp
	exec = 1; stateUsed = 0; stateChecked = 0;
 c0015c0:	f889 3000 	strb.w	r3, [r9]
 c0015c4:	f88a 3000 	strb.w	r3, [sl]
	my_counter = pox_fn->counter;
 c0015c8:	6022      	str	r2, [r4, #0]
	sha256_initialize(&hash);
 c0015ca:	f7fe ffef 	bl	c0005ac <sha256_initialize>
	sha256_update(&hash, &(pox_fn->counter), 4);
 c0015ce:	4639      	mov	r1, r7
 c0015d0:	4668      	mov	r0, sp
 c0015d2:	2204      	movs	r2, #4
 c0015d4:	f7ff f818 	bl	c000608 <sha256_update>
	sha256_update(&hash, &(pox_fn->addr), 4);
 c0015d8:	4629      	mov	r1, r5
 c0015da:	4668      	mov	r0, sp
 c0015dc:	2204      	movs	r2, #4
 c0015de:	f7ff f813 	bl	c000608 <sha256_update>
	sha256_update(&hash, pox_fn->input, pox_fn->input_size);
 c0015e2:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 c0015e6:	4668      	mov	r0, sp
 c0015e8:	f7ff f80e 	bl	c000608 <sha256_update>
	sha256_update(&hash, mem, mem_len);
 c0015ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 c0015f0:	4668      	mov	r0, sp
 c0015f2:	493e      	ldr	r1, [pc, #248]	@ (c0016ec <__acle_se_SECURE_pox+0x1e4>)
 c0015f4:	f7ff f808 	bl	c000608 <sha256_update>
 c0015f8:	b672      	cpsid	i
	HAL_UART_Transmit(&hlpuart1, "Phase3 start\n", 13, HAL_MAX_DELAY);
 c0015fa:	f04f 33ff 	mov.w	r3, #4294967295
 c0015fe:	220d      	movs	r2, #13
 c001600:	493b      	ldr	r1, [pc, #236]	@ (c0016f0 <__acle_se_SECURE_pox+0x1e8>)
	void_function fn = (void_function)(pox_fn->addr);
 c001602:	682c      	ldr	r4, [r5, #0]
	HAL_UART_Transmit(&hlpuart1, "Phase3 start\n", 13, HAL_MAX_DELAY);
 c001604:	4837      	ldr	r0, [pc, #220]	@ (c0016e4 <__acle_se_SECURE_pox+0x1dc>)
 c001606:	f002 ff89 	bl	c00451c <HAL_UART_Transmit>
	fn();
 c00160a:	0864      	lsrs	r4, r4, #1
 c00160c:	0064      	lsls	r4, r4, #1
 c00160e:	4620      	mov	r0, r4
 c001610:	4621      	mov	r1, r4
 c001612:	4622      	mov	r2, r4
 c001614:	4623      	mov	r3, r4
 c001616:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00161a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00161e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001622:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001626:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00162a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00162e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001632:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001636:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00163a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00163e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001642:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001646:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00164a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00164e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001652:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001656:	f7fe fdef 	bl	c000238 <__gnu_cmse_nonsecure_call>
	HAL_UART_Transmit(&hlpuart1, "Phase4 start\n", 13, HAL_MAX_DELAY);
 c00165a:	f04f 33ff 	mov.w	r3, #4294967295
 c00165e:	220d      	movs	r2, #13
 c001660:	4924      	ldr	r1, [pc, #144]	@ (c0016f4 <__acle_se_SECURE_pox+0x1ec>)
 c001662:	4820      	ldr	r0, [pc, #128]	@ (c0016e4 <__acle_se_SECURE_pox+0x1dc>)
 c001664:	f002 ff5a 	bl	c00451c <HAL_UART_Transmit>
	if(exec && stateUsed && !stateChecked) {
 c001668:	f898 3000 	ldrb.w	r3, [r8]
 c00166c:	b12b      	cbz	r3, c00167a <__acle_se_SECURE_pox+0x172>
 c00166e:	f899 3000 	ldrb.w	r3, [r9]
 c001672:	b113      	cbz	r3, c00167a <__acle_se_SECURE_pox+0x172>
 c001674:	f89a 3000 	ldrb.w	r3, [sl]
 c001678:	b34b      	cbz	r3, c0016ce <__acle_se_SECURE_pox+0x1c6>
	sha256_finalize(&hash, pox_fn->output, pox_fn->output_size);
 c00167a:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
 c00167e:	4668      	mov	r0, sp
 c001680:	f7ff f9a4 	bl	c0009cc <sha256_finalize>
	hmac_sha256_initialize(&hmac, symkey, SYM_KEY_SIZE);
 c001684:	a822      	add	r0, sp, #136	@ 0x88
 c001686:	2210      	movs	r2, #16
 c001688:	491b      	ldr	r1, [pc, #108]	@ (c0016f8 <__acle_se_SECURE_pox+0x1f0>)
 c00168a:	f7ff f9e3 	bl	c000a54 <hmac_sha256_initialize>
	hmac_sha256_finalize(&hmac, hash.hash, SHA256_DIGEST_SIZE);
 c00168e:	4669      	mov	r1, sp
 c001690:	a822      	add	r0, sp, #136	@ 0x88
 c001692:	2220      	movs	r2, #32
 c001694:	f7ff fb28 	bl	c000ce8 <hmac_sha256_finalize>
	exec = 0; stateUsed = 0; stateChecked = 0;
 c001698:	2300      	movs	r3, #0
	memcpy(pox_token, hmac.digest, SHA256_DIGEST_SIZE);
 c00169a:	ad22      	add	r5, sp, #136	@ 0x88
	exec = 0; stateUsed = 0; stateChecked = 0;
 c00169c:	f888 3000 	strb.w	r3, [r8]
 c0016a0:	f889 3000 	strb.w	r3, [r9]
 c0016a4:	f88a 3000 	strb.w	r3, [sl]
	memcpy(pox_token, hmac.digest, SHA256_DIGEST_SIZE);
 c0016a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0016aa:	6030      	str	r0, [r6, #0]
 c0016ac:	6071      	str	r1, [r6, #4]
 c0016ae:	60b2      	str	r2, [r6, #8]
 c0016b0:	60f3      	str	r3, [r6, #12]
 c0016b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0016b4:	6130      	str	r0, [r6, #16]
 c0016b6:	6171      	str	r1, [r6, #20]
 c0016b8:	61b2      	str	r2, [r6, #24]
 c0016ba:	61f3      	str	r3, [r6, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 c0016bc:	b662      	cpsie	i
	HAL_UART_Transmit(&hlpuart1, "Phase5 start\n", 13, HAL_MAX_DELAY);
 c0016be:	f04f 33ff 	mov.w	r3, #4294967295
 c0016c2:	220d      	movs	r2, #13
 c0016c4:	490d      	ldr	r1, [pc, #52]	@ (c0016fc <__acle_se_SECURE_pox+0x1f4>)
 c0016c6:	4807      	ldr	r0, [pc, #28]	@ (c0016e4 <__acle_se_SECURE_pox+0x1dc>)
 c0016c8:	f002 ff28 	bl	c00451c <HAL_UART_Transmit>
 c0016cc:	e72d      	b.n	c00152a <__acle_se_SECURE_pox+0x22>
	exec = 0; stateUsed = 0; stateChecked = 0;
 c0016ce:	f888 3000 	strb.w	r3, [r8]
 c0016d2:	f889 3000 	strb.w	r3, [r9]
 c0016d6:	f88a 3000 	strb.w	r3, [sl]
 c0016da:	b662      	cpsie	i
		return;
 c0016dc:	e725      	b.n	c00152a <__acle_se_SECURE_pox+0x22>
 c0016de:	bf00      	nop
 c0016e0:	3000004c 	.word	0x3000004c
 c0016e4:	300001a0 	.word	0x300001a0
 c0016e8:	0c004970 	.word	0x0c004970
 c0016ec:	080401f8 	.word	0x080401f8
 c0016f0:	0c004980 	.word	0x0c004980
 c0016f4:	0c004990 	.word	0x0c004990
 c0016f8:	30000054 	.word	0x30000054
 c0016fc:	0c0049a0 	.word	0x0c0049a0
 c001700:	30000052 	.word	0x30000052
 c001704:	30000051 	.word	0x30000051
 c001708:	30000050 	.word	0x30000050

0c00170c <HAL_MspInit>:

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c00170c:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c00170e:	4b2d      	ldr	r3, [pc, #180]	@ (c0017c4 <HAL_MspInit+0xb8>)
{
 c001710:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001712:	6e19      	ldr	r1, [r3, #96]	@ 0x60
{
 c001714:	b085      	sub	sp, #20
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001716:	f041 0101 	orr.w	r1, r1, #1
 c00171a:	6619      	str	r1, [r3, #96]	@ 0x60
 c00171c:	6e19      	ldr	r1, [r3, #96]	@ 0x60
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c00171e:	2008      	movs	r0, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001720:	f001 0101 	and.w	r1, r1, #1
 c001724:	9101      	str	r1, [sp, #4]
 c001726:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 c001728:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 c00172a:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 c00172e:	6599      	str	r1, [r3, #88]	@ 0x58
 c001730:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 c001732:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 c001736:	9102      	str	r1, [sp, #8]
 c001738:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c00173a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 c00173c:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 c001740:	6499      	str	r1, [r3, #72]	@ 0x48
 c001742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001744:	4611      	mov	r1, r2
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 c00174a:	9303      	str	r3, [sp, #12]
 c00174c:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c00174e:	f000 fc13 	bl	c001f78 <HAL_NVIC_SetPriority>
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c001752:	2008      	movs	r0, #8
 c001754:	f000 fc4c 	bl	c001ff0 <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c001758:	f000 ff54 	bl	c002604 <HAL_PWREx_DisableUCPDDeadBattery>

  /** PWR Non-Privilege/Non-Secure Items Configurations
  */
  HAL_PWR_ConfigAttributes(PWR_WKUP1, PWR_NSEC |PWR_NPRIV);
 c00175c:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c001760:	2001      	movs	r0, #1
 c001762:	f000 fed3 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP2, PWR_NSEC |PWR_NPRIV);
 c001766:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c00176a:	2002      	movs	r0, #2
 c00176c:	f000 fece 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP3, PWR_NSEC |PWR_NPRIV);
 c001770:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c001774:	2004      	movs	r0, #4
 c001776:	f000 fec9 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP4, PWR_NSEC |PWR_NPRIV);
 c00177a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c00177e:	2008      	movs	r0, #8
 c001780:	f000 fec4 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP5, PWR_NSEC |PWR_NPRIV);
 c001784:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c001788:	2010      	movs	r0, #16
 c00178a:	f000 febf 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VDM, PWR_NSEC |PWR_NPRIV);
 c00178e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c001792:	f44f 7000 	mov.w	r0, #512	@ 0x200
 c001796:	f000 feb9 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_APC, PWR_NSEC |PWR_NPRIV);
 c00179a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c00179e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 c0017a2:	f000 feb3 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_LPM, PWR_NSEC |PWR_NPRIV);
 c0017a6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c0017aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 c0017ae:	f000 fead 	bl	c00250c <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VB, PWR_NSEC |PWR_NPRIV);
 c0017b2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 c0017b6:	f44f 6080 	mov.w	r0, #1024	@ 0x400

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c0017ba:	b005      	add	sp, #20
 c0017bc:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWR_ConfigAttributes(PWR_VB, PWR_NSEC |PWR_NPRIV);
 c0017c0:	f000 bea4 	b.w	c00250c <HAL_PWR_ConfigAttributes>
 c0017c4:	50021000 	.word	0x50021000

0c0017c8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c0017c8:	e7fe      	b.n	c0017c8 <NMI_Handler>
 c0017ca:	bf00      	nop

0c0017cc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c0017cc:	e7fe      	b.n	c0017cc <HardFault_Handler>
 c0017ce:	bf00      	nop

0c0017d0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c0017d0:	e7fe      	b.n	c0017d0 <MemManage_Handler>
 c0017d2:	bf00      	nop

0c0017d4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c0017d4:	e7fe      	b.n	c0017d4 <BusFault_Handler>
 c0017d6:	bf00      	nop

0c0017d8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c0017d8:	e7fe      	b.n	c0017d8 <UsageFault_Handler>
 c0017da:	bf00      	nop

0c0017dc <SecureFault_Handler>:
void SecureFault_Handler(void)
{
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c0017dc:	e7fe      	b.n	c0017dc <SecureFault_Handler>
 c0017de:	bf00      	nop

0c0017e0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c0017e0:	4770      	bx	lr
 c0017e2:	bf00      	nop

0c0017e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 c0017e4:	4770      	bx	lr
 c0017e6:	bf00      	nop

0c0017e8 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 c0017e8:	4770      	bx	lr
 c0017ea:	bf00      	nop

0c0017ec <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c0017ec:	f000 bba0 	b.w	c001f30 <HAL_IncTick>

0c0017f0 <GTZC_IRQHandler>:
void GTZC_IRQHandler(void)
{
  /* USER CODE BEGIN GTZC_IRQn 0 */

  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c0017f0:	f000 be44 	b.w	c00247c <HAL_GTZC_IRQHandler>

0c0017f4 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 c0017f4:	4801      	ldr	r0, [pc, #4]	@ (c0017fc <TIM3_IRQHandler+0x8>)
 c0017f6:	f002 ba21 	b.w	c003c3c <HAL_TIM_IRQHandler>
 c0017fa:	bf00      	nop
 c0017fc:	300000c0 	.word	0x300000c0

0c001800 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 c001800:	4801      	ldr	r0, [pc, #4]	@ (c001808 <TIM4_IRQHandler+0x8>)
 c001802:	f002 ba1b 	b.w	c003c3c <HAL_TIM_IRQHandler>
 c001806:	bf00      	nop
 c001808:	30000070 	.word	0x30000070

0c00180c <SystemInit>:
{

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c00180c:	2200      	movs	r2, #0
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c00180e:	2101      	movs	r1, #1
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c001810:	f04f 0c02 	mov.w	ip, #2
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c001814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c001818:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 c00181c:	2703      	movs	r7, #3
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c00181e:	f04f 40c0 	mov.w	r0, #1610612736	@ 0x60000000
 c001822:	2504      	movs	r5, #4
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c001824:	2405      	movs	r4, #5
    SAU_INIT_REGION(0);
 c001826:	4b30      	ldr	r3, [pc, #192]	@ (c0018e8 <SystemInit+0xdc>)
 c001828:	f8df a0d8 	ldr.w	sl, [pc, #216]	@ c001904 <SystemInit+0xf8>
 c00182c:	f8df 90d8 	ldr.w	r9, [pc, #216]	@ c001908 <SystemInit+0xfc>
    SAU_INIT_REGION(1);
 c001830:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ c00190c <SystemInit+0x100>
 c001834:	f8df e0d8 	ldr.w	lr, [pc, #216]	@ c001910 <SystemInit+0x104>
    SAU_INIT_REGION(0);
 c001838:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 c00183c:	f8c3 a0dc 	str.w	sl, [r3, #220]	@ 0xdc
 c001840:	f8c3 90e0 	str.w	r9, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(1);
 c001844:	f8c3 10d8 	str.w	r1, [r3, #216]	@ 0xd8
 c001848:	f8c3 80dc 	str.w	r8, [r3, #220]	@ 0xdc
 c00184c:	f8c3 e0e0 	str.w	lr, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(2);
 c001850:	f8c3 c0d8 	str.w	ip, [r3, #216]	@ 0xd8
 c001854:	f8df c0bc 	ldr.w	ip, [pc, #188]	@ c001914 <SystemInit+0x108>
 c001858:	f8c3 c0dc 	str.w	ip, [r3, #220]	@ 0xdc
 c00185c:	f50c 3c1f 	add.w	ip, ip, #162816	@ 0x27c00
 c001860:	f20c 3ce1 	addw	ip, ip, #993	@ 0x3e1
 c001864:	f8c3 c0e0 	str.w	ip, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(3);
 c001868:	f8c3 70d8 	str.w	r7, [r3, #216]	@ 0xd8
 c00186c:	f8c3 60dc 	str.w	r6, [r3, #220]	@ 0xdc
 c001870:	4e1e      	ldr	r6, [pc, #120]	@ (c0018ec <SystemInit+0xe0>)
 c001872:	f8c3 60e0 	str.w	r6, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(4);
 c001876:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
 c00187a:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c00187e:	481c      	ldr	r0, [pc, #112]	@ (c0018f0 <SystemInit+0xe4>)
 c001880:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(5);
 c001884:	481b      	ldr	r0, [pc, #108]	@ (c0018f4 <SystemInit+0xe8>)
 c001886:	f8c3 40d8 	str.w	r4, [r3, #216]	@ 0xd8
 c00188a:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c00188e:	f500 30c7 	add.w	r0, r0, #101888	@ 0x18e00
 c001892:	f200 10e1 	addw	r0, r0, #481	@ 0x1e1
 c001896:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c00189a:	f8c3 10d0 	str.w	r1, [r3, #208]	@ 0xd0
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c00189e:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0018a2:	4c15      	ldr	r4, [pc, #84]	@ (c0018f8 <SystemInit+0xec>)
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c0018a4:	f441 6140 	orr.w	r1, r1, #3072	@ 0xc00
 c0018a8:	f8c3 108c 	str.w	r1, [r3, #140]	@ 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0018ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c0018ae:	4813      	ldr	r0, [pc, #76]	@ (c0018fc <SystemInit+0xf0>)
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c0018b0:	f021 51e0 	bic.w	r1, r1, #469762048	@ 0x1c000000
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c0018b4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c0018b8:	6361      	str	r1, [r4, #52]	@ 0x34
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c0018ba:	f8c0 2280 	str.w	r2, [r0, #640]	@ 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c0018be:	f8c0 2284 	str.w	r2, [r0, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c0018c2:	f8c0 2288 	str.w	r2, [r0, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c0018c6:	f8c0 228c 	str.w	r2, [r0, #652]	@ 0x28c
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0018ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0018ce:	490c      	ldr	r1, [pc, #48]	@ (c001900 <SystemInit+0xf4>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0018d0:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 c0018d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0018d8:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 c0018dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 c0018e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif
}
 c0018e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c0018e8:	e000ed00 	.word	0xe000ed00
 c0018ec:	4fffffe1 	.word	0x4fffffe1
 c0018f0:	9fffffe1 	.word	0x9fffffe1
 c0018f4:	0bf90000 	.word	0x0bf90000
 c0018f8:	e000ef00 	.word	0xe000ef00
 c0018fc:	e000e100 	.word	0xe000e100
 c001900:	e002ed00 	.word	0xe002ed00
 c001904:	0c03e000 	.word	0x0c03e000
 c001908:	0c03ffe3 	.word	0x0c03ffe3
 c00190c:	08040000 	.word	0x08040000
 c001910:	0807ffe1 	.word	0x0807ffe1
 c001914:	20018000 	.word	0x20018000

0c001918 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c001918:	4b23      	ldr	r3, [pc, #140]	@ (c0019a8 <SystemCoreClockUpdate+0x90>)
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c00191a:	4923      	ldr	r1, [pc, #140]	@ (c0019a8 <SystemCoreClockUpdate+0x90>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c00191c:	681a      	ldr	r2, [r3, #0]
  msirange = MSIRangeTable[msirange];
 c00191e:	4823      	ldr	r0, [pc, #140]	@ (c0019ac <SystemCoreClockUpdate+0x94>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c001920:	0712      	lsls	r2, r2, #28
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c001922:	bf54      	ite	pl
 c001924:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c001928:	681b      	ldrmi	r3, [r3, #0]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c00192a:	688a      	ldr	r2, [r1, #8]
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c00192c:	bf58      	it	pl
 c00192e:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c001932:	f002 020c 	and.w	r2, r2, #12
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c001936:	bf48      	it	mi
 c001938:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c00193c:	2a08      	cmp	r2, #8
  msirange = MSIRangeTable[msirange];
 c00193e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c001942:	d00f      	beq.n	c001964 <SystemCoreClockUpdate+0x4c>
 c001944:	2a0c      	cmp	r2, #12
 c001946:	d00f      	beq.n	c001968 <SystemCoreClockUpdate+0x50>
 c001948:	4919      	ldr	r1, [pc, #100]	@ (c0019b0 <SystemCoreClockUpdate+0x98>)
 c00194a:	2a04      	cmp	r2, #4
 c00194c:	bf08      	it	eq
 c00194e:	460b      	moveq	r3, r1
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c001950:	4a15      	ldr	r2, [pc, #84]	@ (c0019a8 <SystemCoreClockUpdate+0x90>)
 c001952:	4818      	ldr	r0, [pc, #96]	@ (c0019b4 <SystemCoreClockUpdate+0x9c>)
 c001954:	6892      	ldr	r2, [r2, #8]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c001956:	4918      	ldr	r1, [pc, #96]	@ (c0019b8 <SystemCoreClockUpdate+0xa0>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c001958:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c00195c:	5c82      	ldrb	r2, [r0, r2]
  SystemCoreClock >>= tmp;
 c00195e:	40d3      	lsrs	r3, r2
 c001960:	600b      	str	r3, [r1, #0]
}
 c001962:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c001964:	4b12      	ldr	r3, [pc, #72]	@ (c0019b0 <SystemCoreClockUpdate+0x98>)
 c001966:	e7f3      	b.n	c001950 <SystemCoreClockUpdate+0x38>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c001968:	68c8      	ldr	r0, [r1, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c00196a:	68ca      	ldr	r2, [r1, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00196c:	f000 0103 	and.w	r1, r0, #3
 c001970:	3902      	subs	r1, #2
 c001972:	2901      	cmp	r1, #1
          pllvco = (HSE_VALUE / pllm);
 c001974:	bf98      	it	ls
 c001976:	490e      	ldrls	r1, [pc, #56]	@ (c0019b0 <SystemCoreClockUpdate+0x98>)
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c001978:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c00197c:	f102 0201 	add.w	r2, r2, #1
          pllvco = (msirange / pllm);
 c001980:	bf8c      	ite	hi
 c001982:	fbb3 f1f2 	udivhi	r1, r3, r2
          pllvco = (HSE_VALUE / pllm);
 c001986:	fbb1 f1f2 	udivls	r1, r1, r2
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c00198a:	4a07      	ldr	r2, [pc, #28]	@ (c0019a8 <SystemCoreClockUpdate+0x90>)
 c00198c:	68d3      	ldr	r3, [r2, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c00198e:	68d2      	ldr	r2, [r2, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c001990:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c001994:	fb01 f303 	mul.w	r3, r1, r3
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c001998:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c00199c:	3201      	adds	r2, #1
 c00199e:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 c0019a0:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
 c0019a4:	e7d4      	b.n	c001950 <SystemCoreClockUpdate+0x38>
 c0019a6:	bf00      	nop
 c0019a8:	50021000 	.word	0x50021000
 c0019ac:	0c0049b0 	.word	0x0c0049b0
 c0019b0:	00f42400 	.word	0x00f42400
 c0019b4:	0c0049f8 	.word	0x0c0049f8
 c0019b8:	30000020 	.word	0x30000020

0c0019bc <__acle_se_SECURE_SystemCoreClockUpdate>:
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0019bc:	4b3c      	ldr	r3, [pc, #240]	@ (c001ab0 <__acle_se_SECURE_SystemCoreClockUpdate+0xf4>)
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0019be:	493c      	ldr	r1, [pc, #240]	@ (c001ab0 <__acle_se_SECURE_SystemCoreClockUpdate+0xf4>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0019c0:	681a      	ldr	r2, [r3, #0]
  msirange = MSIRangeTable[msirange];
 c0019c2:	483c      	ldr	r0, [pc, #240]	@ (c001ab4 <__acle_se_SECURE_SystemCoreClockUpdate+0xf8>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0019c4:	0712      	lsls	r2, r2, #28
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0019c6:	bf54      	ite	pl
 c0019c8:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	@ 0x94
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0019cc:	681a      	ldrmi	r2, [r3, #0]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0019ce:	688b      	ldr	r3, [r1, #8]
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0019d0:	bf58      	it	pl
 c0019d2:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0019d6:	f003 030c 	and.w	r3, r3, #12
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0019da:	bf48      	it	mi
 c0019dc:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0019e0:	2b08      	cmp	r3, #8
  msirange = MSIRangeTable[msirange];
 c0019e2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0019e6:	d041      	beq.n	c001a6c <__acle_se_SECURE_SystemCoreClockUpdate+0xb0>
 c0019e8:	2b0c      	cmp	r3, #12
 c0019ea:	d041      	beq.n	c001a70 <__acle_se_SECURE_SystemCoreClockUpdate+0xb4>
 c0019ec:	4a32      	ldr	r2, [pc, #200]	@ (c001ab8 <__acle_se_SECURE_SystemCoreClockUpdate+0xfc>)
 c0019ee:	2b04      	cmp	r3, #4
 c0019f0:	bf08      	it	eq
 c0019f2:	4610      	moveq	r0, r2
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c0019f4:	4b2e      	ldr	r3, [pc, #184]	@ (c001ab0 <__acle_se_SECURE_SystemCoreClockUpdate+0xf4>)
 c0019f6:	4931      	ldr	r1, [pc, #196]	@ (c001abc <__acle_se_SECURE_SystemCoreClockUpdate+0x100>)
 c0019f8:	689b      	ldr	r3, [r3, #8]
  SystemCoreClock >>= tmp;
 c0019fa:	4a31      	ldr	r2, [pc, #196]	@ (c001ac0 <__acle_se_SECURE_SystemCoreClockUpdate+0x104>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c0019fc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c001a00:	5ccb      	ldrb	r3, [r1, r3]
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
  SystemCoreClockUpdate();
  
  return SystemCoreClock;
}
 c001a02:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
  SystemCoreClock >>= tmp;
 c001a06:	40d8      	lsrs	r0, r3
}
 c001a08:	4671      	mov	r1, lr
 c001a0a:	4673      	mov	r3, lr
 c001a0c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001a10:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001a14:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001a18:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001a1c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001a20:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001a24:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001a28:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001a2c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001a30:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001a34:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001a38:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001a3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001a40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
  SystemCoreClock >>= tmp;
 c001a44:	6010      	str	r0, [r2, #0]
}
 c001a46:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001a4a:	4672      	mov	r2, lr
 c001a4c:	f38e 8c00 	msr	CPSR_fs, lr
 c001a50:	b410      	push	{r4}
 c001a52:	eef1 ca10 	vmrs	ip, fpscr
 c001a56:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001a5a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001a5e:	ea0c 0c04 	and.w	ip, ip, r4
 c001a62:	eee1 ca10 	vmsr	fpscr, ip
 c001a66:	bc10      	pop	{r4}
 c001a68:	46f4      	mov	ip, lr
 c001a6a:	4774      	bxns	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c001a6c:	4812      	ldr	r0, [pc, #72]	@ (c001ab8 <__acle_se_SECURE_SystemCoreClockUpdate+0xfc>)
 c001a6e:	e7c1      	b.n	c0019f4 <__acle_se_SECURE_SystemCoreClockUpdate+0x38>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c001a70:	68ca      	ldr	r2, [r1, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c001a72:	68cb      	ldr	r3, [r1, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c001a74:	f002 0203 	and.w	r2, r2, #3
 c001a78:	3a02      	subs	r2, #2
 c001a7a:	2a01      	cmp	r2, #1
          pllvco = (HSE_VALUE / pllm);
 c001a7c:	bf98      	it	ls
 c001a7e:	4a0e      	ldrls	r2, [pc, #56]	@ (c001ab8 <__acle_se_SECURE_SystemCoreClockUpdate+0xfc>)
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c001a80:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c001a84:	f103 0301 	add.w	r3, r3, #1
          pllvco = (msirange / pllm);
 c001a88:	bf8c      	ite	hi
 c001a8a:	fbb0 f2f3 	udivhi	r2, r0, r3
          pllvco = (HSE_VALUE / pllm);
 c001a8e:	fbb2 f2f3 	udivls	r2, r2, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c001a92:	4b07      	ldr	r3, [pc, #28]	@ (c001ab0 <__acle_se_SECURE_SystemCoreClockUpdate+0xf4>)
 c001a94:	68d8      	ldr	r0, [r3, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c001a96:	68db      	ldr	r3, [r3, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c001a98:	f3c0 2006 	ubfx	r0, r0, #8, #7
 c001a9c:	fb02 f000 	mul.w	r0, r2, r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c001aa0:	f3c3 6341 	ubfx	r3, r3, #25, #2
 c001aa4:	3301      	adds	r3, #1
 c001aa6:	005b      	lsls	r3, r3, #1
      SystemCoreClock = pllvco/pllr;
 c001aa8:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 c001aac:	e7a2      	b.n	c0019f4 <__acle_se_SECURE_SystemCoreClockUpdate+0x38>
 c001aae:	bf00      	nop
 c001ab0:	50021000 	.word	0x50021000
 c001ab4:	0c0049b0 	.word	0x0c0049b0
 c001ab8:	00f42400 	.word	0x00f42400
 c001abc:	0c0049f8 	.word	0x0c0049f8
 c001ac0:	30000020 	.word	0x30000020

0c001ac4 <MX_TIM3_Init>:

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001ac4:	2300      	movs	r3, #0

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
 c001ac6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
{
 c001aca:	b500      	push	{lr}
  htim3.Instance = TIM3;
 c001acc:	4818      	ldr	r0, [pc, #96]	@ (c001b30 <MX_TIM3_Init+0x6c>)
 c001ace:	4919      	ldr	r1, [pc, #100]	@ (c001b34 <MX_TIM3_Init+0x70>)
{
 c001ad0:	b089      	sub	sp, #36	@ 0x24
  htim3.Init.Prescaler = 0;
 c001ad2:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001ad6:	e9cd 3305 	strd	r3, r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c001ada:	e9cd 3302 	strd	r3, r3, [sp, #8]
  htim3.Instance = TIM3;
 c001ade:	6001      	str	r1, [r0, #0]
  htim3.Init.Prescaler = 0;
 c001ae0:	60c2      	str	r2, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001ae2:	9304      	str	r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c001ae4:	9301      	str	r3, [sp, #4]
  htim3.Init.Prescaler = 0;
 c001ae6:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 c001ae8:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001aea:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 c001aec:	f001 ff60 	bl	c0039b0 <HAL_TIM_Base_Init>
 c001af0:	b990      	cbnz	r0, c001b18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c001af2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 c001af6:	480e      	ldr	r0, [pc, #56]	@ (c001b30 <MX_TIM3_Init+0x6c>)
 c001af8:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c001afa:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 c001afc:	f001 ffe6 	bl	c003acc <HAL_TIM_ConfigClockSource>
 c001b00:	b990      	cbnz	r0, c001b28 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c001b02:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 c001b04:	480a      	ldr	r0, [pc, #40]	@ (c001b30 <MX_TIM3_Init+0x6c>)
 c001b06:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c001b08:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 c001b0a:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 c001b0c:	f002 f94e 	bl	c003dac <HAL_TIMEx_MasterConfigSynchronization>
 c001b10:	b928      	cbnz	r0, c001b1e <MX_TIM3_Init+0x5a>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 c001b12:	b009      	add	sp, #36	@ 0x24
 c001b14:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c001b18:	f7ff fadc 	bl	c0010d4 <Error_Handler>
 c001b1c:	e7e9      	b.n	c001af2 <MX_TIM3_Init+0x2e>
    Error_Handler();
 c001b1e:	f7ff fad9 	bl	c0010d4 <Error_Handler>
}
 c001b22:	b009      	add	sp, #36	@ 0x24
 c001b24:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c001b28:	f7ff fad4 	bl	c0010d4 <Error_Handler>
 c001b2c:	e7e9      	b.n	c001b02 <MX_TIM3_Init+0x3e>
 c001b2e:	bf00      	nop
 c001b30:	300000c0 	.word	0x300000c0
 c001b34:	50000400 	.word	0x50000400

0c001b38 <MX_TIM4_Init>:

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001b38:	2300      	movs	r3, #0

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 0;
 c001b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
{
 c001b3e:	b500      	push	{lr}
  htim4.Instance = TIM4;
 c001b40:	4818      	ldr	r0, [pc, #96]	@ (c001ba4 <MX_TIM4_Init+0x6c>)
 c001b42:	4919      	ldr	r1, [pc, #100]	@ (c001ba8 <MX_TIM4_Init+0x70>)
{
 c001b44:	b089      	sub	sp, #36	@ 0x24
  htim4.Init.Prescaler = 0;
 c001b46:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001b4a:	e9cd 3305 	strd	r3, r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c001b4e:	e9cd 3302 	strd	r3, r3, [sp, #8]
  htim4.Instance = TIM4;
 c001b52:	6001      	str	r1, [r0, #0]
  htim4.Init.Prescaler = 0;
 c001b54:	60c2      	str	r2, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001b56:	9304      	str	r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c001b58:	9301      	str	r3, [sp, #4]
  htim4.Init.Prescaler = 0;
 c001b5a:	6103      	str	r3, [r0, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 65535;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 c001b5c:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c001b5e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 c001b60:	f001 ff26 	bl	c0039b0 <HAL_TIM_Base_Init>
 c001b64:	b990      	cbnz	r0, c001b8c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c001b66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 c001b6a:	480e      	ldr	r0, [pc, #56]	@ (c001ba4 <MX_TIM4_Init+0x6c>)
 c001b6c:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c001b6e:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 c001b70:	f001 ffac 	bl	c003acc <HAL_TIM_ConfigClockSource>
 c001b74:	b990      	cbnz	r0, c001b9c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c001b76:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 c001b78:	480a      	ldr	r0, [pc, #40]	@ (c001ba4 <MX_TIM4_Init+0x6c>)
 c001b7a:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c001b7c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 c001b7e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 c001b80:	f002 f914 	bl	c003dac <HAL_TIMEx_MasterConfigSynchronization>
 c001b84:	b928      	cbnz	r0, c001b92 <MX_TIM4_Init+0x5a>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 c001b86:	b009      	add	sp, #36	@ 0x24
 c001b88:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c001b8c:	f7ff faa2 	bl	c0010d4 <Error_Handler>
 c001b90:	e7e9      	b.n	c001b66 <MX_TIM4_Init+0x2e>
    Error_Handler();
 c001b92:	f7ff fa9f 	bl	c0010d4 <Error_Handler>
}
 c001b96:	b009      	add	sp, #36	@ 0x24
 c001b98:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 c001b9c:	f7ff fa9a 	bl	c0010d4 <Error_Handler>
 c001ba0:	e7e9      	b.n	c001b76 <MX_TIM4_Init+0x3e>
 c001ba2:	bf00      	nop
 c001ba4:	30000070 	.word	0x30000070
 c001ba8:	50000800 	.word	0x50000800

0c001bac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 c001bac:	b500      	push	{lr}

  if(tim_baseHandle->Instance==TIM3)
 c001bae:	4a1a      	ldr	r2, [pc, #104]	@ (c001c18 <HAL_TIM_Base_MspInit+0x6c>)
 c001bb0:	6803      	ldr	r3, [r0, #0]
{
 c001bb2:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM3)
 c001bb4:	4293      	cmp	r3, r2
 c001bb6:	d005      	beq.n	c001bc4 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM4)
 c001bb8:	4a18      	ldr	r2, [pc, #96]	@ (c001c1c <HAL_TIM_Base_MspInit+0x70>)
 c001bba:	4293      	cmp	r3, r2
 c001bbc:	d017      	beq.n	c001bee <HAL_TIM_Base_MspInit+0x42>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 c001bbe:	b003      	add	sp, #12
 c001bc0:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 c001bc4:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 c001bc6:	4b16      	ldr	r3, [pc, #88]	@ (c001c20 <HAL_TIM_Base_MspInit+0x74>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 c001bc8:	202e      	movs	r0, #46	@ 0x2e
    __HAL_RCC_TIM3_CLK_ENABLE();
 c001bca:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 c001bcc:	f041 0102 	orr.w	r1, r1, #2
 c001bd0:	6599      	str	r1, [r3, #88]	@ 0x58
 c001bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 c001bd4:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 c001bd6:	f003 0302 	and.w	r3, r3, #2
 c001bda:	9300      	str	r3, [sp, #0]
 c001bdc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 c001bde:	f000 f9cb 	bl	c001f78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 c001be2:	202e      	movs	r0, #46	@ 0x2e
}
 c001be4:	b003      	add	sp, #12
 c001be6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 c001bea:	f000 ba01 	b.w	c001ff0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 c001bee:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 c001bf0:	4b0b      	ldr	r3, [pc, #44]	@ (c001c20 <HAL_TIM_Base_MspInit+0x74>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 c001bf2:	202f      	movs	r0, #47	@ 0x2f
    __HAL_RCC_TIM4_CLK_ENABLE();
 c001bf4:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 c001bf6:	f041 0104 	orr.w	r1, r1, #4
 c001bfa:	6599      	str	r1, [r3, #88]	@ 0x58
 c001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 c001bfe:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 c001c00:	f003 0304 	and.w	r3, r3, #4
 c001c04:	9301      	str	r3, [sp, #4]
 c001c06:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 c001c08:	f000 f9b6 	bl	c001f78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 c001c0c:	202f      	movs	r0, #47	@ 0x2f
}
 c001c0e:	b003      	add	sp, #12
 c001c10:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 c001c14:	f000 b9ec 	b.w	c001ff0 <HAL_NVIC_EnableIRQ>
 c001c18:	50000400 	.word	0x50000400
 c001c1c:	50000800 	.word	0x50000800
 c001c20:	50021000 	.word	0x50021000
 c001c24:	00000000 	.word	0x00000000

0c001c28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 c001c28:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 c001c2a:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 c001c2e:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 c001c30:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  //huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c001c32:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ c001cb0 <MX_USART2_UART_Init+0x88>
  huart2.Instance = USART2;
 c001c36:	4820      	ldr	r0, [pc, #128]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 c001c38:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart2.Init.Parity = UART_PARITY_NONE;
 c001c3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 c001c40:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c001c44:	6283      	str	r3, [r0, #40]	@ 0x28
  huart2.FifoMode = UART_FIFOMODE_DISABLE;
 c001c46:	6643      	str	r3, [r0, #100]	@ 0x64
  huart2.Instance = USART2;
 c001c48:	4b1c      	ldr	r3, [pc, #112]	@ (c001cbc <MX_USART2_UART_Init+0x94>)
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c001c4a:	ed80 7b08 	vstr	d7, [r0, #32]
  huart2.Instance = USART2;
 c001c4e:	6003      	str	r3, [r0, #0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 c001c50:	f002 fbda 	bl	c004408 <HAL_UART_Init>
 c001c54:	b970      	cbnz	r0, c001c74 <MX_USART2_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001c56:	2100      	movs	r1, #0
 c001c58:	4817      	ldr	r0, [pc, #92]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c5a:	f002 fd21 	bl	c0046a0 <HAL_UARTEx_SetTxFifoThreshold>
 c001c5e:	b988      	cbnz	r0, c001c84 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001c60:	2100      	movs	r1, #0
 c001c62:	4815      	ldr	r0, [pc, #84]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c64:	f002 fd5e 	bl	c004724 <HAL_UARTEx_SetRxFifoThreshold>
 c001c68:	b9a0      	cbnz	r0, c001c94 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 c001c6a:	4813      	ldr	r0, [pc, #76]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c6c:	f002 fcfa 	bl	c004664 <HAL_UARTEx_DisableFifoMode>
 c001c70:	b9b8      	cbnz	r0, c001ca2 <MX_USART2_UART_Init+0x7a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 c001c72:	bd08      	pop	{r3, pc}
    Error_Handler();
 c001c74:	f7ff fa2e 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001c78:	2100      	movs	r1, #0
 c001c7a:	480f      	ldr	r0, [pc, #60]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c7c:	f002 fd10 	bl	c0046a0 <HAL_UARTEx_SetTxFifoThreshold>
 c001c80:	2800      	cmp	r0, #0
 c001c82:	d0ed      	beq.n	c001c60 <MX_USART2_UART_Init+0x38>
    Error_Handler();
 c001c84:	f7ff fa26 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001c88:	2100      	movs	r1, #0
 c001c8a:	480b      	ldr	r0, [pc, #44]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c8c:	f002 fd4a 	bl	c004724 <HAL_UARTEx_SetRxFifoThreshold>
 c001c90:	2800      	cmp	r0, #0
 c001c92:	d0ea      	beq.n	c001c6a <MX_USART2_UART_Init+0x42>
    Error_Handler();
 c001c94:	f7ff fa1e 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 c001c98:	4807      	ldr	r0, [pc, #28]	@ (c001cb8 <MX_USART2_UART_Init+0x90>)
 c001c9a:	f002 fce3 	bl	c004664 <HAL_UARTEx_DisableFifoMode>
 c001c9e:	2800      	cmp	r0, #0
 c001ca0:	d0e7      	beq.n	c001c72 <MX_USART2_UART_Init+0x4a>
}
 c001ca2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 c001ca6:	f7ff ba15 	b.w	c0010d4 <Error_Handler>
 c001caa:	bf00      	nop
 c001cac:	f3af 8000 	nop.w
	...
 c001cb8:	30000110 	.word	0x30000110
 c001cbc:	50004400 	.word	0x50004400

0c001cc0 <MX_LPUART1_UART_Init>:

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 c001cc0:	b508      	push	{r3, lr}

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
  hlpuart1.Init.BaudRate = 921600;
 c001cc2:	f44f 2161 	mov.w	r1, #921600	@ 0xe1000
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 c001cc6:	2300      	movs	r3, #0
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 c001cc8:	220c      	movs	r2, #12
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c001cca:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ c001d48 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 c001cce:	4820      	ldr	r0, [pc, #128]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 c001cd0:	e9c0 1301 	strd	r1, r3, [r0, #4]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 c001cd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 c001cd8:	e9c0 2305 	strd	r2, r3, [r0, #20]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c001cdc:	6283      	str	r3, [r0, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 c001cde:	6643      	str	r3, [r0, #100]	@ 0x64
  hlpuart1.Instance = LPUART1;
 c001ce0:	4b1c      	ldr	r3, [pc, #112]	@ (c001d54 <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c001ce2:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Instance = LPUART1;
 c001ce6:	6003      	str	r3, [r0, #0]
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 c001ce8:	f002 fb8e 	bl	c004408 <HAL_UART_Init>
 c001cec:	b970      	cbnz	r0, c001d0c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001cee:	2100      	movs	r1, #0
 c001cf0:	4817      	ldr	r0, [pc, #92]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001cf2:	f002 fcd5 	bl	c0046a0 <HAL_UARTEx_SetTxFifoThreshold>
 c001cf6:	b988      	cbnz	r0, c001d1c <MX_LPUART1_UART_Init+0x5c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001cf8:	2100      	movs	r1, #0
 c001cfa:	4815      	ldr	r0, [pc, #84]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001cfc:	f002 fd12 	bl	c004724 <HAL_UARTEx_SetRxFifoThreshold>
 c001d00:	b9a0      	cbnz	r0, c001d2c <MX_LPUART1_UART_Init+0x6c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 c001d02:	4813      	ldr	r0, [pc, #76]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001d04:	f002 fcae 	bl	c004664 <HAL_UARTEx_DisableFifoMode>
 c001d08:	b9b8      	cbnz	r0, c001d3a <MX_LPUART1_UART_Init+0x7a>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 c001d0a:	bd08      	pop	{r3, pc}
    Error_Handler();
 c001d0c:	f7ff f9e2 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001d10:	2100      	movs	r1, #0
 c001d12:	480f      	ldr	r0, [pc, #60]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001d14:	f002 fcc4 	bl	c0046a0 <HAL_UARTEx_SetTxFifoThreshold>
 c001d18:	2800      	cmp	r0, #0
 c001d1a:	d0ed      	beq.n	c001cf8 <MX_LPUART1_UART_Init+0x38>
    Error_Handler();
 c001d1c:	f7ff f9da 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c001d20:	2100      	movs	r1, #0
 c001d22:	480b      	ldr	r0, [pc, #44]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001d24:	f002 fcfe 	bl	c004724 <HAL_UARTEx_SetRxFifoThreshold>
 c001d28:	2800      	cmp	r0, #0
 c001d2a:	d0ea      	beq.n	c001d02 <MX_LPUART1_UART_Init+0x42>
    Error_Handler();
 c001d2c:	f7ff f9d2 	bl	c0010d4 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 c001d30:	4807      	ldr	r0, [pc, #28]	@ (c001d50 <MX_LPUART1_UART_Init+0x90>)
 c001d32:	f002 fc97 	bl	c004664 <HAL_UARTEx_DisableFifoMode>
 c001d36:	2800      	cmp	r0, #0
 c001d38:	d0e7      	beq.n	c001d0a <MX_LPUART1_UART_Init+0x4a>
}
 c001d3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 c001d3e:	f7ff b9c9 	b.w	c0010d4 <Error_Handler>
 c001d42:	bf00      	nop
 c001d44:	f3af 8000 	nop.w
	...
 c001d50:	300001a0 	.word	0x300001a0
 c001d54:	50008000 	.word	0x50008000

0c001d58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 c001d58:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c001d5a:	2100      	movs	r1, #0
{
 c001d5c:	4604      	mov	r4, r0
 c001d5e:	b0ae      	sub	sp, #184	@ 0xb8
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c001d60:	2294      	movs	r2, #148	@ 0x94
 c001d62:	a809      	add	r0, sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c001d64:	e9cd 1104 	strd	r1, r1, [sp, #16]
 c001d68:	e9cd 1106 	strd	r1, r1, [sp, #24]
 c001d6c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c001d6e:	f002 fd2b 	bl	c0047c8 <memset>
  if(uartHandle->Instance==LPUART1)
 c001d72:	4a39      	ldr	r2, [pc, #228]	@ (c001e58 <HAL_UART_MspInit+0x100>)
 c001d74:	6823      	ldr	r3, [r4, #0]
 c001d76:	4293      	cmp	r3, r2
 c001d78:	d004      	beq.n	c001d84 <HAL_UART_MspInit+0x2c>
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  } else if(uartHandle->Instance==USART2)
 c001d7a:	4a38      	ldr	r2, [pc, #224]	@ (c001e5c <HAL_UART_MspInit+0x104>)
 c001d7c:	4293      	cmp	r3, r2
 c001d7e:	d02d      	beq.n	c001ddc <HAL_UART_MspInit+0x84>
    //HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 c001d80:	b02e      	add	sp, #184	@ 0xb8
 c001d82:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 c001d84:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c001d86:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 c001d88:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c001d8a:	f001 fb89 	bl	c0034a0 <HAL_RCCEx_PeriphCLKConfig>
 c001d8e:	2800      	cmp	r0, #0
 c001d90:	d14d      	bne.n	c001e2e <HAL_UART_MspInit+0xd6>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 c001d92:	4b33      	ldr	r3, [pc, #204]	@ (c001e60 <HAL_UART_MspInit+0x108>)
 c001d94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c001d96:	f042 0201 	orr.w	r2, r2, #1
 c001d9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 c001d9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c001d9e:	f002 0201 	and.w	r2, r2, #1
 c001da2:	9200      	str	r2, [sp, #0]
 c001da4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 c001da6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c001da8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 c001dac:	64da      	str	r2, [r3, #76]	@ 0x4c
 c001dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c001db4:	9301      	str	r3, [sp, #4]
 c001db6:	9b01      	ldr	r3, [sp, #4]
    HAL_PWREx_EnableVddIO2();
 c001db8:	f000 fc1c 	bl	c0025f4 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 c001dbc:	2008      	movs	r0, #8
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 c001dbe:	ed9f 7b20 	vldr	d7, [pc, #128]	@ c001e40 <HAL_UART_MspInit+0xe8>
 c001dc2:	2200      	movs	r2, #0
 c001dc4:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 c001dc6:	9008      	str	r0, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 c001dc8:	a904      	add	r1, sp, #16
 c001dca:	4826      	ldr	r0, [pc, #152]	@ (c001e64 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 c001dcc:	ed8d 7b04 	vstr	d7, [sp, #16]
 c001dd0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 c001dd4:	f000 f934 	bl	c002040 <HAL_GPIO_Init>
}
 c001dd8:	b02e      	add	sp, #184	@ 0xb8
 c001dda:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 c001ddc:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c001dde:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 c001de0:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c001de2:	f001 fb5d 	bl	c0034a0 <HAL_RCCEx_PeriphCLKConfig>
 c001de6:	bb28      	cbnz	r0, c001e34 <HAL_UART_MspInit+0xdc>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 c001de8:	ed9f 6b17 	vldr	d6, [pc, #92]	@ c001e48 <HAL_UART_MspInit+0xf0>
 c001dec:	ed9f 7b18 	vldr	d7, [pc, #96]	@ c001e50 <HAL_UART_MspInit+0xf8>
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 c001df0:	2407      	movs	r4, #7
    __HAL_RCC_USART2_CLK_ENABLE();
 c001df2:	4b1b      	ldr	r3, [pc, #108]	@ (c001e60 <HAL_UART_MspInit+0x108>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c001df4:	481c      	ldr	r0, [pc, #112]	@ (c001e68 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART2_CLK_ENABLE();
 c001df6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c001df8:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 c001dfa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 c001dfe:	659a      	str	r2, [r3, #88]	@ 0x58
 c001e00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c001e02:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 c001e06:	9202      	str	r2, [sp, #8]
 c001e08:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 c001e0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c001e0c:	f042 0201 	orr.w	r2, r2, #1
 c001e10:	64da      	str	r2, [r3, #76]	@ 0x4c
 c001e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 c001e14:	ed8d 6b04 	vstr	d6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 c001e18:	f003 0301 	and.w	r3, r3, #1
 c001e1c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 c001e1e:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 c001e22:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 c001e24:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 c001e26:	f000 f90b 	bl	c002040 <HAL_GPIO_Init>
}
 c001e2a:	b02e      	add	sp, #184	@ 0xb8
 c001e2c:	bd10      	pop	{r4, pc}
      Error_Handler();
 c001e2e:	f7ff f951 	bl	c0010d4 <Error_Handler>
 c001e32:	e7ae      	b.n	c001d92 <HAL_UART_MspInit+0x3a>
      Error_Handler();
 c001e34:	f7ff f94e 	bl	c0010d4 <Error_Handler>
 c001e38:	e7d6      	b.n	c001de8 <HAL_UART_MspInit+0x90>
 c001e3a:	bf00      	nop
 c001e3c:	f3af 8000 	nop.w
 c001e40:	00000180 	.word	0x00000180
 c001e44:	00000002 	.word	0x00000002
 c001e48:	0000000c 	.word	0x0000000c
 c001e4c:	00000002 	.word	0x00000002
	...
 c001e58:	50008000 	.word	0x50008000
 c001e5c:	50004400 	.word	0x50004400
 c001e60:	50021000 	.word	0x50021000
 c001e64:	52021800 	.word	0x52021800
 c001e68:	52020000 	.word	0x52020000

0c001e6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c001e6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ c001ea4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c001e70:	f7ff fccc 	bl	c00180c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c001e74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c001e76:	e003      	b.n	c001e80 <LoopCopyDataInit>

0c001e78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c001e78:	4b0b      	ldr	r3, [pc, #44]	@ (c001ea8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c001e7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c001e7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c001e7e:	3104      	adds	r1, #4

0c001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c001e80:	480a      	ldr	r0, [pc, #40]	@ (c001eac <LoopForever+0xa>)
	ldr	r3, =_edata
 c001e82:	4b0b      	ldr	r3, [pc, #44]	@ (c001eb0 <LoopForever+0xe>)
	adds	r2, r0, r1
 c001e84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c001e86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c001e88:	d3f6      	bcc.n	c001e78 <CopyDataInit>
	ldr	r2, =_sbss
 c001e8a:	4a0a      	ldr	r2, [pc, #40]	@ (c001eb4 <LoopForever+0x12>)
	b	LoopFillZerobss
 c001e8c:	e002      	b.n	c001e94 <LoopFillZerobss>

0c001e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c001e8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c001e90:	f842 3b04 	str.w	r3, [r2], #4

0c001e94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c001e94:	4b08      	ldr	r3, [pc, #32]	@ (c001eb8 <LoopForever+0x16>)
	cmp	r2, r3
 c001e96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c001e98:	d3f9      	bcc.n	c001e8e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c001e9a:	f002 fc9d 	bl	c0047d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c001e9e:	f7ff f8af 	bl	c001000 <main>

0c001ea2 <LoopForever>:

LoopForever:
    b LoopForever
 c001ea2:	e7fe      	b.n	c001ea2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c001ea4:	30010000 	.word	0x30010000
	ldr	r3, =_sidata
 c001ea8:	0c004a40 	.word	0x0c004a40
	ldr	r0, =_sdata
 c001eac:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c001eb0:	3000002c 	.word	0x3000002c
	ldr	r2, =_sbss
 c001eb4:	30000030 	.word	0x30000030
	ldr	r3, = _ebss
 c001eb8:	30000234 	.word	0x30000234

0c001ebc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c001ebc:	e7fe      	b.n	c001ebc <ADC1_2_IRQHandler>
	...

0c001ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c001ec0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (c001f00 <HAL_InitTick+0x40>)
 c001ec4:	781b      	ldrb	r3, [r3, #0]
 c001ec6:	b90b      	cbnz	r3, c001ecc <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 c001ec8:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 c001eca:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c001ecc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 c001ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 c001ed4:	490b      	ldr	r1, [pc, #44]	@ (c001f04 <HAL_InitTick+0x44>)
 c001ed6:	4605      	mov	r5, r0
 c001ed8:	6808      	ldr	r0, [r1, #0]
 c001eda:	fbb0 f0f3 	udiv	r0, r0, r3
 c001ede:	f000 f895 	bl	c00200c <HAL_SYSTICK_Config>
 c001ee2:	4604      	mov	r4, r0
 c001ee4:	2800      	cmp	r0, #0
 c001ee6:	d1ef      	bne.n	c001ec8 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c001ee8:	2d07      	cmp	r5, #7
 c001eea:	d8ed      	bhi.n	c001ec8 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c001eec:	4602      	mov	r2, r0
 c001eee:	4629      	mov	r1, r5
 c001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 c001ef4:	f000 f840 	bl	c001f78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c001ef8:	4b03      	ldr	r3, [pc, #12]	@ (c001f08 <HAL_InitTick+0x48>)
 c001efa:	4620      	mov	r0, r4
 c001efc:	601d      	str	r5, [r3, #0]
}
 c001efe:	bd38      	pop	{r3, r4, r5, pc}
 c001f00:	30000024 	.word	0x30000024
 c001f04:	30000020 	.word	0x30000020
 c001f08:	30000028 	.word	0x30000028

0c001f0c <HAL_Init>:
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c001f0c:	2004      	movs	r0, #4
{
 c001f0e:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c001f10:	f000 f820 	bl	c001f54 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 c001f14:	f7ff fd00 	bl	c001918 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c001f18:	2007      	movs	r0, #7
 c001f1a:	f7ff ffd1 	bl	c001ec0 <HAL_InitTick>
 c001f1e:	b110      	cbz	r0, c001f26 <HAL_Init+0x1a>
    status = HAL_ERROR;
 c001f20:	2401      	movs	r4, #1
}
 c001f22:	4620      	mov	r0, r4
 c001f24:	bd10      	pop	{r4, pc}
 c001f26:	4604      	mov	r4, r0
    HAL_MspInit();
 c001f28:	f7ff fbf0 	bl	c00170c <HAL_MspInit>
}
 c001f2c:	4620      	mov	r0, r4
 c001f2e:	bd10      	pop	{r4, pc}

0c001f30 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 c001f30:	4a03      	ldr	r2, [pc, #12]	@ (c001f40 <HAL_IncTick+0x10>)
 c001f32:	4b04      	ldr	r3, [pc, #16]	@ (c001f44 <HAL_IncTick+0x14>)
 c001f34:	6811      	ldr	r1, [r2, #0]
 c001f36:	781b      	ldrb	r3, [r3, #0]
 c001f38:	440b      	add	r3, r1
 c001f3a:	6013      	str	r3, [r2, #0]
}
 c001f3c:	4770      	bx	lr
 c001f3e:	bf00      	nop
 c001f40:	30000230 	.word	0x30000230
 c001f44:	30000024 	.word	0x30000024

0c001f48 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 c001f48:	4b01      	ldr	r3, [pc, #4]	@ (c001f50 <HAL_GetTick+0x8>)
 c001f4a:	6818      	ldr	r0, [r3, #0]
}
 c001f4c:	4770      	bx	lr
 c001f4e:	bf00      	nop
 c001f50:	30000230 	.word	0x30000230

0c001f54 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c001f54:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c001f58:	4906      	ldr	r1, [pc, #24]	@ (c001f74 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c001f5a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c001f5c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c001f5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c001f62:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c001f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c001f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c001f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 c001f70:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 c001f72:	4770      	bx	lr
 c001f74:	e000ed00 	.word	0xe000ed00

0c001f78 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c001f78:	4b1b      	ldr	r3, [pc, #108]	@ (c001fe8 <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c001f7a:	b500      	push	{lr}
 c001f7c:	68db      	ldr	r3, [r3, #12]
 c001f7e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c001f82:	f1c3 0e07 	rsb	lr, r3, #7
 c001f86:	f1be 0f03 	cmp.w	lr, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c001f8a:	f103 0c03 	add.w	ip, r3, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c001f8e:	bf28      	it	cs
 c001f90:	f04f 0e03 	movcs.w	lr, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c001f94:	f1bc 0f06 	cmp.w	ip, #6
 c001f98:	d91c      	bls.n	c001fd4 <HAL_NVIC_SetPriority+0x5c>
 c001f9a:	f1a3 0c04 	sub.w	ip, r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 c001fa2:	fa03 f30c 	lsl.w	r3, r3, ip
 c001fa6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c001faa:	f04f 33ff 	mov.w	r3, #4294967295
 c001fae:	fa03 f30e 	lsl.w	r3, r3, lr
 c001fb2:	ea21 0303 	bic.w	r3, r1, r3
 c001fb6:	fa03 f30c 	lsl.w	r3, r3, ip
 c001fba:	4313      	orrs	r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c001fbc:	015b      	lsls	r3, r3, #5
  if ((int32_t)(IRQn) >= 0)
 c001fbe:	2800      	cmp	r0, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c001fc0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 c001fc2:	db0a      	blt.n	c001fda <HAL_NVIC_SetPriority+0x62>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c001fc4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 c001fc8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 c001fcc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 c001fd0:	f85d fb04 	ldr.w	pc, [sp], #4
 c001fd4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c001fd6:	4694      	mov	ip, r2
 c001fd8:	e7e7      	b.n	c001faa <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c001fda:	4a04      	ldr	r2, [pc, #16]	@ (c001fec <HAL_NVIC_SetPriority+0x74>)
 c001fdc:	f000 000f 	and.w	r0, r0, #15
 c001fe0:	4402      	add	r2, r0
 c001fe2:	7613      	strb	r3, [r2, #24]
 c001fe4:	f85d fb04 	ldr.w	pc, [sp], #4
 c001fe8:	e000ed00 	.word	0xe000ed00
 c001fec:	e000ecfc 	.word	0xe000ecfc

0c001ff0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c001ff0:	2800      	cmp	r0, #0
 c001ff2:	db07      	blt.n	c002004 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c001ff4:	2301      	movs	r3, #1
 c001ff6:	f000 011f 	and.w	r1, r0, #31
 c001ffa:	4a03      	ldr	r2, [pc, #12]	@ (c002008 <HAL_NVIC_EnableIRQ+0x18>)
 c001ffc:	0940      	lsrs	r0, r0, #5
 c001ffe:	408b      	lsls	r3, r1
 c002000:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 c002004:	4770      	bx	lr
 c002006:	bf00      	nop
 c002008:	e000e100 	.word	0xe000e100

0c00200c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c00200c:	3801      	subs	r0, #1
 c00200e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 c002012:	d301      	bcc.n	c002018 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 c002014:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 c002016:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002018:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c00201c:	f04f 0ce0 	mov.w	ip, #224	@ 0xe0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002020:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002022:	2107      	movs	r1, #7
{
 c002024:	b410      	push	{r4}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002026:	4c05      	ldr	r4, [pc, #20]	@ (c00203c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002028:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c00202a:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c00202e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002030:	619a      	str	r2, [r3, #24]
}
 c002032:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002036:	6119      	str	r1, [r3, #16]
 c002038:	4770      	bx	lr
 c00203a:	bf00      	nop
 c00203c:	e000ed00 	.word	0xe000ed00

0c002040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c002040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c002044:	680c      	ldr	r4, [r1, #0]
 c002046:	2c00      	cmp	r4, #0
 c002048:	f000 808d 	beq.w	c002166 <HAL_GPIO_Init+0x126>
  uint32_t position = 0U;
 c00204c:	2200      	movs	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c00204e:	f04f 0901 	mov.w	r9, #1
 c002052:	fa09 f502 	lsl.w	r5, r9, r2

    if(iocurrent != 0U)
 c002056:	ea15 0a04 	ands.w	sl, r5, r4
 c00205a:	d07f      	beq.n	c00215c <HAL_GPIO_Init+0x11c>
        GPIOx->OTYPER = temp;
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c00205c:	2603      	movs	r6, #3
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c00205e:	684b      	ldr	r3, [r1, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c002060:	688f      	ldr	r7, [r1, #8]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c002062:	f023 0e10 	bic.w	lr, r3, #16
 c002066:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 c00206a:	f10e 3bff 	add.w	fp, lr, #4294967295
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c00206e:	fa07 f80c 	lsl.w	r8, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c002072:	f1bb 0f01 	cmp.w	fp, #1
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c002076:	fa06 f70c 	lsl.w	r7, r6, ip
 c00207a:	ea6f 0707 	mvn.w	r7, r7
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c00207e:	d974      	bls.n	c00216a <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 c002080:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c002082:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c002084:	ea45 0508 	orr.w	r5, r5, r8
      GPIOx->PUPDR = temp;
 c002088:	60c5      	str	r5, [r0, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c00208a:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c00208c:	402f      	ands	r7, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c00208e:	ea03 0506 	and.w	r5, r3, r6
 c002092:	fa05 f50c 	lsl.w	r5, r5, ip
 c002096:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c002098:	00df      	lsls	r7, r3, #3
      GPIOx->MODER = temp;
 c00209a:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c00209c:	d55e      	bpl.n	c00215c <HAL_GPIO_Init+0x11c>
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c00209e:	260f      	movs	r6, #15
 c0020a0:	f022 0503 	bic.w	r5, r2, #3
 c0020a4:	f002 0c03 	and.w	ip, r2, #3
 c0020a8:	f105 45a0 	add.w	r5, r5, #1342177280	@ 0x50000000
 c0020ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 c0020b0:	fa06 fe0c 	lsl.w	lr, r6, ip
 c0020b4:	f505 353d 	add.w	r5, r5, #193536	@ 0x2f400
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0020b8:	4e62      	ldr	r6, [pc, #392]	@ (c002244 <HAL_GPIO_Init+0x204>)
        temp = EXTI->EXTICR[position >> 2U];
 c0020ba:	6e2f      	ldr	r7, [r5, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0020bc:	42b0      	cmp	r0, r6
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c0020be:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0020c2:	d023      	beq.n	c00210c <HAL_GPIO_Init+0xcc>
 c0020c4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 c0020c8:	42b0      	cmp	r0, r6
 c0020ca:	f000 80a0 	beq.w	c00220e <HAL_GPIO_Init+0x1ce>
 c0020ce:	4e5e      	ldr	r6, [pc, #376]	@ (c002248 <HAL_GPIO_Init+0x208>)
 c0020d0:	42b0      	cmp	r0, r6
 c0020d2:	f000 80a1 	beq.w	c002218 <HAL_GPIO_Init+0x1d8>
 c0020d6:	f8df e178 	ldr.w	lr, [pc, #376]	@ c002250 <HAL_GPIO_Init+0x210>
 c0020da:	4570      	cmp	r0, lr
 c0020dc:	f000 8091 	beq.w	c002202 <HAL_GPIO_Init+0x1c2>
 c0020e0:	f8df e170 	ldr.w	lr, [pc, #368]	@ c002254 <HAL_GPIO_Init+0x214>
 c0020e4:	4570      	cmp	r0, lr
 c0020e6:	f000 809e 	beq.w	c002226 <HAL_GPIO_Init+0x1e6>
 c0020ea:	f8df e16c 	ldr.w	lr, [pc, #364]	@ c002258 <HAL_GPIO_Init+0x218>
 c0020ee:	4570      	cmp	r0, lr
 c0020f0:	f000 80a0 	beq.w	c002234 <HAL_GPIO_Init+0x1f4>
 c0020f4:	f8df e164 	ldr.w	lr, [pc, #356]	@ c00225c <HAL_GPIO_Init+0x21c>
 c0020f8:	4570      	cmp	r0, lr
 c0020fa:	bf0c      	ite	eq
 c0020fc:	f04f 0e06 	moveq.w	lr, #6
 c002100:	f04f 0e07 	movne.w	lr, #7
 c002104:	fa0e fc0c 	lsl.w	ip, lr, ip
 c002108:	ea47 070c 	orr.w	r7, r7, ip
        EXTI->EXTICR[position >> 2U] = temp;
 c00210c:	662f      	str	r7, [r5, #96]	@ 0x60

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
        temp &= ~(iocurrent);
 c00210e:	ea6f 070a 	mvn.w	r7, sl
        temp = EXTI->IMR1;
 c002112:	4d4e      	ldr	r5, [pc, #312]	@ (c00224c <HAL_GPIO_Init+0x20c>)
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c002114:	03de      	lsls	r6, r3, #15
        temp = EXTI->IMR1;
 c002116:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 c00211a:	4e4c      	ldr	r6, [pc, #304]	@ (c00224c <HAL_GPIO_Init+0x20c>)
        temp &= ~(iocurrent);
 c00211c:	bf54      	ite	pl
 c00211e:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c002120:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->IMR1 = temp;
 c002124:	f8c6 5080 	str.w	r5, [r6, #128]	@ 0x80

        temp = EXTI->EMR1;
 c002128:	f8d6 5084 	ldr.w	r5, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c00212c:	039e      	lsls	r6, r3, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 c00212e:	4e47      	ldr	r6, [pc, #284]	@ (c00224c <HAL_GPIO_Init+0x20c>)
        temp &= ~(iocurrent);
 c002130:	bf54      	ite	pl
 c002132:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c002134:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->EMR1 = temp;
 c002138:	f8c6 5084 	str.w	r5, [r6, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c00213c:	6835      	ldr	r5, [r6, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c00213e:	02de      	lsls	r6, r3, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 c002140:	4e42      	ldr	r6, [pc, #264]	@ (c00224c <HAL_GPIO_Init+0x20c>)
        temp &= ~(iocurrent);
 c002142:	bf54      	ite	pl
 c002144:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c002146:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->RTSR1 = temp;
 c00214a:	6035      	str	r5, [r6, #0]

        temp = EXTI->FTSR1;
 c00214c:	6875      	ldr	r5, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c00214e:	029b      	lsls	r3, r3, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 c002150:	4b3e      	ldr	r3, [pc, #248]	@ (c00224c <HAL_GPIO_Init+0x20c>)
        temp &= ~(iocurrent);
 c002152:	bf54      	ite	pl
 c002154:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c002156:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->FTSR1 = temp;
 c00215a:	605d      	str	r5, [r3, #4]
      }
    }

    position++;
 c00215c:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 c00215e:	fa34 f302 	lsrs.w	r3, r4, r2
 c002162:	f47f af76 	bne.w	c002052 <HAL_GPIO_Init+0x12>
  }
}
 c002166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 c00216a:	f8d0 b008 	ldr.w	fp, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c00216e:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c002170:	ea0b 0b07 	and.w	fp, fp, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 c002174:	fa06 fa0c 	lsl.w	sl, r6, ip
 c002178:	ea4a 0a0b 	orr.w	sl, sl, fp
        GPIOx->OSPEEDR = temp;
 c00217c:	f8c0 a008 	str.w	sl, [r0, #8]
        temp = GPIOx->OTYPER;
 c002180:	f8d0 a004 	ldr.w	sl, [r0, #4]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c002184:	f1be 0f02 	cmp.w	lr, #2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c002188:	ea2a 0a05 	bic.w	sl, sl, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 c00218c:	ea4f 1513 	mov.w	r5, r3, lsr #4
 c002190:	fa05 f502 	lsl.w	r5, r5, r2
 c002194:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->OTYPER = temp;
 c002198:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 c00219a:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c00219c:	f003 0303 	and.w	r3, r3, #3
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c0021a0:	ea05 0507 	and.w	r5, r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c0021a4:	ea45 0508 	orr.w	r5, r5, r8
      GPIOx->PUPDR = temp;
 c0021a8:	60c5      	str	r5, [r0, #12]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0021aa:	fa03 f30c 	lsl.w	r3, r3, ip
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0021ae:	d009      	beq.n	c0021c4 <HAL_GPIO_Init+0x184>
      temp = GPIOx->MODER;
 c0021b0:	6805      	ldr	r5, [r0, #0]
    position++;
 c0021b2:	3201      	adds	r2, #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c0021b4:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0021b6:	432b      	orrs	r3, r5
      GPIOx->MODER = temp;
 c0021b8:	6003      	str	r3, [r0, #0]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0021ba:	fa34 f302 	lsrs.w	r3, r4, r2
 c0021be:	f47f af48 	bne.w	c002052 <HAL_GPIO_Init+0x12>
 c0021c2:	e7d0      	b.n	c002166 <HAL_GPIO_Init+0x126>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0021c4:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c0021c6:	f002 0507 	and.w	r5, r2, #7
 c0021ca:	00ad      	lsls	r5, r5, #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0021cc:	fa06 fe05 	lsl.w	lr, r6, r5
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c0021d0:	260f      	movs	r6, #15
        temp = GPIOx->AFR[position >> 3U];
 c0021d2:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
 c0021d6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 c0021da:	f8dc 8020 	ldr.w	r8, [ip, #32]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c0021de:	fa06 f505 	lsl.w	r5, r6, r5
 c0021e2:	ea28 0505 	bic.w	r5, r8, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0021e6:	ea4e 0505 	orr.w	r5, lr, r5
        GPIOx->AFR[position >> 3U] = temp;
 c0021ea:	f8cc 5020 	str.w	r5, [ip, #32]
      temp = GPIOx->MODER;
 c0021ee:	6805      	ldr	r5, [r0, #0]
    position++;
 c0021f0:	3201      	adds	r2, #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c0021f2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0021f4:	432b      	orrs	r3, r5
      GPIOx->MODER = temp;
 c0021f6:	6003      	str	r3, [r0, #0]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0021f8:	fa34 f302 	lsrs.w	r3, r4, r2
 c0021fc:	f47f af29 	bne.w	c002052 <HAL_GPIO_Init+0x12>
 c002200:	e7b1      	b.n	c002166 <HAL_GPIO_Init+0x126>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c002202:	2603      	movs	r6, #3
 c002204:	fa06 fc0c 	lsl.w	ip, r6, ip
 c002208:	ea47 070c 	orr.w	r7, r7, ip
 c00220c:	e77e      	b.n	c00210c <HAL_GPIO_Init+0xcc>
 c00220e:	fa09 fc0c 	lsl.w	ip, r9, ip
 c002212:	ea47 070c 	orr.w	r7, r7, ip
 c002216:	e779      	b.n	c00210c <HAL_GPIO_Init+0xcc>
 c002218:	f04f 0e02 	mov.w	lr, #2
 c00221c:	fa0e fc0c 	lsl.w	ip, lr, ip
 c002220:	ea47 070c 	orr.w	r7, r7, ip
 c002224:	e772      	b.n	c00210c <HAL_GPIO_Init+0xcc>
 c002226:	f04f 0e04 	mov.w	lr, #4
 c00222a:	fa0e fc0c 	lsl.w	ip, lr, ip
 c00222e:	ea47 070c 	orr.w	r7, r7, ip
 c002232:	e76b      	b.n	c00210c <HAL_GPIO_Init+0xcc>
 c002234:	f04f 0e05 	mov.w	lr, #5
 c002238:	fa0e fc0c 	lsl.w	ip, lr, ip
 c00223c:	ea47 070c 	orr.w	r7, r7, ip
 c002240:	e764      	b.n	c00210c <HAL_GPIO_Init+0xcc>
 c002242:	bf00      	nop
 c002244:	52020000 	.word	0x52020000
 c002248:	52020800 	.word	0x52020800
 c00224c:	5002f400 	.word	0x5002f400
 c002250:	52020c00 	.word	0x52020c00
 c002254:	52021000 	.word	0x52021000
 c002258:	52021400 	.word	0x52021400
 c00225c:	52021800 	.word	0x52021800

0c002260 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
                                                       uint32_t PeriphAttributes)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c002260:	f5b1 7f41 	cmp.w	r1, #772	@ 0x304
 c002264:	d22a      	bcs.n	c0022bc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x5c>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c002266:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 c00226a:	f000 021f 	and.w	r2, r0, #31
 c00226e:	eb02 134c 	add.w	r3, r2, ip, lsl #5
 c002272:	2b32      	cmp	r3, #50	@ 0x32
 c002274:	d822      	bhi.n	c0022bc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x5c>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c002276:	0680      	lsls	r0, r0, #26
{
 c002278:	b410      	push	{r4}
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c00227a:	d421      	bmi.n	c0022c0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x60>
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c00227c:	f240 1001 	movw	r0, #257	@ 0x101
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c002280:	4b31      	ldr	r3, [pc, #196]	@ (c002348 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe8>)
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c002282:	4388      	bics	r0, r1
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c002284:	4463      	add	r3, ip
 c002286:	ea4f 0383 	mov.w	r3, r3, lsl #2
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c00228a:	d03b      	beq.n	c002304 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xa4>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c00228c:	05c8      	lsls	r0, r1, #23
 c00228e:	d507      	bpl.n	c0022a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c002290:	f04f 0c01 	mov.w	ip, #1
 c002294:	6818      	ldr	r0, [r3, #0]
 c002296:	fa0c fc02 	lsl.w	ip, ip, r2
 c00229a:	ea20 000c 	bic.w	r0, r0, ip
 c00229e:	6018      	str	r0, [r3, #0]
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC->PRIVCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0022a0:	f240 2002 	movw	r0, #514	@ 0x202
 c0022a4:	4388      	bics	r0, r1
 c0022a6:	d047      	beq.n	c002338 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0022a8:	0589      	lsls	r1, r1, #22
 c0022aa:	d525      	bpl.n	c0022f8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0022ac:	2001      	movs	r0, #1
 c0022ae:	6919      	ldr	r1, [r3, #16]
 c0022b0:	fa00 f202 	lsl.w	r2, r0, r2
 c0022b4:	ea21 0202 	bic.w	r2, r1, r2
 c0022b8:	611a      	str	r2, [r3, #16]
 c0022ba:	e01d      	b.n	c0022f8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    return HAL_ERROR;
 c0022bc:	2001      	movs	r0, #1
    {
      /* do nothing */
    }
  }
  return HAL_OK;
}
 c0022be:	4770      	bx	lr
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c0022c0:	b9f3      	cbnz	r3, c002300 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xa0>
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0022c2:	f240 1201 	movw	r2, #257	@ 0x101
 c0022c6:	438a      	bics	r2, r1
 c0022c8:	d02c      	beq.n	c002324 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xc4>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c0022ca:	05ca      	lsls	r2, r1, #23
 c0022cc:	d506      	bpl.n	c0022dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x7c>
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c0022ce:	4a1f      	ldr	r2, [pc, #124]	@ (c00234c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>)
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c0022d0:	481f      	ldr	r0, [pc, #124]	@ (c002350 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xf0>)
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c0022d2:	6914      	ldr	r4, [r2, #16]
 c0022d4:	6113      	str	r3, [r2, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c0022d6:	6953      	ldr	r3, [r2, #20]
 c0022d8:	4018      	ands	r0, r3
 c0022da:	6150      	str	r0, [r2, #20]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0022dc:	f240 2302 	movw	r3, #514	@ 0x202
 c0022e0:	438b      	bics	r3, r1
 c0022e2:	d015      	beq.n	c002310 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xb0>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0022e4:	058c      	lsls	r4, r1, #22
 c0022e6:	d507      	bpl.n	c0022f8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0022e8:	2100      	movs	r1, #0
 c0022ea:	4b18      	ldr	r3, [pc, #96]	@ (c00234c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>)
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0022ec:	4a18      	ldr	r2, [pc, #96]	@ (c002350 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xf0>)
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c0022ee:	6a18      	ldr	r0, [r3, #32]
 c0022f0:	6219      	str	r1, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0022f2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c0022f4:	400a      	ands	r2, r1
 c0022f6:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_OK;
 c0022f8:	2000      	movs	r0, #0
}
 c0022fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 c0022fe:	4770      	bx	lr
    return HAL_ERROR;
 c002300:	2001      	movs	r0, #1
 c002302:	e7fa      	b.n	c0022fa <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9a>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c002304:	2001      	movs	r0, #1
 c002306:	681c      	ldr	r4, [r3, #0]
 c002308:	4090      	lsls	r0, r2
 c00230a:	4320      	orrs	r0, r4
 c00230c:	6018      	str	r0, [r3, #0]
 c00230e:	e7c7      	b.n	c0022a0 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c002310:	f04f 31ff 	mov.w	r1, #4294967295
 c002314:	4b0d      	ldr	r3, [pc, #52]	@ (c00234c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>)
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c002316:	4a0f      	ldr	r2, [pc, #60]	@ (c002354 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xf4>)
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c002318:	6a18      	ldr	r0, [r3, #32]
 c00231a:	6219      	str	r1, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c00231c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c00231e:	430a      	orrs	r2, r1
 c002320:	625a      	str	r2, [r3, #36]	@ 0x24
 c002322:	e7e9      	b.n	c0022f8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c002324:	f04f 30ff 	mov.w	r0, #4294967295
 c002328:	4b08      	ldr	r3, [pc, #32]	@ (c00234c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xec>)
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c00232a:	4a0a      	ldr	r2, [pc, #40]	@ (c002354 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xf4>)
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00232c:	691c      	ldr	r4, [r3, #16]
 c00232e:	6118      	str	r0, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c002330:	6958      	ldr	r0, [r3, #20]
 c002332:	4302      	orrs	r2, r0
 c002334:	615a      	str	r2, [r3, #20]
 c002336:	e7d1      	b.n	c0022dc <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x7c>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c002338:	2101      	movs	r1, #1
 c00233a:	6918      	ldr	r0, [r3, #16]
 c00233c:	fa01 f202 	lsl.w	r2, r1, r2
 c002340:	4302      	orrs	r2, r0
 c002342:	611a      	str	r2, [r3, #16]
 c002344:	e7d8      	b.n	c0022f8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
 c002346:	bf00      	nop
 c002348:	1400c904 	.word	0x1400c904
 c00234c:	50032400 	.word	0x50032400
 c002350:	fff89000 	.word	0xfff89000
 c002354:	00076fff 	.word	0x00076fff

0c002358 <HAL_GTZC_MPCBB_ConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c002358:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
 c00235c:	b510      	push	{r4, lr}
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00235e:	d00b      	beq.n	c002378 <HAL_GTZC_MPCBB_ConfigMem+0x20>
 c002360:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
 c002364:	d008      	beq.n	c002378 <HAL_GTZC_MPCBB_ConfigMem+0x20>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c002366:	4b2e      	ldr	r3, [pc, #184]	@ (c002420 <HAL_GTZC_MPCBB_ConfigMem+0xc8>)
 c002368:	4298      	cmp	r0, r3
 c00236a:	d03c      	beq.n	c0023e6 <HAL_GTZC_MPCBB_ConfigMem+0x8e>
 c00236c:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 c002370:	4298      	cmp	r0, r3
 c002372:	d038      	beq.n	c0023e6 <HAL_GTZC_MPCBB_ConfigMem+0x8e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
  {
    return HAL_ERROR;
 c002374:	2001      	movs	r0, #1
    WRITE_REG(mpcbb_ptr->VCTR[i],
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
}
 c002376:	bd10      	pop	{r4, pc}
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c002378:	680a      	ldr	r2, [r1, #0]
 c00237a:	b1aa      	cbz	r2, c0023a8 <HAL_GTZC_MPCBB_ConfigMem+0x50>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c00237c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 c002380:	d1f8      	bne.n	c002374 <HAL_GTZC_MPCBB_ConfigMem+0x1c>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c002382:	684b      	ldr	r3, [r1, #4]
 c002384:	b193      	cbz	r3, c0023ac <HAL_GTZC_MPCBB_ConfigMem+0x54>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c002386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 c00238a:	d1f3      	bne.n	c002374 <HAL_GTZC_MPCBB_ConfigMem+0x1c>
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c00238c:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c002390:	d03d      	beq.n	c00240e <HAL_GTZC_MPCBB_ConfigMem+0xb6>
 c002392:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 c002396:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
 c00239a:	d007      	beq.n	c0023ac <HAL_GTZC_MPCBB_ConfigMem+0x54>
 c00239c:	f06f 0eff 	mvn.w	lr, #255	@ 0xff
 c0023a0:	f04f 0c08 	mov.w	ip, #8
    mpcbb_ptr = GTZC_MPCBB2_S;
 c0023a4:	4c1f      	ldr	r4, [pc, #124]	@ (c002424 <HAL_GTZC_MPCBB_ConfigMem+0xcc>)
 c0023a6:	e006      	b.n	c0023b6 <HAL_GTZC_MPCBB_ConfigMem+0x5e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c0023a8:	684a      	ldr	r2, [r1, #4]
 c0023aa:	bb62      	cbnz	r2, c002406 <HAL_GTZC_MPCBB_ConfigMem+0xae>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c0023ac:	f04f 4e7f 	mov.w	lr, #4278190080	@ 0xff000000
 c0023b0:	f04f 0c18 	mov.w	ip, #24
    mpcbb_ptr = GTZC_MPCBB1_S;
 c0023b4:	4c1c      	ldr	r4, [pc, #112]	@ (c002428 <HAL_GTZC_MPCBB_ConfigMem+0xd0>)
  for (i = 0U; i < size_in_superblocks; i++)
 c0023b6:	2300      	movs	r3, #0
  MODIFY_REG(mpcbb_ptr->CR,
 c0023b8:	6820      	ldr	r0, [r4, #0]
 c0023ba:	3104      	adds	r1, #4
 c0023bc:	f020 4040 	bic.w	r0, r0, #3221225472	@ 0xc0000000
 c0023c0:	4302      	orrs	r2, r0
 c0023c2:	6022      	str	r2, [r4, #0]
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c0023c4:	6922      	ldr	r2, [r4, #16]
 c0023c6:	6e48      	ldr	r0, [r1, #100]	@ 0x64
 c0023c8:	ea02 020e 	and.w	r2, r2, lr
 c0023cc:	4302      	orrs	r2, r0
 c0023ce:	6122      	str	r2, [r4, #16]
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c0023d0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 c0023d4:	f851 0f04 	ldr.w	r0, [r1, #4]!
  for (i = 0U; i < size_in_superblocks; i++)
 c0023d8:	3301      	adds	r3, #1
 c0023da:	4563      	cmp	r3, ip
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c0023dc:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c0023e0:	d1f6      	bne.n	c0023d0 <HAL_GTZC_MPCBB_ConfigMem+0x78>
  return HAL_OK;
 c0023e2:	2000      	movs	r0, #0
}
 c0023e4:	bd10      	pop	{r4, pc}
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c0023e6:	680a      	ldr	r2, [r1, #0]
 c0023e8:	b132      	cbz	r2, c0023f8 <HAL_GTZC_MPCBB_ConfigMem+0xa0>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c0023ea:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 c0023ee:	d1c1      	bne.n	c002374 <HAL_GTZC_MPCBB_ConfigMem+0x1c>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c0023f0:	684b      	ldr	r3, [r1, #4]
 c0023f2:	2b00      	cmp	r3, #0
 c0023f4:	d1c7      	bne.n	c002386 <HAL_GTZC_MPCBB_ConfigMem+0x2e>
 c0023f6:	e7ce      	b.n	c002396 <HAL_GTZC_MPCBB_ConfigMem+0x3e>
 c0023f8:	684a      	ldr	r2, [r1, #4]
 c0023fa:	2a00      	cmp	r2, #0
 c0023fc:	d0ce      	beq.n	c00239c <HAL_GTZC_MPCBB_ConfigMem+0x44>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c0023fe:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 c002402:	d1b7      	bne.n	c002374 <HAL_GTZC_MPCBB_ConfigMem+0x1c>
 c002404:	e7ca      	b.n	c00239c <HAL_GTZC_MPCBB_ConfigMem+0x44>
 c002406:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 c00240a:	d0cf      	beq.n	c0023ac <HAL_GTZC_MPCBB_ConfigMem+0x54>
 c00240c:	e7b2      	b.n	c002374 <HAL_GTZC_MPCBB_ConfigMem+0x1c>
 c00240e:	f04f 4e7f 	mov.w	lr, #4278190080	@ 0xff000000
 c002412:	f04f 0c18 	mov.w	ip, #24
 c002416:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c00241a:	4c03      	ldr	r4, [pc, #12]	@ (c002428 <HAL_GTZC_MPCBB_ConfigMem+0xd0>)
 c00241c:	e7cb      	b.n	c0023b6 <HAL_GTZC_MPCBB_ConfigMem+0x5e>
 c00241e:	bf00      	nop
 c002420:	20030000 	.word	0x20030000
 c002424:	50033000 	.word	0x50033000
 c002428:	50032c00 	.word	0x50032c00

0c00242c <HAL_GTZC_TZIC_EnableIT>:
HAL_StatusTypeDef HAL_GTZC_TZIC_EnableIT(uint32_t PeriphId)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c00242c:	0f03      	lsrs	r3, r0, #28
 c00242e:	f000 011f 	and.w	r1, r0, #31
 c002432:	eb01 1243 	add.w	r2, r1, r3, lsl #5
 c002436:	2a47      	cmp	r2, #71	@ 0x47
 c002438:	d818      	bhi.n	c00246c <HAL_GTZC_TZIC_EnableIT+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c00243a:	0680      	lsls	r0, r0, #26
 c00243c:	d50a      	bpl.n	c002454 <HAL_GTZC_TZIC_EnableIT+0x28>
 c00243e:	b9aa      	cbnz	r2, c00246c <HAL_GTZC_TZIC_EnableIT+0x40>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c002440:	f04f 30ff 	mov.w	r0, #4294967295
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c002444:	22ff      	movs	r2, #255	@ 0xff
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c002446:	4b0a      	ldr	r3, [pc, #40]	@ (c002470 <HAL_GTZC_TZIC_EnableIT+0x44>)
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c002448:	490a      	ldr	r1, [pc, #40]	@ (c002474 <HAL_GTZC_TZIC_EnableIT+0x48>)
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c00244a:	6018      	str	r0, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c00244c:	6059      	str	r1, [r3, #4]
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c00244e:	2000      	movs	r0, #0
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c002450:	609a      	str	r2, [r3, #8]
 c002452:	4770      	bx	lr
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c002454:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c002456:	f103 53a0 	add.w	r3, r3, #335544320	@ 0x14000000
 c00245a:	f503 434a 	add.w	r3, r3, #51712	@ 0xca00
 c00245e:	009b      	lsls	r3, r3, #2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c002460:	6818      	ldr	r0, [r3, #0]
 c002462:	408a      	lsls	r2, r1
 c002464:	4302      	orrs	r2, r0
 c002466:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 c002468:	2000      	movs	r0, #0
 c00246a:	4770      	bx	lr
    return HAL_ERROR;
 c00246c:	2001      	movs	r0, #1
}
 c00246e:	4770      	bx	lr
 c002470:	50032800 	.word	0x50032800
 c002474:	3fff6fff 	.word	0x3fff6fff

0c002478 <HAL_GTZC_TZIC_Callback>:
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c002478:	4770      	bx	lr
 c00247a:	bf00      	nop

0c00247c <HAL_GTZC_IRQHandler>:
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c00247c:	4a22      	ldr	r2, [pc, #136]	@ (c002508 <HAL_GTZC_IRQHandler+0x8c>)
{
 c00247e:	b538      	push	{r3, r4, r5, lr}
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c002480:	6815      	ldr	r5, [r2, #0]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c002482:	6913      	ldr	r3, [r2, #16]
  if (flag != 0U)
 c002484:	401d      	ands	r5, r3
 c002486:	d010      	beq.n	c0024aa <HAL_GTZC_IRQHandler+0x2e>
    while ((flag >> position) != 0U)
 c002488:	462b      	mov	r3, r5
    position = 0U;
 c00248a:	2400      	movs	r4, #0
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c00248c:	6215      	str	r5, [r2, #32]
    while ((flag >> position) != 0U)
 c00248e:	e003      	b.n	c002498 <HAL_GTZC_IRQHandler+0x1c>
      position++;
 c002490:	3401      	adds	r4, #1
    while ((flag >> position) != 0U)
 c002492:	fa35 f304 	lsrs.w	r3, r5, r4
 c002496:	d008      	beq.n	c0024aa <HAL_GTZC_IRQHandler+0x2e>
      if ((flag & (1UL << position)) != 0U)
 c002498:	07d9      	lsls	r1, r3, #31
 c00249a:	d5f9      	bpl.n	c002490 <HAL_GTZC_IRQHandler+0x14>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c00249c:	4620      	mov	r0, r4
      position++;
 c00249e:	3401      	adds	r4, #1
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c0024a0:	f7ff ffea 	bl	c002478 <HAL_GTZC_TZIC_Callback>
    while ((flag >> position) != 0U)
 c0024a4:	fa35 f304 	lsrs.w	r3, r5, r4
 c0024a8:	d1f6      	bne.n	c002498 <HAL_GTZC_IRQHandler+0x1c>
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c0024aa:	4a17      	ldr	r2, [pc, #92]	@ (c002508 <HAL_GTZC_IRQHandler+0x8c>)
 c0024ac:	6855      	ldr	r5, [r2, #4]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c0024ae:	6953      	ldr	r3, [r2, #20]
  if (flag != 0U)
 c0024b0:	401d      	ands	r5, r3
 c0024b2:	d011      	beq.n	c0024d8 <HAL_GTZC_IRQHandler+0x5c>
    while ((flag >> position) != 0U)
 c0024b4:	462b      	mov	r3, r5
    position = 0U;
 c0024b6:	2400      	movs	r4, #0
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c0024b8:	6255      	str	r5, [r2, #36]	@ 0x24
    while ((flag >> position) != 0U)
 c0024ba:	e003      	b.n	c0024c4 <HAL_GTZC_IRQHandler+0x48>
      position++;
 c0024bc:	3401      	adds	r4, #1
    while ((flag >> position) != 0U)
 c0024be:	fa35 f304 	lsrs.w	r3, r5, r4
 c0024c2:	d009      	beq.n	c0024d8 <HAL_GTZC_IRQHandler+0x5c>
      if ((flag & (1UL << position)) != 0U)
 c0024c4:	07da      	lsls	r2, r3, #31
 c0024c6:	d5f9      	bpl.n	c0024bc <HAL_GTZC_IRQHandler+0x40>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c0024c8:	f044 5080 	orr.w	r0, r4, #268435456	@ 0x10000000
      position++;
 c0024cc:	3401      	adds	r4, #1
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c0024ce:	f7ff ffd3 	bl	c002478 <HAL_GTZC_TZIC_Callback>
    while ((flag >> position) != 0U)
 c0024d2:	fa35 f304 	lsrs.w	r3, r5, r4
 c0024d6:	d1f5      	bne.n	c0024c4 <HAL_GTZC_IRQHandler+0x48>
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c0024d8:	4a0b      	ldr	r2, [pc, #44]	@ (c002508 <HAL_GTZC_IRQHandler+0x8c>)
 c0024da:	6895      	ldr	r5, [r2, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c0024dc:	6993      	ldr	r3, [r2, #24]
  if (flag != 0U)
 c0024de:	401d      	ands	r5, r3
 c0024e0:	d011      	beq.n	c002506 <HAL_GTZC_IRQHandler+0x8a>
    while ((flag >> position) != 0U)
 c0024e2:	462b      	mov	r3, r5
    position = 0U;
 c0024e4:	2400      	movs	r4, #0
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c0024e6:	6295      	str	r5, [r2, #40]	@ 0x28
    while ((flag >> position) != 0U)
 c0024e8:	e003      	b.n	c0024f2 <HAL_GTZC_IRQHandler+0x76>
      position++;
 c0024ea:	3401      	adds	r4, #1
    while ((flag >> position) != 0U)
 c0024ec:	fa35 f304 	lsrs.w	r3, r5, r4
 c0024f0:	d009      	beq.n	c002506 <HAL_GTZC_IRQHandler+0x8a>
      if ((flag & (1UL << position)) != 0U)
 c0024f2:	07db      	lsls	r3, r3, #31
 c0024f4:	d5f9      	bpl.n	c0024ea <HAL_GTZC_IRQHandler+0x6e>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c0024f6:	f044 5000 	orr.w	r0, r4, #536870912	@ 0x20000000
      position++;
 c0024fa:	3401      	adds	r4, #1
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c0024fc:	f7ff ffbc 	bl	c002478 <HAL_GTZC_TZIC_Callback>
    while ((flag >> position) != 0U)
 c002500:	fa35 f304 	lsrs.w	r3, r5, r4
 c002504:	d1f5      	bne.n	c0024f2 <HAL_GTZC_IRQHandler+0x76>
}
 c002506:	bd38      	pop	{r3, r4, r5, pc}
 c002508:	50032800 	.word	0x50032800

0c00250c <HAL_PWR_ConfigAttributes>:
  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c00250c:	f240 2302 	movw	r3, #514	@ 0x202
 c002510:	438b      	bics	r3, r1
 c002512:	d01d      	beq.n	c002550 <HAL_PWR_ConfigAttributes+0x44>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c002514:	058a      	lsls	r2, r1, #22
 c002516:	d40b      	bmi.n	c002530 <HAL_PWR_ConfigAttributes+0x24>


#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c002518:	f240 1301 	movw	r3, #257	@ 0x101
 c00251c:	438b      	bics	r3, r1
 c00251e:	d012      	beq.n	c002546 <HAL_PWR_ConfigAttributes+0x3a>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
  }
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c002520:	05cb      	lsls	r3, r1, #23
 c002522:	d504      	bpl.n	c00252e <HAL_PWR_ConfigAttributes+0x22>
  {
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c002524:	4a0e      	ldr	r2, [pc, #56]	@ (c002560 <HAL_PWR_ConfigAttributes+0x54>)
 c002526:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c002528:	ea23 0300 	bic.w	r3, r3, r0
 c00252c:	6793      	str	r3, [r2, #120]	@ 0x78
  {
    /* do nothing */
  }

#endif /* __ARM_FEATURE_CMSE */
}
 c00252e:	4770      	bx	lr
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c002530:	4a0b      	ldr	r2, [pc, #44]	@ (c002560 <HAL_PWR_ConfigAttributes+0x54>)
 c002532:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c002536:	f023 0301 	bic.w	r3, r3, #1
 c00253a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c00253e:	f240 1301 	movw	r3, #257	@ 0x101
 c002542:	438b      	bics	r3, r1
 c002544:	d1ec      	bne.n	c002520 <HAL_PWR_ConfigAttributes+0x14>
    SET_BIT(PWR_S->SECCFGR, Item);
 c002546:	4a06      	ldr	r2, [pc, #24]	@ (c002560 <HAL_PWR_ConfigAttributes+0x54>)
 c002548:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c00254a:	4303      	orrs	r3, r0
 c00254c:	6793      	str	r3, [r2, #120]	@ 0x78
 c00254e:	4770      	bx	lr
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c002550:	4a03      	ldr	r2, [pc, #12]	@ (c002560 <HAL_PWR_ConfigAttributes+0x54>)
 c002552:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c002556:	f043 0301 	orr.w	r3, r3, #1
 c00255a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 c00255e:	e7db      	b.n	c002518 <HAL_PWR_ConfigAttributes+0xc>
 c002560:	50007000 	.word	0x50007000

0c002564 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 c002564:	4b02      	ldr	r3, [pc, #8]	@ (c002570 <HAL_PWREx_GetVoltageRange+0xc>)
 c002566:	6818      	ldr	r0, [r3, #0]
}
 c002568:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 c00256c:	4770      	bx	lr
 c00256e:	bf00      	nop
 c002570:	50007000 	.word	0x50007000

0c002574 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c002574:	4a1b      	ldr	r2, [pc, #108]	@ (c0025e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 c002576:	6813      	ldr	r3, [r2, #0]
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c002578:	6911      	ldr	r1, [r2, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c00257a:	f411 4f10 	tst.w	r1, #36864	@ 0x9000
 c00257e:	d02c      	beq.n	c0025da <HAL_PWREx_ControlVoltageScaling+0x66>
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c002580:	68d1      	ldr	r1, [r2, #12]
 c002582:	0409      	lsls	r1, r1, #16
 c002584:	d429      	bmi.n	c0025da <HAL_PWREx_ControlVoltageScaling+0x66>
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c002586:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
  if (vos_old == VoltageScaling)
 c00258a:	4283      	cmp	r3, r0
 c00258c:	d023      	beq.n	c0025d6 <HAL_PWREx_ControlVoltageScaling+0x62>
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c00258e:	f04f 0c32 	mov.w	ip, #50	@ 0x32
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c002592:	6813      	ldr	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c002594:	4914      	ldr	r1, [pc, #80]	@ (c0025e8 <HAL_PWREx_ControlVoltageScaling+0x74>)
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c002596:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 c00259a:	4303      	orrs	r3, r0
 c00259c:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c00259e:	680b      	ldr	r3, [r1, #0]
 c0025a0:	4912      	ldr	r1, [pc, #72]	@ (c0025ec <HAL_PWREx_ControlVoltageScaling+0x78>)
 c0025a2:	095b      	lsrs	r3, r3, #5
 c0025a4:	fba1 1303 	umull	r1, r3, r1, r3
 c0025a8:	09db      	lsrs	r3, r3, #7
 c0025aa:	fb0c f303 	mul.w	r3, ip, r3
 c0025ae:	4910      	ldr	r1, [pc, #64]	@ (c0025f0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0025b0:	6950      	ldr	r0, [r2, #20]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0025b2:	fba1 1303 	umull	r1, r3, r1, r3
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0025b6:	0540      	lsls	r0, r0, #21
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0025b8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 c0025bc:	f103 0301 	add.w	r3, r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0025c0:	d505      	bpl.n	c0025ce <HAL_PWREx_ControlVoltageScaling+0x5a>
 c0025c2:	e000      	b.n	c0025c6 <HAL_PWREx_ControlVoltageScaling+0x52>
 c0025c4:	b11b      	cbz	r3, c0025ce <HAL_PWREx_ControlVoltageScaling+0x5a>
 c0025c6:	6951      	ldr	r1, [r2, #20]
    wait_loop_index--;
 c0025c8:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0025ca:	0549      	lsls	r1, r1, #21
 c0025cc:	d4fa      	bmi.n	c0025c4 <HAL_PWREx_ControlVoltageScaling+0x50>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c0025ce:	4b05      	ldr	r3, [pc, #20]	@ (c0025e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 c0025d0:	695b      	ldr	r3, [r3, #20]
 c0025d2:	055b      	lsls	r3, r3, #21
 c0025d4:	d403      	bmi.n	c0025de <HAL_PWREx_ControlVoltageScaling+0x6a>
    return HAL_OK;
 c0025d6:	2000      	movs	r0, #0
 c0025d8:	4770      	bx	lr
    return HAL_ERROR;
 c0025da:	2001      	movs	r0, #1
}
 c0025dc:	4770      	bx	lr
    return HAL_TIMEOUT;
 c0025de:	2003      	movs	r0, #3
 c0025e0:	4770      	bx	lr
 c0025e2:	bf00      	nop
 c0025e4:	50007000 	.word	0x50007000
 c0025e8:	30000020 	.word	0x30000020
 c0025ec:	0a7c5ac5 	.word	0x0a7c5ac5
 c0025f0:	cccccccd 	.word	0xcccccccd

0c0025f4 <HAL_PWREx_EnableVddIO2>:
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c0025f4:	4a02      	ldr	r2, [pc, #8]	@ (c002600 <HAL_PWREx_EnableVddIO2+0xc>)
 c0025f6:	6853      	ldr	r3, [r2, #4]
 c0025f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c0025fc:	6053      	str	r3, [r2, #4]
}
 c0025fe:	4770      	bx	lr
 c002600:	50007000 	.word	0x50007000

0c002604 <HAL_PWREx_DisableUCPDDeadBattery>:
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c002604:	4a02      	ldr	r2, [pc, #8]	@ (c002610 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 c002606:	6893      	ldr	r3, [r2, #8]
 c002608:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c00260c:	6093      	str	r3, [r2, #8]
}
 c00260e:	4770      	bx	lr
 c002610:	50007000 	.word	0x50007000

0c002614 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c002614:	b530      	push	{r4, r5, lr}
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c002616:	4c1e      	ldr	r4, [pc, #120]	@ (c002690 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
{
 c002618:	4605      	mov	r5, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c00261a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
{
 c00261c:	b083      	sub	sp, #12
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c00261e:	00db      	lsls	r3, r3, #3
 c002620:	d521      	bpl.n	c002666 <RCC_SetFlashLatencyFromMSIRange+0x52>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c002622:	f7ff ff9f 	bl	c002564 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c002626:	f430 7300 	bics.w	r3, r0, #512	@ 0x200
 c00262a:	d015      	beq.n	c002658 <RCC_SetFlashLatencyFromMSIRange+0x44>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 c00262c:	2d80      	cmp	r5, #128	@ 0x80
 c00262e:	d82a      	bhi.n	c002686 <RCC_SetFlashLatencyFromMSIRange+0x72>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 c002630:	d02b      	beq.n	c00268a <RCC_SetFlashLatencyFromMSIRange+0x76>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if (msirange == RCC_MSIRANGE_7)
 c002632:	f1a5 0370 	sub.w	r3, r5, #112	@ 0x70
 c002636:	fab3 f383 	clz	r3, r3
 c00263a:	095b      	lsrs	r3, r3, #5
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c00263c:	4915      	ldr	r1, [pc, #84]	@ (c002694 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 c00263e:	680a      	ldr	r2, [r1, #0]
 c002640:	f022 020f 	bic.w	r2, r2, #15
 c002644:	431a      	orrs	r2, r3
 c002646:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c002648:	6808      	ldr	r0, [r1, #0]
 c00264a:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c00264e:	1ac0      	subs	r0, r0, r3
 c002650:	bf18      	it	ne
 c002652:	2001      	movne	r0, #1
 c002654:	b003      	add	sp, #12
 c002656:	bd30      	pop	{r4, r5, pc}
    if (msirange > RCC_MSIRANGE_8)
 c002658:	2d80      	cmp	r5, #128	@ 0x80
 c00265a:	d9ef      	bls.n	c00263c <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 c00265c:	2da1      	cmp	r5, #161	@ 0xa1
 c00265e:	bf34      	ite	cc
 c002660:	2301      	movcc	r3, #1
 c002662:	2302      	movcs	r3, #2
 c002664:	e7ea      	b.n	c00263c <RCC_SetFlashLatencyFromMSIRange+0x28>
    __HAL_RCC_PWR_CLK_ENABLE();
 c002666:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c002668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c00266c:	65a3      	str	r3, [r4, #88]	@ 0x58
 c00266e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c002670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c002674:	9301      	str	r3, [sp, #4]
 c002676:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 c002678:	f7ff ff74 	bl	c002564 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 c00267c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c00267e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c002682:	65a3      	str	r3, [r4, #88]	@ 0x58
 c002684:	e7cf      	b.n	c002626 <RCC_SetFlashLatencyFromMSIRange+0x12>
      latency = FLASH_LATENCY_3; /* 3WS */
 c002686:	2303      	movs	r3, #3
 c002688:	e7d8      	b.n	c00263c <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 c00268a:	2302      	movs	r3, #2
 c00268c:	e7d6      	b.n	c00263c <RCC_SetFlashLatencyFromMSIRange+0x28>
 c00268e:	bf00      	nop
 c002690:	50021000 	.word	0x50021000
 c002694:	50022000 	.word	0x50022000

0c002698 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c002698:	4a28      	ldr	r2, [pc, #160]	@ (c00273c <HAL_RCC_GetSysClockFreq+0xa4>)
 c00269a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c00269c:	68d2      	ldr	r2, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c00269e:	f013 030c 	ands.w	r3, r3, #12
 c0026a2:	d00b      	beq.n	c0026bc <HAL_RCC_GetSysClockFreq+0x24>
 c0026a4:	2b0c      	cmp	r3, #12
 c0026a6:	d03b      	beq.n	c002720 <HAL_RCC_GetSysClockFreq+0x88>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c0026a8:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 c0026ac:	fa42 f303 	asr.w	r3, r2, r3
    sysclockfreq = HSE_VALUE;
 c0026b0:	f013 0f01 	tst.w	r3, #1
 c0026b4:	4822      	ldr	r0, [pc, #136]	@ (c002740 <HAL_RCC_GetSysClockFreq+0xa8>)
 c0026b6:	bf18      	it	ne
 c0026b8:	2000      	movne	r0, #0
 c0026ba:	4770      	bx	lr
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0026bc:	4a1f      	ldr	r2, [pc, #124]	@ (c00273c <HAL_RCC_GetSysClockFreq+0xa4>)
 c0026be:	6811      	ldr	r1, [r2, #0]
 c0026c0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0026c2:	bf54      	ite	pl
 c0026c4:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0026c8:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 c0026ca:	491e      	ldr	r1, [pc, #120]	@ (c002744 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0026cc:	bf54      	ite	pl
 c0026ce:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0026d2:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 c0026d6:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c0026da:	b303      	cbz	r3, c00271e <HAL_RCC_GetSysClockFreq+0x86>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c0026dc:	2b0c      	cmp	r3, #12
 c0026de:	d11d      	bne.n	c00271c <HAL_RCC_GetSysClockFreq+0x84>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0026e0:	4916      	ldr	r1, [pc, #88]	@ (c00273c <HAL_RCC_GetSysClockFreq+0xa4>)
 c0026e2:	68ca      	ldr	r2, [r1, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0026e4:	68cb      	ldr	r3, [r1, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0026e6:	f002 0203 	and.w	r2, r2, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0026ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
    switch (pllsource)
 c0026ee:	2a02      	cmp	r2, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c0026f0:	f103 0301 	add.w	r3, r3, #1
    switch (pllsource)
 c0026f4:	d001      	beq.n	c0026fa <HAL_RCC_GetSysClockFreq+0x62>
 c0026f6:	2a03      	cmp	r2, #3
 c0026f8:	d118      	bne.n	c00272c <HAL_RCC_GetSysClockFreq+0x94>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0026fa:	4a11      	ldr	r2, [pc, #68]	@ (c002740 <HAL_RCC_GetSysClockFreq+0xa8>)
 c0026fc:	68c8      	ldr	r0, [r1, #12]
 c0026fe:	fbb2 f3f3 	udiv	r3, r2, r3
 c002702:	f3c0 2006 	ubfx	r0, r0, #8, #7
 c002706:	fb03 f000 	mul.w	r0, r3, r0
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00270a:	4b0c      	ldr	r3, [pc, #48]	@ (c00273c <HAL_RCC_GetSysClockFreq+0xa4>)
 c00270c:	68db      	ldr	r3, [r3, #12]
 c00270e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 c002712:	3301      	adds	r3, #1
 c002714:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 c002716:	fbb0 f0f3 	udiv	r0, r0, r3
 c00271a:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c00271c:	2000      	movs	r0, #0
}
 c00271e:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c002720:	f002 0203 	and.w	r2, r2, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c002724:	2a01      	cmp	r2, #1
 c002726:	d0c9      	beq.n	c0026bc <HAL_RCC_GetSysClockFreq+0x24>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c002728:	2000      	movs	r0, #0
 c00272a:	e7d9      	b.n	c0026e0 <HAL_RCC_GetSysClockFreq+0x48>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00272c:	fbb0 f0f3 	udiv	r0, r0, r3
 c002730:	68cb      	ldr	r3, [r1, #12]
 c002732:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c002736:	fb03 f000 	mul.w	r0, r3, r0
        break;
 c00273a:	e7e6      	b.n	c00270a <HAL_RCC_GetSysClockFreq+0x72>
 c00273c:	50021000 	.word	0x50021000
 c002740:	00f42400 	.word	0x00f42400
 c002744:	0c0049b0 	.word	0x0c0049b0

0c002748 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 c002748:	2800      	cmp	r0, #0
 c00274a:	f000 83bd 	beq.w	c002ec8 <HAL_RCC_OscConfig+0x780>
{
 c00274e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c002752:	4aa4      	ldr	r2, [pc, #656]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c002754:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c002756:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c002758:	68d6      	ldr	r6, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c00275a:	06df      	lsls	r7, r3, #27
 c00275c:	4604      	mov	r4, r0
{
 c00275e:	b082      	sub	sp, #8
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c002760:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c002764:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c002768:	d534      	bpl.n	c0027d4 <HAL_RCC_OscConfig+0x8c>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c00276a:	2d00      	cmp	r5, #0
 c00276c:	f000 817a 	beq.w	c002a64 <HAL_RCC_OscConfig+0x31c>
 c002770:	2d0c      	cmp	r5, #12
 c002772:	f000 8174 	beq.w	c002a5e <HAL_RCC_OscConfig+0x316>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c002776:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_MSI_ENABLE();
 c002778:	4f9a      	ldr	r7, [pc, #616]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c00277a:	2b00      	cmp	r3, #0
 c00277c:	f000 81fb 	beq.w	c002b76 <HAL_RCC_OscConfig+0x42e>
        __HAL_RCC_MSI_ENABLE();
 c002780:	683b      	ldr	r3, [r7, #0]
 c002782:	f043 0301 	orr.w	r3, r3, #1
 c002786:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 c002788:	f7ff fbde 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c00278c:	683b      	ldr	r3, [r7, #0]
        tickstart = HAL_GetTick();
 c00278e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c002790:	079a      	lsls	r2, r3, #30
 c002792:	d40c      	bmi.n	c0027ae <HAL_RCC_OscConfig+0x66>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c002794:	f7ff fbd8 	bl	c001f48 <HAL_GetTick>
 c002798:	eba0 0008 	sub.w	r0, r0, r8
 c00279c:	2802      	cmp	r0, #2
 c00279e:	d903      	bls.n	c0027a8 <HAL_RCC_OscConfig+0x60>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c0027a0:	683b      	ldr	r3, [r7, #0]
 c0027a2:	079b      	lsls	r3, r3, #30
 c0027a4:	f140 81fe 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c0027a8:	683b      	ldr	r3, [r7, #0]
 c0027aa:	0799      	lsls	r1, r3, #30
 c0027ac:	d5f2      	bpl.n	c002794 <HAL_RCC_OscConfig+0x4c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c0027ae:	4b8d      	ldr	r3, [pc, #564]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c0027b0:	681a      	ldr	r2, [r3, #0]
 c0027b2:	f042 0208 	orr.w	r2, r2, #8
 c0027b6:	601a      	str	r2, [r3, #0]
 c0027b8:	681a      	ldr	r2, [r3, #0]
 c0027ba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c0027bc:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c0027c0:	430a      	orrs	r2, r1
 c0027c2:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c0027c4:	685a      	ldr	r2, [r3, #4]
 c0027c6:	6a21      	ldr	r1, [r4, #32]
 c0027c8:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c0027cc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c0027d0:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c0027d2:	6823      	ldr	r3, [r4, #0]
 c0027d4:	07da      	lsls	r2, r3, #31
 c0027d6:	d52e      	bpl.n	c002836 <HAL_RCC_OscConfig+0xee>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c0027d8:	2d08      	cmp	r5, #8
 c0027da:	f000 81c2 	beq.w	c002b62 <HAL_RCC_OscConfig+0x41a>
 c0027de:	2d0c      	cmp	r5, #12
 c0027e0:	f000 81bc 	beq.w	c002b5c <HAL_RCC_OscConfig+0x414>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0027e4:	6863      	ldr	r3, [r4, #4]
 c0027e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 c0027ea:	f000 81df 	beq.w	c002bac <HAL_RCC_OscConfig+0x464>
 c0027ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 c0027f2:	f000 8316 	beq.w	c002e22 <HAL_RCC_OscConfig+0x6da>
 c0027f6:	4f7b      	ldr	r7, [pc, #492]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c0027f8:	683a      	ldr	r2, [r7, #0]
 c0027fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0027fe:	603a      	str	r2, [r7, #0]
 c002800:	683a      	ldr	r2, [r7, #0]
 c002802:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c002806:	603a      	str	r2, [r7, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c002808:	2b00      	cmp	r3, #0
 c00280a:	f040 81d4 	bne.w	c002bb6 <HAL_RCC_OscConfig+0x46e>
        tickstart = HAL_GetTick();
 c00280e:	f7ff fb9b 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c002812:	683b      	ldr	r3, [r7, #0]
        tickstart = HAL_GetTick();
 c002814:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c002816:	0399      	lsls	r1, r3, #14
 c002818:	d50c      	bpl.n	c002834 <HAL_RCC_OscConfig+0xec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c00281a:	f7ff fb95 	bl	c001f48 <HAL_GetTick>
 c00281e:	eba0 0008 	sub.w	r0, r0, r8
 c002822:	2864      	cmp	r0, #100	@ 0x64
 c002824:	d903      	bls.n	c00282e <HAL_RCC_OscConfig+0xe6>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c002826:	683b      	ldr	r3, [r7, #0]
 c002828:	039a      	lsls	r2, r3, #14
 c00282a:	f100 81bb 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c00282e:	683b      	ldr	r3, [r7, #0]
 c002830:	039b      	lsls	r3, r3, #14
 c002832:	d4f2      	bmi.n	c00281a <HAL_RCC_OscConfig+0xd2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c002834:	6823      	ldr	r3, [r4, #0]
 c002836:	0799      	lsls	r1, r3, #30
 c002838:	f100 80e8 	bmi.w	c002a0c <HAL_RCC_OscConfig+0x2c4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c00283c:	071a      	lsls	r2, r3, #28
 c00283e:	d52b      	bpl.n	c002898 <HAL_RCC_OscConfig+0x150>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c002840:	6963      	ldr	r3, [r4, #20]
 c002842:	2b00      	cmp	r3, #0
 c002844:	f000 816d 	beq.w	c002b22 <HAL_RCC_OscConfig+0x3da>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c002848:	69a3      	ldr	r3, [r4, #24]
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00284a:	4a66      	ldr	r2, [pc, #408]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c00284c:	2b00      	cmp	r3, #0
 c00284e:	f040 820e 	bne.w	c002c6e <HAL_RCC_OscConfig+0x526>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c002852:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 c002856:	f023 0310 	bic.w	r3, r3, #16
 c00285a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      __HAL_RCC_LSI_ENABLE();
 c00285e:	4d61      	ldr	r5, [pc, #388]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c002860:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002864:	f043 0301 	orr.w	r3, r3, #1
 c002868:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c00286c:	f7ff fb6c 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c002870:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c002874:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c002876:	079b      	lsls	r3, r3, #30
 c002878:	d40d      	bmi.n	c002896 <HAL_RCC_OscConfig+0x14e>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c00287a:	f7ff fb65 	bl	c001f48 <HAL_GetTick>
 c00287e:	1b80      	subs	r0, r0, r6
 c002880:	2807      	cmp	r0, #7
 c002882:	d904      	bls.n	c00288e <HAL_RCC_OscConfig+0x146>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c002884:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002888:	079f      	lsls	r7, r3, #30
 c00288a:	f140 818b 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c00288e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002892:	0799      	lsls	r1, r3, #30
 c002894:	d5f1      	bpl.n	c00287a <HAL_RCC_OscConfig+0x132>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c002896:	6823      	ldr	r3, [r4, #0]
 c002898:	075d      	lsls	r5, r3, #29
 c00289a:	d55c      	bpl.n	c002956 <HAL_RCC_OscConfig+0x20e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c00289c:	4b51      	ldr	r3, [pc, #324]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c00289e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c0028a0:	00d0      	lsls	r0, r2, #3
 c0028a2:	f140 8121 	bpl.w	c002ae8 <HAL_RCC_OscConfig+0x3a0>
    FlagStatus       pwrclkchanged = RESET;
 c0028a6:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c0028a8:	4e4f      	ldr	r6, [pc, #316]	@ (c0029e8 <HAL_RCC_OscConfig+0x2a0>)
 c0028aa:	6833      	ldr	r3, [r6, #0]
 c0028ac:	05d9      	lsls	r1, r3, #23
 c0028ae:	f140 8222 	bpl.w	c002cf6 <HAL_RCC_OscConfig+0x5ae>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c0028b2:	68a3      	ldr	r3, [r4, #8]
 c0028b4:	07da      	lsls	r2, r3, #31
 c0028b6:	f140 8193 	bpl.w	c002be0 <HAL_RCC_OscConfig+0x498>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c0028ba:	075a      	lsls	r2, r3, #29
 c0028bc:	f140 824d 	bpl.w	c002d5a <HAL_RCC_OscConfig+0x612>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c0028c0:	4b48      	ldr	r3, [pc, #288]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c0028c2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c0028c6:	f042 0204 	orr.w	r2, r2, #4
 c0028ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0028ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c0028d2:	f042 0201 	orr.w	r2, r2, #1
 c0028d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      tickstart = HAL_GetTick();
 c0028da:	f7ff fb35 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0028de:	4f41      	ldr	r7, [pc, #260]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
      tickstart = HAL_GetTick();
 c0028e0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0028e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c0028e6:	079b      	lsls	r3, r3, #30
 c0028e8:	d40f      	bmi.n	c00290a <HAL_RCC_OscConfig+0x1c2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0028ea:	f241 3888 	movw	r8, #5000	@ 0x1388
 c0028ee:	f7ff fb2b 	bl	c001f48 <HAL_GetTick>
 c0028f2:	1b80      	subs	r0, r0, r6
 c0028f4:	4540      	cmp	r0, r8
 c0028f6:	d904      	bls.n	c002902 <HAL_RCC_OscConfig+0x1ba>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0028f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c0028fc:	079a      	lsls	r2, r3, #30
 c0028fe:	f140 8151 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c002902:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002906:	079b      	lsls	r3, r3, #30
 c002908:	d5f1      	bpl.n	c0028ee <HAL_RCC_OscConfig+0x1a6>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c00290a:	68a3      	ldr	r3, [r4, #8]
 c00290c:	0619      	lsls	r1, r3, #24
 c00290e:	f140 8231 	bpl.w	c002d74 <HAL_RCC_OscConfig+0x62c>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c002912:	4f34      	ldr	r7, [pc, #208]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c002914:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00291c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c002920:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002924:	0519      	lsls	r1, r3, #20
 c002926:	d40f      	bmi.n	c002948 <HAL_RCC_OscConfig+0x200>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002928:	f241 3888 	movw	r8, #5000	@ 0x1388
 c00292c:	f7ff fb0c 	bl	c001f48 <HAL_GetTick>
 c002930:	1b80      	subs	r0, r0, r6
 c002932:	4540      	cmp	r0, r8
 c002934:	d904      	bls.n	c002940 <HAL_RCC_OscConfig+0x1f8>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c002936:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c00293a:	051a      	lsls	r2, r3, #20
 c00293c:	f140 8132 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c002940:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002944:	051b      	lsls	r3, r3, #20
 c002946:	d5f1      	bpl.n	c00292c <HAL_RCC_OscConfig+0x1e4>
    if (pwrclkchanged == SET)
 c002948:	b125      	cbz	r5, c002954 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_DISABLE();
 c00294a:	4a26      	ldr	r2, [pc, #152]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c00294c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c00294e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c002952:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c002954:	6823      	ldr	r3, [r4, #0]
 c002956:	069a      	lsls	r2, r3, #26
 c002958:	d51f      	bpl.n	c00299a <HAL_RCC_OscConfig+0x252>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c00295a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      __HAL_RCC_HSI48_ENABLE();
 c00295c:	4d21      	ldr	r5, [pc, #132]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c00295e:	2b00      	cmp	r3, #0
 c002960:	f000 81ac 	beq.w	c002cbc <HAL_RCC_OscConfig+0x574>
      __HAL_RCC_HSI48_ENABLE();
 c002964:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c002968:	f043 0301 	orr.w	r3, r3, #1
 c00296c:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c002970:	f7ff faea 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c002974:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c002978:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00297a:	079b      	lsls	r3, r3, #30
 c00297c:	d40d      	bmi.n	c00299a <HAL_RCC_OscConfig+0x252>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c00297e:	f7ff fae3 	bl	c001f48 <HAL_GetTick>
 c002982:	1b80      	subs	r0, r0, r6
 c002984:	2802      	cmp	r0, #2
 c002986:	d904      	bls.n	c002992 <HAL_RCC_OscConfig+0x24a>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c002988:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c00298c:	079f      	lsls	r7, r3, #30
 c00298e:	f140 8109 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c002992:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c002996:	0799      	lsls	r1, r3, #30
 c002998:	d5f1      	bpl.n	c00297e <HAL_RCC_OscConfig+0x236>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c00299a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 c00299c:	2b00      	cmp	r3, #0
 c00299e:	d031      	beq.n	c002a04 <HAL_RCC_OscConfig+0x2bc>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c0029a0:	4d10      	ldr	r5, [pc, #64]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c0029a2:	68aa      	ldr	r2, [r5, #8]
 c0029a4:	f002 020c 	and.w	r2, r2, #12
 c0029a8:	2a0c      	cmp	r2, #12
 c0029aa:	f000 8200 	beq.w	c002dae <HAL_RCC_OscConfig+0x666>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c0029ae:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 c0029b0:	682b      	ldr	r3, [r5, #0]
 c0029b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 c0029b6:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c0029b8:	f000 823d 	beq.w	c002e36 <HAL_RCC_OscConfig+0x6ee>
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c0029bc:	682b      	ldr	r3, [r5, #0]
 c0029be:	f013 5f20 	tst.w	r3, #671088640	@ 0x28000000
 c0029c2:	f000 81d2 	beq.w	c002d6a <HAL_RCC_OscConfig+0x622>
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c0029c6:	4c07      	ldr	r4, [pc, #28]	@ (c0029e4 <HAL_RCC_OscConfig+0x29c>)
 c0029c8:	68e3      	ldr	r3, [r4, #12]
 c0029ca:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 c0029ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 c0029d2:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 c0029d4:	f7ff fab8 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0029d8:	6823      	ldr	r3, [r4, #0]
        tickstart = HAL_GetTick();
 c0029da:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0029dc:	0199      	lsls	r1, r3, #6
 c0029de:	d511      	bpl.n	c002a04 <HAL_RCC_OscConfig+0x2bc>
 c0029e0:	e004      	b.n	c0029ec <HAL_RCC_OscConfig+0x2a4>
 c0029e2:	bf00      	nop
 c0029e4:	50021000 	.word	0x50021000
 c0029e8:	50007000 	.word	0x50007000
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0029ec:	f7ff faac 	bl	c001f48 <HAL_GetTick>
 c0029f0:	1b40      	subs	r0, r0, r5
 c0029f2:	2802      	cmp	r0, #2
 c0029f4:	d903      	bls.n	c0029fe <HAL_RCC_OscConfig+0x2b6>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0029f6:	6823      	ldr	r3, [r4, #0]
 c0029f8:	019a      	lsls	r2, r3, #6
 c0029fa:	f100 80d3 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0029fe:	6823      	ldr	r3, [r4, #0]
 c002a00:	019b      	lsls	r3, r3, #6
 c002a02:	d4f3      	bmi.n	c0029ec <HAL_RCC_OscConfig+0x2a4>
  return HAL_OK;
 c002a04:	2000      	movs	r0, #0
}
 c002a06:	b002      	add	sp, #8
 c002a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c002a0c:	2d04      	cmp	r5, #4
 c002a0e:	d078      	beq.n	c002b02 <HAL_RCC_OscConfig+0x3ba>
 c002a10:	2d0c      	cmp	r5, #12
 c002a12:	d074      	beq.n	c002afe <HAL_RCC_OscConfig+0x3b6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c002a14:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 c002a16:	4d99      	ldr	r5, [pc, #612]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c002a18:	2b00      	cmp	r3, #0
 c002a1a:	f000 8137 	beq.w	c002c8c <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_HSI_ENABLE();
 c002a1e:	682b      	ldr	r3, [r5, #0]
 c002a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c002a24:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002a26:	f7ff fa8f 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c002a2a:	682b      	ldr	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002a2c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c002a2e:	055f      	lsls	r7, r3, #21
 c002a30:	d40b      	bmi.n	c002a4a <HAL_RCC_OscConfig+0x302>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c002a32:	f7ff fa89 	bl	c001f48 <HAL_GetTick>
 c002a36:	1b80      	subs	r0, r0, r6
 c002a38:	2802      	cmp	r0, #2
 c002a3a:	d903      	bls.n	c002a44 <HAL_RCC_OscConfig+0x2fc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c002a3c:	682b      	ldr	r3, [r5, #0]
 c002a3e:	0559      	lsls	r1, r3, #21
 c002a40:	f140 80b0 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c002a44:	682b      	ldr	r3, [r5, #0]
 c002a46:	055a      	lsls	r2, r3, #21
 c002a48:	d5f3      	bpl.n	c002a32 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c002a4a:	4a8c      	ldr	r2, [pc, #560]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002a4c:	6921      	ldr	r1, [r4, #16]
 c002a4e:	6853      	ldr	r3, [r2, #4]
 c002a50:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c002a54:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 c002a58:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c002a5a:	6823      	ldr	r3, [r4, #0]
 c002a5c:	e6ee      	b.n	c00283c <HAL_RCC_OscConfig+0xf4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c002a5e:	2e01      	cmp	r6, #1
 c002a60:	f47f ae89 	bne.w	c002776 <HAL_RCC_OscConfig+0x2e>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c002a64:	4b85      	ldr	r3, [pc, #532]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002a66:	681b      	ldr	r3, [r3, #0]
 c002a68:	0798      	lsls	r0, r3, #30
 c002a6a:	d438      	bmi.n	c002ade <HAL_RCC_OscConfig+0x396>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c002a6c:	4b83      	ldr	r3, [pc, #524]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002a6e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 c002a70:	681a      	ldr	r2, [r3, #0]
 c002a72:	0711      	lsls	r1, r2, #28
 c002a74:	bf56      	itet	pl
 c002a76:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 c002a7a:	681b      	ldrmi	r3, [r3, #0]
 c002a7c:	091b      	lsrpl	r3, r3, #4
 c002a7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 c002a82:	4298      	cmp	r0, r3
 c002a84:	f200 8151 	bhi.w	c002d2a <HAL_RCC_OscConfig+0x5e2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c002a88:	4b7c      	ldr	r3, [pc, #496]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002a8a:	681a      	ldr	r2, [r3, #0]
 c002a8c:	f042 0208 	orr.w	r2, r2, #8
 c002a90:	601a      	str	r2, [r3, #0]
 c002a92:	681a      	ldr	r2, [r3, #0]
 c002a94:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c002a98:	4302      	orrs	r2, r0
 c002a9a:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c002a9c:	685a      	ldr	r2, [r3, #4]
 c002a9e:	6a21      	ldr	r1, [r4, #32]
 c002aa0:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c002aa4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c002aa8:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c002aaa:	2d00      	cmp	r5, #0
 c002aac:	f000 81b3 	beq.w	c002e16 <HAL_RCC_OscConfig+0x6ce>
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c002ab0:	f7ff fdf2 	bl	c002698 <HAL_RCC_GetSysClockFreq>
 c002ab4:	4603      	mov	r3, r0
 c002ab6:	4a71      	ldr	r2, [pc, #452]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002ab8:	4971      	ldr	r1, [pc, #452]	@ (c002c80 <HAL_RCC_OscConfig+0x538>)
 c002aba:	6892      	ldr	r2, [r2, #8]
 c002abc:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c002ac0:	5c89      	ldrb	r1, [r1, r2]
        status = HAL_InitTick(uwTickPrio);
 c002ac2:	4a70      	ldr	r2, [pc, #448]	@ (c002c84 <HAL_RCC_OscConfig+0x53c>)
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c002ac4:	40cb      	lsrs	r3, r1
        status = HAL_InitTick(uwTickPrio);
 c002ac6:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c002ac8:	4a6f      	ldr	r2, [pc, #444]	@ (c002c88 <HAL_RCC_OscConfig+0x540>)
 c002aca:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 c002acc:	f7ff f9f8 	bl	c001ec0 <HAL_InitTick>
        if (status != HAL_OK)
 c002ad0:	2800      	cmp	r0, #0
 c002ad2:	d198      	bne.n	c002a06 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c002ad4:	6823      	ldr	r3, [r4, #0]
 c002ad6:	07da      	lsls	r2, r3, #31
 c002ad8:	f57f aead 	bpl.w	c002836 <HAL_RCC_OscConfig+0xee>
 c002adc:	e67c      	b.n	c0027d8 <HAL_RCC_OscConfig+0x90>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c002ade:	69e3      	ldr	r3, [r4, #28]
 c002ae0:	2b00      	cmp	r3, #0
 c002ae2:	d1c3      	bne.n	c002a6c <HAL_RCC_OscConfig+0x324>
    return HAL_ERROR;
 c002ae4:	2001      	movs	r0, #1
 c002ae6:	e78e      	b.n	c002a06 <HAL_RCC_OscConfig+0x2be>
      __HAL_RCC_PWR_CLK_ENABLE();
 c002ae8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
      pwrclkchanged = SET;
 c002aea:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 c002aec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c002af0:	659a      	str	r2, [r3, #88]	@ 0x58
 c002af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c002af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c002af8:	9301      	str	r3, [sp, #4]
 c002afa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 c002afc:	e6d4      	b.n	c0028a8 <HAL_RCC_OscConfig+0x160>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c002afe:	2e02      	cmp	r6, #2
 c002b00:	d188      	bne.n	c002a14 <HAL_RCC_OscConfig+0x2cc>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c002b02:	4a5e      	ldr	r2, [pc, #376]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002b04:	6812      	ldr	r2, [r2, #0]
 c002b06:	0552      	lsls	r2, r2, #21
 c002b08:	d502      	bpl.n	c002b10 <HAL_RCC_OscConfig+0x3c8>
 c002b0a:	68e2      	ldr	r2, [r4, #12]
 c002b0c:	2a00      	cmp	r2, #0
 c002b0e:	d0e9      	beq.n	c002ae4 <HAL_RCC_OscConfig+0x39c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c002b10:	495a      	ldr	r1, [pc, #360]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002b12:	6920      	ldr	r0, [r4, #16]
 c002b14:	684a      	ldr	r2, [r1, #4]
 c002b16:	f022 42fe 	bic.w	r2, r2, #2130706432	@ 0x7f000000
 c002b1a:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 c002b1e:	604a      	str	r2, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c002b20:	e68c      	b.n	c00283c <HAL_RCC_OscConfig+0xf4>
      __HAL_RCC_LSI_DISABLE();
 c002b22:	4d56      	ldr	r5, [pc, #344]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002b24:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002b28:	f023 0301 	bic.w	r3, r3, #1
 c002b2c:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c002b30:	f7ff fa0a 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002b34:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c002b38:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002b3a:	079a      	lsls	r2, r3, #30
 c002b3c:	f57f aeab 	bpl.w	c002896 <HAL_RCC_OscConfig+0x14e>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c002b40:	f7ff fa02 	bl	c001f48 <HAL_GetTick>
 c002b44:	1b80      	subs	r0, r0, r6
 c002b46:	2807      	cmp	r0, #7
 c002b48:	d903      	bls.n	c002b52 <HAL_RCC_OscConfig+0x40a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002b4a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002b4e:	079b      	lsls	r3, r3, #30
 c002b50:	d428      	bmi.n	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c002b52:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c002b56:	079f      	lsls	r7, r3, #30
 c002b58:	d4f2      	bmi.n	c002b40 <HAL_RCC_OscConfig+0x3f8>
 c002b5a:	e69c      	b.n	c002896 <HAL_RCC_OscConfig+0x14e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c002b5c:	2e03      	cmp	r6, #3
 c002b5e:	f47f ae41 	bne.w	c0027e4 <HAL_RCC_OscConfig+0x9c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c002b62:	4a46      	ldr	r2, [pc, #280]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002b64:	6812      	ldr	r2, [r2, #0]
 c002b66:	0397      	lsls	r7, r2, #14
 c002b68:	f57f ae65 	bpl.w	c002836 <HAL_RCC_OscConfig+0xee>
 c002b6c:	6862      	ldr	r2, [r4, #4]
 c002b6e:	2a00      	cmp	r2, #0
 c002b70:	f47f ae61 	bne.w	c002836 <HAL_RCC_OscConfig+0xee>
 c002b74:	e7b6      	b.n	c002ae4 <HAL_RCC_OscConfig+0x39c>
        __HAL_RCC_MSI_DISABLE();
 c002b76:	683b      	ldr	r3, [r7, #0]
 c002b78:	f023 0301 	bic.w	r3, r3, #1
 c002b7c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 c002b7e:	f7ff f9e3 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c002b82:	683b      	ldr	r3, [r7, #0]
        tickstart = HAL_GetTick();
 c002b84:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c002b86:	079a      	lsls	r2, r3, #30
 c002b88:	d403      	bmi.n	c002b92 <HAL_RCC_OscConfig+0x44a>
 c002b8a:	e7a3      	b.n	c002ad4 <HAL_RCC_OscConfig+0x38c>
 c002b8c:	683b      	ldr	r3, [r7, #0]
 c002b8e:	0799      	lsls	r1, r3, #30
 c002b90:	d5a0      	bpl.n	c002ad4 <HAL_RCC_OscConfig+0x38c>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c002b92:	f7ff f9d9 	bl	c001f48 <HAL_GetTick>
 c002b96:	eba0 0008 	sub.w	r0, r0, r8
 c002b9a:	2802      	cmp	r0, #2
 c002b9c:	d9f6      	bls.n	c002b8c <HAL_RCC_OscConfig+0x444>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c002b9e:	683b      	ldr	r3, [r7, #0]
 c002ba0:	079b      	lsls	r3, r3, #30
 c002ba2:	d5f3      	bpl.n	c002b8c <HAL_RCC_OscConfig+0x444>
              return HAL_TIMEOUT;
 c002ba4:	2003      	movs	r0, #3
}
 c002ba6:	b002      	add	sp, #8
 c002ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c002bac:	4a33      	ldr	r2, [pc, #204]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002bae:	6813      	ldr	r3, [r2, #0]
 c002bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c002bb4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 c002bb6:	f7ff f9c7 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002bba:	4f30      	ldr	r7, [pc, #192]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
        tickstart = HAL_GetTick();
 c002bbc:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002bbe:	683b      	ldr	r3, [r7, #0]
 c002bc0:	0399      	lsls	r1, r3, #14
 c002bc2:	f53f ae37 	bmi.w	c002834 <HAL_RCC_OscConfig+0xec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c002bc6:	f7ff f9bf 	bl	c001f48 <HAL_GetTick>
 c002bca:	eba0 0008 	sub.w	r0, r0, r8
 c002bce:	2864      	cmp	r0, #100	@ 0x64
 c002bd0:	d902      	bls.n	c002bd8 <HAL_RCC_OscConfig+0x490>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002bd2:	683b      	ldr	r3, [r7, #0]
 c002bd4:	039a      	lsls	r2, r3, #14
 c002bd6:	d5e5      	bpl.n	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002bd8:	683b      	ldr	r3, [r7, #0]
 c002bda:	039b      	lsls	r3, r3, #14
 c002bdc:	d5f3      	bpl.n	c002bc6 <HAL_RCC_OscConfig+0x47e>
 c002bde:	e629      	b.n	c002834 <HAL_RCC_OscConfig+0xec>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c002be0:	4e26      	ldr	r6, [pc, #152]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002be2:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 c002be6:	f022 0201 	bic.w	r2, r2, #1
 c002bea:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c002bee:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 c002bf2:	f022 0204 	bic.w	r2, r2, #4
 c002bf6:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c002bfa:	2b00      	cmp	r3, #0
 c002bfc:	f47f ae6d 	bne.w	c0028da <HAL_RCC_OscConfig+0x192>
      tickstart = HAL_GetTick();
 c002c00:	f7ff f9a2 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c002c04:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
      tickstart = HAL_GetTick();
 c002c08:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c002c0a:	0799      	lsls	r1, r3, #30
 c002c0c:	d50e      	bpl.n	c002c2c <HAL_RCC_OscConfig+0x4e4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002c0e:	f241 3888 	movw	r8, #5000	@ 0x1388
 c002c12:	f7ff f999 	bl	c001f48 <HAL_GetTick>
 c002c16:	1bc0      	subs	r0, r0, r7
 c002c18:	4540      	cmp	r0, r8
 c002c1a:	d903      	bls.n	c002c24 <HAL_RCC_OscConfig+0x4dc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c002c1c:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c20:	079b      	lsls	r3, r3, #30
 c002c22:	d4bf      	bmi.n	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c002c24:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c28:	0799      	lsls	r1, r3, #30
 c002c2a:	d4f2      	bmi.n	c002c12 <HAL_RCC_OscConfig+0x4ca>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c002c2c:	4e13      	ldr	r6, [pc, #76]	@ (c002c7c <HAL_RCC_OscConfig+0x534>)
 c002c2e:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c32:	061a      	lsls	r2, r3, #24
 c002c34:	f57f ae88 	bpl.w	c002948 <HAL_RCC_OscConfig+0x200>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c002c38:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c002c40:	f8c6 3090 	str.w	r3, [r6, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002c44:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c48:	051a      	lsls	r2, r3, #20
 c002c4a:	f57f ae7d 	bpl.w	c002948 <HAL_RCC_OscConfig+0x200>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002c4e:	f241 3888 	movw	r8, #5000	@ 0x1388
 c002c52:	f7ff f979 	bl	c001f48 <HAL_GetTick>
 c002c56:	1bc0      	subs	r0, r0, r7
 c002c58:	4540      	cmp	r0, r8
 c002c5a:	d903      	bls.n	c002c64 <HAL_RCC_OscConfig+0x51c>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002c5c:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c60:	051b      	lsls	r3, r3, #20
 c002c62:	d49f      	bmi.n	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002c64:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 c002c68:	0519      	lsls	r1, r3, #20
 c002c6a:	d4f2      	bmi.n	c002c52 <HAL_RCC_OscConfig+0x50a>
 c002c6c:	e66c      	b.n	c002948 <HAL_RCC_OscConfig+0x200>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c002c6e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 c002c72:	f043 0310 	orr.w	r3, r3, #16
 c002c76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 c002c7a:	e5f0      	b.n	c00285e <HAL_RCC_OscConfig+0x116>
 c002c7c:	50021000 	.word	0x50021000
 c002c80:	0c0049f8 	.word	0x0c0049f8
 c002c84:	30000028 	.word	0x30000028
 c002c88:	30000020 	.word	0x30000020
        __HAL_RCC_HSI_DISABLE();
 c002c8c:	682b      	ldr	r3, [r5, #0]
 c002c8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c002c92:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002c94:	f7ff f958 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c002c98:	682b      	ldr	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002c9a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c002c9c:	055b      	lsls	r3, r3, #21
 c002c9e:	d50b      	bpl.n	c002cb8 <HAL_RCC_OscConfig+0x570>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c002ca0:	f7ff f952 	bl	c001f48 <HAL_GetTick>
 c002ca4:	1b80      	subs	r0, r0, r6
 c002ca6:	2802      	cmp	r0, #2
 c002ca8:	d903      	bls.n	c002cb2 <HAL_RCC_OscConfig+0x56a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c002caa:	682b      	ldr	r3, [r5, #0]
 c002cac:	055f      	lsls	r7, r3, #21
 c002cae:	f53f af79 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c002cb2:	682b      	ldr	r3, [r5, #0]
 c002cb4:	0559      	lsls	r1, r3, #21
 c002cb6:	d4f3      	bmi.n	c002ca0 <HAL_RCC_OscConfig+0x558>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c002cb8:	6823      	ldr	r3, [r4, #0]
 c002cba:	e5bf      	b.n	c00283c <HAL_RCC_OscConfig+0xf4>
      __HAL_RCC_HSI48_DISABLE();
 c002cbc:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c002cc0:	f023 0301 	bic.w	r3, r3, #1
 c002cc4:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c002cc8:	f7ff f93e 	bl	c001f48 <HAL_GetTick>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c002ccc:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c002cd0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c002cd2:	079a      	lsls	r2, r3, #30
 c002cd4:	f57f ae61 	bpl.w	c00299a <HAL_RCC_OscConfig+0x252>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c002cd8:	f7ff f936 	bl	c001f48 <HAL_GetTick>
 c002cdc:	1b80      	subs	r0, r0, r6
 c002cde:	2802      	cmp	r0, #2
 c002ce0:	d904      	bls.n	c002cec <HAL_RCC_OscConfig+0x5a4>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c002ce2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c002ce6:	079b      	lsls	r3, r3, #30
 c002ce8:	f53f af5c 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c002cec:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c002cf0:	079f      	lsls	r7, r3, #30
 c002cf2:	d4f1      	bmi.n	c002cd8 <HAL_RCC_OscConfig+0x590>
 c002cf4:	e651      	b.n	c00299a <HAL_RCC_OscConfig+0x252>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c002cf6:	6833      	ldr	r3, [r6, #0]
 c002cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c002cfc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 c002cfe:	f7ff f923 	bl	c001f48 <HAL_GetTick>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c002d02:	6833      	ldr	r3, [r6, #0]
      tickstart = HAL_GetTick();
 c002d04:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c002d06:	05db      	lsls	r3, r3, #23
 c002d08:	f53f add3 	bmi.w	c0028b2 <HAL_RCC_OscConfig+0x16a>
 c002d0c:	e003      	b.n	c002d16 <HAL_RCC_OscConfig+0x5ce>
 c002d0e:	6833      	ldr	r3, [r6, #0]
 c002d10:	05d9      	lsls	r1, r3, #23
 c002d12:	f53f adce 	bmi.w	c0028b2 <HAL_RCC_OscConfig+0x16a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c002d16:	f7ff f917 	bl	c001f48 <HAL_GetTick>
 c002d1a:	1bc0      	subs	r0, r0, r7
 c002d1c:	2802      	cmp	r0, #2
 c002d1e:	d9f6      	bls.n	c002d0e <HAL_RCC_OscConfig+0x5c6>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c002d20:	6833      	ldr	r3, [r6, #0]
 c002d22:	05d8      	lsls	r0, r3, #23
 c002d24:	f57f af3e 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
 c002d28:	e7f1      	b.n	c002d0e <HAL_RCC_OscConfig+0x5c6>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c002d2a:	f7ff fc73 	bl	c002614 <RCC_SetFlashLatencyFromMSIRange>
 c002d2e:	2800      	cmp	r0, #0
 c002d30:	f47f aed8 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c002d34:	4b65      	ldr	r3, [pc, #404]	@ (c002ecc <HAL_RCC_OscConfig+0x784>)
 c002d36:	681a      	ldr	r2, [r3, #0]
 c002d38:	f042 0208 	orr.w	r2, r2, #8
 c002d3c:	601a      	str	r2, [r3, #0]
 c002d3e:	681a      	ldr	r2, [r3, #0]
 c002d40:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c002d42:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c002d46:	430a      	orrs	r2, r1
 c002d48:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c002d4a:	685a      	ldr	r2, [r3, #4]
 c002d4c:	6a21      	ldr	r1, [r4, #32]
 c002d4e:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c002d52:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c002d56:	605a      	str	r2, [r3, #4]
 c002d58:	e6aa      	b.n	c002ab0 <HAL_RCC_OscConfig+0x368>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c002d5a:	4a5c      	ldr	r2, [pc, #368]	@ (c002ecc <HAL_RCC_OscConfig+0x784>)
 c002d5c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 c002d60:	f043 0301 	orr.w	r3, r3, #1
 c002d64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c002d68:	e5b7      	b.n	c0028da <HAL_RCC_OscConfig+0x192>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 c002d6a:	68eb      	ldr	r3, [r5, #12]
 c002d6c:	f023 0303 	bic.w	r3, r3, #3
 c002d70:	60eb      	str	r3, [r5, #12]
 c002d72:	e628      	b.n	c0029c6 <HAL_RCC_OscConfig+0x27e>
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c002d74:	4f55      	ldr	r7, [pc, #340]	@ (c002ecc <HAL_RCC_OscConfig+0x784>)
 c002d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c002d7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002d82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002d86:	0519      	lsls	r1, r3, #20
 c002d88:	f57f adde 	bpl.w	c002948 <HAL_RCC_OscConfig+0x200>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c002d8c:	f241 3888 	movw	r8, #5000	@ 0x1388
 c002d90:	f7ff f8da 	bl	c001f48 <HAL_GetTick>
 c002d94:	1b80      	subs	r0, r0, r6
 c002d96:	4540      	cmp	r0, r8
 c002d98:	d904      	bls.n	c002da4 <HAL_RCC_OscConfig+0x65c>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002d9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002d9e:	051a      	lsls	r2, r3, #20
 c002da0:	f53f af00 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c002da4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 c002da8:	051b      	lsls	r3, r3, #20
 c002daa:	d4f1      	bmi.n	c002d90 <HAL_RCC_OscConfig+0x648>
 c002dac:	e5cc      	b.n	c002948 <HAL_RCC_OscConfig+0x200>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c002dae:	2b01      	cmp	r3, #1
 c002db0:	f43f ae98 	beq.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
        pll_config = RCC->PLLCFGR;
 c002db4:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c002db6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c002db8:	f003 0103 	and.w	r1, r3, #3
 c002dbc:	4291      	cmp	r1, r2
 c002dbe:	f47f ae91 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c002dc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c002dc4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 c002dc8:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c002dca:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 c002dce:	f47f ae89 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c002dd2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 c002dd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c002dd8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 c002ddc:	f47f ae82 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c002de0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 c002de2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c002de6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 c002dea:	f47f ae7b 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c002dee:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 c002df0:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 c002df4:	0852      	lsrs	r2, r2, #1
 c002df6:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c002df8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 c002dfc:	f47f ae72 	bne.w	c002ae4 <HAL_RCC_OscConfig+0x39c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c002e00:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c002e02:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 c002e06:	0852      	lsrs	r2, r2, #1
 c002e08:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c002e0a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 c002e0e:	bf14      	ite	ne
 c002e10:	2001      	movne	r0, #1
 c002e12:	2000      	moveq	r0, #0
 c002e14:	e5f7      	b.n	c002a06 <HAL_RCC_OscConfig+0x2be>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c002e16:	f7ff fbfd 	bl	c002614 <RCC_SetFlashLatencyFromMSIRange>
 c002e1a:	2800      	cmp	r0, #0
 c002e1c:	f43f ae48 	beq.w	c002ab0 <HAL_RCC_OscConfig+0x368>
 c002e20:	e660      	b.n	c002ae4 <HAL_RCC_OscConfig+0x39c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c002e22:	4b2a      	ldr	r3, [pc, #168]	@ (c002ecc <HAL_RCC_OscConfig+0x784>)
 c002e24:	681a      	ldr	r2, [r3, #0]
 c002e26:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 c002e2a:	601a      	str	r2, [r3, #0]
 c002e2c:	681a      	ldr	r2, [r3, #0]
 c002e2e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c002e32:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c002e34:	e6bf      	b.n	c002bb6 <HAL_RCC_OscConfig+0x46e>
        tickstart = HAL_GetTick();
 c002e36:	f7ff f887 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c002e3a:	682b      	ldr	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002e3c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c002e3e:	0199      	lsls	r1, r3, #6
 c002e40:	d50b      	bpl.n	c002e5a <HAL_RCC_OscConfig+0x712>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c002e42:	f7ff f881 	bl	c001f48 <HAL_GetTick>
 c002e46:	1b80      	subs	r0, r0, r6
 c002e48:	2802      	cmp	r0, #2
 c002e4a:	d903      	bls.n	c002e54 <HAL_RCC_OscConfig+0x70c>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c002e4c:	682b      	ldr	r3, [r5, #0]
 c002e4e:	019b      	lsls	r3, r3, #6
 c002e50:	f53f aea8 	bmi.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c002e54:	682b      	ldr	r3, [r5, #0]
 c002e56:	019f      	lsls	r7, r3, #6
 c002e58:	d4f3      	bmi.n	c002e42 <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c002e5a:	4d1c      	ldr	r5, [pc, #112]	@ (c002ecc <HAL_RCC_OscConfig+0x784>)
 c002e5c:	4b1c      	ldr	r3, [pc, #112]	@ (c002ed0 <HAL_RCC_OscConfig+0x788>)
 c002e5e:	68e9      	ldr	r1, [r5, #12]
 c002e60:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c002e62:	400b      	ands	r3, r1
 c002e64:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 c002e66:	4313      	orrs	r3, r2
 c002e68:	e9d4 120e 	ldrd	r1, r2, [r4, #56]	@ 0x38
 c002e6c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 c002e70:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 c002e74:	3801      	subs	r0, #1
 c002e76:	e9d4 1210 	ldrd	r1, r2, [r4, #64]	@ 0x40
 c002e7a:	0849      	lsrs	r1, r1, #1
 c002e7c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 c002e80:	3901      	subs	r1, #1
 c002e82:	0852      	lsrs	r2, r2, #1
 c002e84:	3a01      	subs	r2, #1
 c002e86:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 c002e8a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 c002e8e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 c002e90:	682b      	ldr	r3, [r5, #0]
 c002e92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c002e96:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c002e98:	68eb      	ldr	r3, [r5, #12]
 c002e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c002e9e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 c002ea0:	f7ff f852 	bl	c001f48 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c002ea4:	682b      	ldr	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c002ea6:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c002ea8:	019a      	lsls	r2, r3, #6
 c002eaa:	f53f adab 	bmi.w	c002a04 <HAL_RCC_OscConfig+0x2bc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c002eae:	f7ff f84b 	bl	c001f48 <HAL_GetTick>
 c002eb2:	1b00      	subs	r0, r0, r4
 c002eb4:	2802      	cmp	r0, #2
 c002eb6:	d903      	bls.n	c002ec0 <HAL_RCC_OscConfig+0x778>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c002eb8:	682b      	ldr	r3, [r5, #0]
 c002eba:	019e      	lsls	r6, r3, #6
 c002ebc:	f57f ae72 	bpl.w	c002ba4 <HAL_RCC_OscConfig+0x45c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c002ec0:	682b      	ldr	r3, [r5, #0]
 c002ec2:	0198      	lsls	r0, r3, #6
 c002ec4:	d5f3      	bpl.n	c002eae <HAL_RCC_OscConfig+0x766>
 c002ec6:	e59d      	b.n	c002a04 <HAL_RCC_OscConfig+0x2bc>
    return HAL_ERROR;
 c002ec8:	2001      	movs	r0, #1
}
 c002eca:	4770      	bx	lr
 c002ecc:	50021000 	.word	0x50021000
 c002ed0:	019f800c 	.word	0x019f800c

0c002ed4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 c002ed4:	2800      	cmp	r0, #0
 c002ed6:	f000 80b9 	beq.w	c00304c <HAL_RCC_ClockConfig+0x178>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c002eda:	4a8a      	ldr	r2, [pc, #552]	@ (c003104 <HAL_RCC_ClockConfig+0x230>)
{
 c002edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c002ee0:	6813      	ldr	r3, [r2, #0]
 c002ee2:	4681      	mov	r9, r0
 c002ee4:	f003 030f 	and.w	r3, r3, #15
 c002ee8:	428b      	cmp	r3, r1
 c002eea:	460c      	mov	r4, r1
 c002eec:	d20c      	bcs.n	c002f08 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c002eee:	6813      	ldr	r3, [r2, #0]
 c002ef0:	f023 030f 	bic.w	r3, r3, #15
 c002ef4:	430b      	orrs	r3, r1
 c002ef6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c002ef8:	6813      	ldr	r3, [r2, #0]
 c002efa:	f003 030f 	and.w	r3, r3, #15
 c002efe:	428b      	cmp	r3, r1
 c002f00:	d002      	beq.n	c002f08 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 c002f02:	2001      	movs	r0, #1
}
 c002f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c002f08:	f8d9 3000 	ldr.w	r3, [r9]
 c002f0c:	07de      	lsls	r6, r3, #31
 c002f0e:	d54a      	bpl.n	c002fa6 <HAL_RCC_ClockConfig+0xd2>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c002f10:	f8d9 6004 	ldr.w	r6, [r9, #4]
 c002f14:	2e03      	cmp	r6, #3
 c002f16:	f000 809b 	beq.w	c003050 <HAL_RCC_ClockConfig+0x17c>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002f1a:	4b7b      	ldr	r3, [pc, #492]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c002f1c:	2e02      	cmp	r6, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c002f1e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c002f20:	f000 8083 	beq.w	c00302a <HAL_RCC_ClockConfig+0x156>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c002f24:	2e00      	cmp	r6, #0
 c002f26:	f040 80d0 	bne.w	c0030ca <HAL_RCC_ClockConfig+0x1f6>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c002f2a:	079d      	lsls	r5, r3, #30
 c002f2c:	d5e9      	bpl.n	c002f02 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 c002f2e:	f7ff fbb3 	bl	c002698 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 c002f32:	4b76      	ldr	r3, [pc, #472]	@ (c00310c <HAL_RCC_ClockConfig+0x238>)
 c002f34:	4298      	cmp	r0, r3
 c002f36:	f240 80c5 	bls.w	c0030c4 <HAL_RCC_ClockConfig+0x1f0>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c002f3a:	4a73      	ldr	r2, [pc, #460]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c002f3c:	6893      	ldr	r3, [r2, #8]
 c002f3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c002f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c002f46:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c002f48:	f04f 0880 	mov.w	r8, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c002f4c:	4d6e      	ldr	r5, [pc, #440]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c002f4e:	68ab      	ldr	r3, [r5, #8]
 c002f50:	f023 0303 	bic.w	r3, r3, #3
 c002f54:	4333      	orrs	r3, r6
 c002f56:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 c002f58:	f7fe fff6 	bl	c001f48 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c002f5c:	68ab      	ldr	r3, [r5, #8]
 c002f5e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 c002f62:	f003 030c 	and.w	r3, r3, #12
 c002f66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
    tickstart = HAL_GetTick();
 c002f6a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c002f6c:	d061      	beq.n	c003032 <HAL_RCC_ClockConfig+0x15e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c002f6e:	f241 3788 	movw	r7, #5000	@ 0x1388
 c002f72:	e007      	b.n	c002f84 <HAL_RCC_ClockConfig+0xb0>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c002f74:	f8d9 2004 	ldr.w	r2, [r9, #4]
 c002f78:	0092      	lsls	r2, r2, #2
 c002f7a:	68ab      	ldr	r3, [r5, #8]
 c002f7c:	f003 030c 	and.w	r3, r3, #12
 c002f80:	4293      	cmp	r3, r2
 c002f82:	d056      	beq.n	c003032 <HAL_RCC_ClockConfig+0x15e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c002f84:	f7fe ffe0 	bl	c001f48 <HAL_GetTick>
 c002f88:	1b83      	subs	r3, r0, r6
 c002f8a:	42bb      	cmp	r3, r7
 c002f8c:	d9f2      	bls.n	c002f74 <HAL_RCC_ClockConfig+0xa0>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c002f8e:	68ab      	ldr	r3, [r5, #8]
 c002f90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 c002f94:	f003 030c 	and.w	r3, r3, #12
 c002f98:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 c002f9c:	ea4f 0281 	mov.w	r2, r1, lsl #2
 c002fa0:	d0eb      	beq.n	c002f7a <HAL_RCC_ClockConfig+0xa6>
          return HAL_TIMEOUT;
 c002fa2:	2003      	movs	r0, #3
 c002fa4:	e7ae      	b.n	c002f04 <HAL_RCC_ClockConfig+0x30>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c002fa6:	079d      	lsls	r5, r3, #30
 c002fa8:	d436      	bmi.n	c003018 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c002faa:	4956      	ldr	r1, [pc, #344]	@ (c003104 <HAL_RCC_ClockConfig+0x230>)
 c002fac:	680a      	ldr	r2, [r1, #0]
 c002fae:	f002 020f 	and.w	r2, r2, #15
 c002fb2:	42a2      	cmp	r2, r4
 c002fb4:	d909      	bls.n	c002fca <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c002fb6:	680a      	ldr	r2, [r1, #0]
 c002fb8:	f022 020f 	bic.w	r2, r2, #15
 c002fbc:	4322      	orrs	r2, r4
 c002fbe:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c002fc0:	680a      	ldr	r2, [r1, #0]
 c002fc2:	f002 020f 	and.w	r2, r2, #15
 c002fc6:	42a2      	cmp	r2, r4
 c002fc8:	d19b      	bne.n	c002f02 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c002fca:	075a      	lsls	r2, r3, #29
 c002fcc:	d507      	bpl.n	c002fde <HAL_RCC_ClockConfig+0x10a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c002fce:	494e      	ldr	r1, [pc, #312]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c002fd0:	f8d9 000c 	ldr.w	r0, [r9, #12]
 c002fd4:	688a      	ldr	r2, [r1, #8]
 c002fd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 c002fda:	4302      	orrs	r2, r0
 c002fdc:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c002fde:	071b      	lsls	r3, r3, #28
 c002fe0:	d508      	bpl.n	c002ff4 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c002fe2:	4a49      	ldr	r2, [pc, #292]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c002fe4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 c002fe8:	6893      	ldr	r3, [r2, #8]
 c002fea:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 c002fee:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 c002ff2:	6093      	str	r3, [r2, #8]
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c002ff4:	f7ff fb50 	bl	c002698 <HAL_RCC_GetSysClockFreq>
 c002ff8:	4603      	mov	r3, r0
 c002ffa:	4a43      	ldr	r2, [pc, #268]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c002ffc:	4944      	ldr	r1, [pc, #272]	@ (c003110 <HAL_RCC_ClockConfig+0x23c>)
 c002ffe:	6892      	ldr	r2, [r2, #8]
  return HAL_InitTick(uwTickPrio);
 c003000:	4844      	ldr	r0, [pc, #272]	@ (c003114 <HAL_RCC_ClockConfig+0x240>)
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c003002:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c003006:	5c89      	ldrb	r1, [r1, r2]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c003008:	4a43      	ldr	r2, [pc, #268]	@ (c003118 <HAL_RCC_ClockConfig+0x244>)
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c00300a:	40cb      	lsrs	r3, r1
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c00300c:	6013      	str	r3, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 c00300e:	6800      	ldr	r0, [r0, #0]
}
 c003010:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 c003014:	f7fe bf54 	b.w	c001ec0 <HAL_InitTick>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c003018:	493b      	ldr	r1, [pc, #236]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c00301a:	f8d9 0008 	ldr.w	r0, [r9, #8]
 c00301e:	688a      	ldr	r2, [r1, #8]
 c003020:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c003024:	4302      	orrs	r2, r0
 c003026:	608a      	str	r2, [r1, #8]
 c003028:	e7bf      	b.n	c002faa <HAL_RCC_ClockConfig+0xd6>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c00302a:	039f      	lsls	r7, r3, #14
 c00302c:	f53f af7f 	bmi.w	c002f2e <HAL_RCC_ClockConfig+0x5a>
 c003030:	e767      	b.n	c002f02 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c003032:	f8d9 3000 	ldr.w	r3, [r9]
 c003036:	0799      	lsls	r1, r3, #30
 c003038:	d4ee      	bmi.n	c003018 <HAL_RCC_ClockConfig+0x144>
    if (hpre == RCC_SYSCLK_DIV2)
 c00303a:	f1b8 0f00 	cmp.w	r8, #0
 c00303e:	d0b4      	beq.n	c002faa <HAL_RCC_ClockConfig+0xd6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c003040:	4931      	ldr	r1, [pc, #196]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c003042:	688a      	ldr	r2, [r1, #8]
 c003044:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c003048:	608a      	str	r2, [r1, #8]
 c00304a:	e7ae      	b.n	c002faa <HAL_RCC_ClockConfig+0xd6>
    return HAL_ERROR;
 c00304c:	2001      	movs	r0, #1
}
 c00304e:	4770      	bx	lr
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c003050:	4a2d      	ldr	r2, [pc, #180]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c003052:	6811      	ldr	r1, [r2, #0]
 c003054:	0188      	lsls	r0, r1, #6
 c003056:	f57f af54 	bpl.w	c002f02 <HAL_RCC_ClockConfig+0x2e>
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
  uint32_t msirange = 0U;
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 c00305a:	68d1      	ldr	r1, [r2, #12]
 c00305c:	f001 0103 	and.w	r1, r1, #3
 c003060:	2901      	cmp	r1, #1
 c003062:	d036      	beq.n	c0030d2 <HAL_RCC_ClockConfig+0x1fe>
  uint32_t msirange = 0U;
 c003064:	2700      	movs	r7, #0
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c003066:	4d28      	ldr	r5, [pc, #160]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
 c003068:	68e8      	ldr	r0, [r5, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00306a:	68ea      	ldr	r2, [r5, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c00306c:	f000 0003 	and.w	r0, r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c003070:	f3c2 1203 	ubfx	r2, r2, #4, #4

  switch (pllsource)
 c003074:	2802      	cmp	r0, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c003076:	f102 0101 	add.w	r1, r2, #1
  switch (pllsource)
 c00307a:	d039      	beq.n	c0030f0 <HAL_RCC_ClockConfig+0x21c>
 c00307c:	2803      	cmp	r0, #3
 c00307e:	d037      	beq.n	c0030f0 <HAL_RCC_ClockConfig+0x21c>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c003080:	fbb7 f7f1 	udiv	r7, r7, r1
 c003084:	68ea      	ldr	r2, [r5, #12]
 c003086:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c00308a:	fb07 f102 	mul.w	r1, r7, r2
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00308e:	481e      	ldr	r0, [pc, #120]	@ (c003108 <HAL_RCC_ClockConfig+0x234>)
      if (pllfreq > 80000000U)
 c003090:	4d1e      	ldr	r5, [pc, #120]	@ (c00310c <HAL_RCC_ClockConfig+0x238>)
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c003092:	68c2      	ldr	r2, [r0, #12]
 c003094:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c003098:	3201      	adds	r2, #1
 c00309a:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 c00309c:	fbb1 f2f2 	udiv	r2, r1, r2
      if (pllfreq > 80000000U)
 c0030a0:	42aa      	cmp	r2, r5
 c0030a2:	d90f      	bls.n	c0030c4 <HAL_RCC_ClockConfig+0x1f0>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c0030a4:	6882      	ldr	r2, [r0, #8]
 c0030a6:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 c0030aa:	d004      	beq.n	c0030b6 <HAL_RCC_ClockConfig+0x1e2>
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c0030ac:	079b      	lsls	r3, r3, #30
 c0030ae:	d509      	bpl.n	c0030c4 <HAL_RCC_ClockConfig+0x1f0>
 c0030b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 c0030b4:	b933      	cbnz	r3, c0030c4 <HAL_RCC_ClockConfig+0x1f0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0030b6:	6883      	ldr	r3, [r0, #8]
 c0030b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c0030bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c0030c0:	6083      	str	r3, [r0, #8]
          hpre = RCC_SYSCLK_DIV2;
 c0030c2:	e741      	b.n	c002f48 <HAL_RCC_ClockConfig+0x74>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c0030c4:	f04f 0800 	mov.w	r8, #0
 c0030c8:	e740      	b.n	c002f4c <HAL_RCC_ClockConfig+0x78>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0030ca:	0558      	lsls	r0, r3, #21
 c0030cc:	f57f af19 	bpl.w	c002f02 <HAL_RCC_ClockConfig+0x2e>
 c0030d0:	e72d      	b.n	c002f2e <HAL_RCC_ClockConfig+0x5a>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0030d2:	6811      	ldr	r1, [r2, #0]
 c0030d4:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0030d6:	bf54      	ite	pl
 c0030d8:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0030dc:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 c0030de:	490f      	ldr	r1, [pc, #60]	@ (c00311c <HAL_RCC_ClockConfig+0x248>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0030e0:	bf54      	ite	pl
 c0030e2:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c0030e6:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 c0030ea:	f851 7022 	ldr.w	r7, [r1, r2, lsl #2]
 c0030ee:	e7ba      	b.n	c003066 <HAL_RCC_ClockConfig+0x192>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0030f0:	480b      	ldr	r0, [pc, #44]	@ (c003120 <HAL_RCC_ClockConfig+0x24c>)
 c0030f2:	68ea      	ldr	r2, [r5, #12]
 c0030f4:	fbb0 f1f1 	udiv	r1, r0, r1
 c0030f8:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c0030fc:	fb02 f101 	mul.w	r1, r2, r1
      break;
 c003100:	e7c5      	b.n	c00308e <HAL_RCC_ClockConfig+0x1ba>
 c003102:	bf00      	nop
 c003104:	50022000 	.word	0x50022000
 c003108:	50021000 	.word	0x50021000
 c00310c:	04c4b400 	.word	0x04c4b400
 c003110:	0c0049f8 	.word	0x0c0049f8
 c003114:	30000028 	.word	0x30000028
 c003118:	30000020 	.word	0x30000020
 c00311c:	0c0049b0 	.word	0x0c0049b0
 c003120:	00f42400 	.word	0x00f42400

0c003124 <HAL_RCC_GetPCLK1Freq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c003124:	4a30      	ldr	r2, [pc, #192]	@ (c0031e8 <HAL_RCC_GetPCLK1Freq+0xc4>)
 c003126:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c003128:	68d1      	ldr	r1, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c00312a:	f013 020c 	ands.w	r2, r3, #12
 c00312e:	d019      	beq.n	c003164 <HAL_RCC_GetPCLK1Freq+0x40>
 c003130:	2a0c      	cmp	r2, #12
 c003132:	d048      	beq.n	c0031c6 <HAL_RCC_GetPCLK1Freq+0xa2>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c003134:	f46f 7188 	mvn.w	r1, #272	@ 0x110
 c003138:	fa41 f202 	asr.w	r2, r1, r2
    sysclockfreq = HSE_VALUE;
 c00313c:	f012 0f01 	tst.w	r2, #1
 c003140:	4b2a      	ldr	r3, [pc, #168]	@ (c0031ec <HAL_RCC_GetPCLK1Freq+0xc8>)
 c003142:	bf18      	it	ne
 c003144:	2300      	movne	r3, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c003146:	4a28      	ldr	r2, [pc, #160]	@ (c0031e8 <HAL_RCC_GetPCLK1Freq+0xc4>)
 c003148:	4829      	ldr	r0, [pc, #164]	@ (c0031f0 <HAL_RCC_GetPCLK1Freq+0xcc>)
 c00314a:	6891      	ldr	r1, [r2, #8]
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c00314c:	6892      	ldr	r2, [r2, #8]
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c00314e:	f3c1 1103 	ubfx	r1, r1, #4, #4
 c003152:	5c41      	ldrb	r1, [r0, r1]
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c003154:	4827      	ldr	r0, [pc, #156]	@ (c0031f4 <HAL_RCC_GetPCLK1Freq+0xd0>)
 c003156:	f3c2 2202 	ubfx	r2, r2, #8, #3
 c00315a:	5c80      	ldrb	r0, [r0, r2]
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c00315c:	40cb      	lsrs	r3, r1
}
 c00315e:	fa23 f000 	lsr.w	r0, r3, r0
 c003162:	4770      	bx	lr
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c003164:	4b20      	ldr	r3, [pc, #128]	@ (c0031e8 <HAL_RCC_GetPCLK1Freq+0xc4>)
 c003166:	6819      	ldr	r1, [r3, #0]
 c003168:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00316a:	bf54      	ite	pl
 c00316c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c003170:	681b      	ldrmi	r3, [r3, #0]
    msirange = MSIRangeTable[msirange];
 c003172:	4921      	ldr	r1, [pc, #132]	@ (c0031f8 <HAL_RCC_GetPCLK1Freq+0xd4>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c003174:	bf54      	ite	pl
 c003176:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c00317a:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    msirange = MSIRangeTable[msirange];
 c00317e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c003182:	2a00      	cmp	r2, #0
 c003184:	d0df      	beq.n	c003146 <HAL_RCC_GetPCLK1Freq+0x22>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c003186:	2a0c      	cmp	r2, #12
 c003188:	d12b      	bne.n	c0031e2 <HAL_RCC_GetPCLK1Freq+0xbe>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00318a:	4817      	ldr	r0, [pc, #92]	@ (c0031e8 <HAL_RCC_GetPCLK1Freq+0xc4>)
 c00318c:	68c1      	ldr	r1, [r0, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00318e:	68c2      	ldr	r2, [r0, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c003190:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c003194:	f3c2 1203 	ubfx	r2, r2, #4, #4
    switch (pllsource)
 c003198:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00319a:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 c00319e:	d001      	beq.n	c0031a4 <HAL_RCC_GetPCLK1Freq+0x80>
 c0031a0:	2903      	cmp	r1, #3
 c0031a2:	d116      	bne.n	c0031d2 <HAL_RCC_GetPCLK1Freq+0xae>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0031a4:	4911      	ldr	r1, [pc, #68]	@ (c0031ec <HAL_RCC_GetPCLK1Freq+0xc8>)
 c0031a6:	68c3      	ldr	r3, [r0, #12]
 c0031a8:	fbb1 f2f2 	udiv	r2, r1, r2
 c0031ac:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c0031b0:	fb02 f303 	mul.w	r3, r2, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0031b4:	4a0c      	ldr	r2, [pc, #48]	@ (c0031e8 <HAL_RCC_GetPCLK1Freq+0xc4>)
 c0031b6:	68d2      	ldr	r2, [r2, #12]
 c0031b8:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c0031bc:	3201      	adds	r2, #1
 c0031be:	0052      	lsls	r2, r2, #1
    sysclockfreq = pllvco / pllr;
 c0031c0:	fbb3 f3f2 	udiv	r3, r3, r2
 c0031c4:	e7bf      	b.n	c003146 <HAL_RCC_GetPCLK1Freq+0x22>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c0031c6:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c0031ca:	2901      	cmp	r1, #1
 c0031cc:	d0ca      	beq.n	c003164 <HAL_RCC_GetPCLK1Freq+0x40>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0031ce:	2300      	movs	r3, #0
 c0031d0:	e7db      	b.n	c00318a <HAL_RCC_GetPCLK1Freq+0x66>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0031d2:	fbb3 f2f2 	udiv	r2, r3, r2
 c0031d6:	68c3      	ldr	r3, [r0, #12]
 c0031d8:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c0031dc:	fb02 f303 	mul.w	r3, r2, r3
        break;
 c0031e0:	e7e8      	b.n	c0031b4 <HAL_RCC_GetPCLK1Freq+0x90>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0031e2:	2300      	movs	r3, #0
 c0031e4:	e7af      	b.n	c003146 <HAL_RCC_GetPCLK1Freq+0x22>
 c0031e6:	bf00      	nop
 c0031e8:	50021000 	.word	0x50021000
 c0031ec:	00f42400 	.word	0x00f42400
 c0031f0:	0c0049f8 	.word	0x0c0049f8
 c0031f4:	0c0049f0 	.word	0x0c0049f0
 c0031f8:	0c0049b0 	.word	0x0c0049b0

0c0031fc <HAL_RCC_GetPCLK2Freq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c0031fc:	4a30      	ldr	r2, [pc, #192]	@ (c0032c0 <HAL_RCC_GetPCLK2Freq+0xc4>)
 c0031fe:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c003200:	68d1      	ldr	r1, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c003202:	f013 020c 	ands.w	r2, r3, #12
 c003206:	d019      	beq.n	c00323c <HAL_RCC_GetPCLK2Freq+0x40>
 c003208:	2a0c      	cmp	r2, #12
 c00320a:	d048      	beq.n	c00329e <HAL_RCC_GetPCLK2Freq+0xa2>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c00320c:	f46f 7188 	mvn.w	r1, #272	@ 0x110
 c003210:	fa41 f202 	asr.w	r2, r1, r2
    sysclockfreq = HSE_VALUE;
 c003214:	f012 0f01 	tst.w	r2, #1
 c003218:	4b2a      	ldr	r3, [pc, #168]	@ (c0032c4 <HAL_RCC_GetPCLK2Freq+0xc8>)
 c00321a:	bf18      	it	ne
 c00321c:	2300      	movne	r3, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c00321e:	4a28      	ldr	r2, [pc, #160]	@ (c0032c0 <HAL_RCC_GetPCLK2Freq+0xc4>)
 c003220:	4829      	ldr	r0, [pc, #164]	@ (c0032c8 <HAL_RCC_GetPCLK2Freq+0xcc>)
 c003222:	6891      	ldr	r1, [r2, #8]
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c003224:	6892      	ldr	r2, [r2, #8]
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c003226:	f3c1 1103 	ubfx	r1, r1, #4, #4
 c00322a:	5c41      	ldrb	r1, [r0, r1]
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c00322c:	4827      	ldr	r0, [pc, #156]	@ (c0032cc <HAL_RCC_GetPCLK2Freq+0xd0>)
 c00322e:	f3c2 22c2 	ubfx	r2, r2, #11, #3
 c003232:	5c80      	ldrb	r0, [r0, r2]
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c003234:	40cb      	lsrs	r3, r1
}
 c003236:	fa23 f000 	lsr.w	r0, r3, r0
 c00323a:	4770      	bx	lr
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c00323c:	4b20      	ldr	r3, [pc, #128]	@ (c0032c0 <HAL_RCC_GetPCLK2Freq+0xc4>)
 c00323e:	6819      	ldr	r1, [r3, #0]
 c003240:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c003242:	bf54      	ite	pl
 c003244:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c003248:	681b      	ldrmi	r3, [r3, #0]
    msirange = MSIRangeTable[msirange];
 c00324a:	4921      	ldr	r1, [pc, #132]	@ (c0032d0 <HAL_RCC_GetPCLK2Freq+0xd4>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00324c:	bf54      	ite	pl
 c00324e:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c003252:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    msirange = MSIRangeTable[msirange];
 c003256:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c00325a:	2a00      	cmp	r2, #0
 c00325c:	d0df      	beq.n	c00321e <HAL_RCC_GetPCLK2Freq+0x22>
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c00325e:	2a0c      	cmp	r2, #12
 c003260:	d12b      	bne.n	c0032ba <HAL_RCC_GetPCLK2Freq+0xbe>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c003262:	4817      	ldr	r0, [pc, #92]	@ (c0032c0 <HAL_RCC_GetPCLK2Freq+0xc4>)
 c003264:	68c1      	ldr	r1, [r0, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c003266:	68c2      	ldr	r2, [r0, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c003268:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00326c:	f3c2 1203 	ubfx	r2, r2, #4, #4
    switch (pllsource)
 c003270:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c003272:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 c003276:	d001      	beq.n	c00327c <HAL_RCC_GetPCLK2Freq+0x80>
 c003278:	2903      	cmp	r1, #3
 c00327a:	d116      	bne.n	c0032aa <HAL_RCC_GetPCLK2Freq+0xae>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00327c:	4911      	ldr	r1, [pc, #68]	@ (c0032c4 <HAL_RCC_GetPCLK2Freq+0xc8>)
 c00327e:	68c3      	ldr	r3, [r0, #12]
 c003280:	fbb1 f2f2 	udiv	r2, r1, r2
 c003284:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c003288:	fb02 f303 	mul.w	r3, r2, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00328c:	4a0c      	ldr	r2, [pc, #48]	@ (c0032c0 <HAL_RCC_GetPCLK2Freq+0xc4>)
 c00328e:	68d2      	ldr	r2, [r2, #12]
 c003290:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c003294:	3201      	adds	r2, #1
 c003296:	0052      	lsls	r2, r2, #1
    sysclockfreq = pllvco / pllr;
 c003298:	fbb3 f3f2 	udiv	r3, r3, r2
 c00329c:	e7bf      	b.n	c00321e <HAL_RCC_GetPCLK2Freq+0x22>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c00329e:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c0032a2:	2901      	cmp	r1, #1
 c0032a4:	d0ca      	beq.n	c00323c <HAL_RCC_GetPCLK2Freq+0x40>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0032a6:	2300      	movs	r3, #0
 c0032a8:	e7db      	b.n	c003262 <HAL_RCC_GetPCLK2Freq+0x66>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0032aa:	fbb3 f2f2 	udiv	r2, r3, r2
 c0032ae:	68c3      	ldr	r3, [r0, #12]
 c0032b0:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c0032b4:	fb02 f303 	mul.w	r3, r2, r3
        break;
 c0032b8:	e7e8      	b.n	c00328c <HAL_RCC_GetPCLK2Freq+0x90>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0032ba:	2300      	movs	r3, #0
 c0032bc:	e7af      	b.n	c00321e <HAL_RCC_GetPCLK2Freq+0x22>
 c0032be:	bf00      	nop
 c0032c0:	50021000 	.word	0x50021000
 c0032c4:	00f42400 	.word	0x00f42400
 c0032c8:	0c0049f8 	.word	0x0c0049f8
 c0032cc:	0c0049f0 	.word	0x0c0049f0
 c0032d0:	0c0049b0 	.word	0x0c0049b0

0c0032d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 c0032d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0032d6:	4604      	mov	r4, r0
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 c0032d8:	6800      	ldr	r0, [r0, #0]
{
 c0032da:	460f      	mov	r7, r1
  switch (pPllSai1->PLLSAI1Source)
 c0032dc:	2802      	cmp	r0, #2
 c0032de:	d005      	beq.n	c0032ec <RCCEx_PLLSAI1_Config+0x18>
 c0032e0:	2803      	cmp	r0, #3
 c0032e2:	d04c      	beq.n	c00337e <RCCEx_PLLSAI1_Config+0xaa>
 c0032e4:	2801      	cmp	r0, #1
 c0032e6:	d045      	beq.n	c003374 <RCCEx_PLLSAI1_Config+0xa0>
 c0032e8:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 c0032ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c0032ec:	4b38      	ldr	r3, [pc, #224]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c0032ee:	681b      	ldr	r3, [r3, #0]
 c0032f0:	055d      	lsls	r5, r3, #21
 c0032f2:	d5f9      	bpl.n	c0032e8 <RCCEx_PLLSAI1_Config+0x14>
    __HAL_RCC_PLLSAI1_DISABLE();
 c0032f4:	4d36      	ldr	r5, [pc, #216]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c0032f6:	682b      	ldr	r3, [r5, #0]
 c0032f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 c0032fc:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 c0032fe:	f7fe fe23 	bl	c001f48 <HAL_GetTick>
 c003302:	4606      	mov	r6, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c003304:	e004      	b.n	c003310 <RCCEx_PLLSAI1_Config+0x3c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c003306:	f7fe fe1f 	bl	c001f48 <HAL_GetTick>
 c00330a:	1b83      	subs	r3, r0, r6
 c00330c:	2b02      	cmp	r3, #2
 c00330e:	d848      	bhi.n	c0033a2 <RCCEx_PLLSAI1_Config+0xce>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c003310:	682b      	ldr	r3, [r5, #0]
 c003312:	0119      	lsls	r1, r3, #4
 c003314:	d4f7      	bmi.n	c003306 <RCCEx_PLLSAI1_Config+0x32>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c003316:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
 c00331a:	3b01      	subs	r3, #1
 c00331c:	0210      	lsls	r0, r2, #8
 c00331e:	6821      	ldr	r1, [r4, #0]
 c003320:	011a      	lsls	r2, r3, #4
      if (Divider == DIVIDER_P_UPDATE)
 c003322:	2f00      	cmp	r7, #0
 c003324:	d031      	beq.n	c00338a <RCCEx_PLLSAI1_Config+0xb6>
      else if (Divider == DIVIDER_Q_UPDATE)
 c003326:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c003328:	4d29      	ldr	r5, [pc, #164]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
      else if (Divider == DIVIDER_Q_UPDATE)
 c00332a:	d043      	beq.n	c0033b4 <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c00332c:	692e      	ldr	r6, [r5, #16]
 c00332e:	4b29      	ldr	r3, [pc, #164]	@ (c0033d4 <RCCEx_PLLSAI1_Config+0x100>)
 c003330:	4033      	ands	r3, r6
 c003332:	430b      	orrs	r3, r1
 c003334:	4303      	orrs	r3, r0
 c003336:	4313      	orrs	r3, r2
 c003338:	6962      	ldr	r2, [r4, #20]
 c00333a:	0852      	lsrs	r2, r2, #1
 c00333c:	3a01      	subs	r2, #1
 c00333e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 c003342:	612b      	str	r3, [r5, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 c003344:	4d22      	ldr	r5, [pc, #136]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c003346:	682b      	ldr	r3, [r5, #0]
 c003348:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 c00334c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 c00334e:	f7fe fdfb 	bl	c001f48 <HAL_GetTick>
 c003352:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c003354:	e004      	b.n	c003360 <RCCEx_PLLSAI1_Config+0x8c>
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c003356:	f7fe fdf7 	bl	c001f48 <HAL_GetTick>
 c00335a:	1b83      	subs	r3, r0, r6
 c00335c:	2b02      	cmp	r3, #2
 c00335e:	d825      	bhi.n	c0033ac <RCCEx_PLLSAI1_Config+0xd8>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c003360:	682b      	ldr	r3, [r5, #0]
 c003362:	011b      	lsls	r3, r3, #4
 c003364:	d5f7      	bpl.n	c003356 <RCCEx_PLLSAI1_Config+0x82>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 c003366:	4a1a      	ldr	r2, [pc, #104]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c003368:	69a1      	ldr	r1, [r4, #24]
 c00336a:	6913      	ldr	r3, [r2, #16]
 c00336c:	2000      	movs	r0, #0
 c00336e:	430b      	orrs	r3, r1
 c003370:	6113      	str	r3, [r2, #16]
}
 c003372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c003374:	4a16      	ldr	r2, [pc, #88]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c003376:	6812      	ldr	r2, [r2, #0]
 c003378:	0796      	lsls	r6, r2, #30
 c00337a:	d4bb      	bmi.n	c0032f4 <RCCEx_PLLSAI1_Config+0x20>
}
 c00337c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c00337e:	4b14      	ldr	r3, [pc, #80]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c003380:	681b      	ldr	r3, [r3, #0]
 c003382:	f413 2fc0 	tst.w	r3, #393216	@ 0x60000
 c003386:	d0af      	beq.n	c0032e8 <RCCEx_PLLSAI1_Config+0x14>
 c003388:	e7b4      	b.n	c0032f4 <RCCEx_PLLSAI1_Config+0x20>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c00338a:	4d11      	ldr	r5, [pc, #68]	@ (c0033d0 <RCCEx_PLLSAI1_Config+0xfc>)
 c00338c:	4b12      	ldr	r3, [pc, #72]	@ (c0033d8 <RCCEx_PLLSAI1_Config+0x104>)
 c00338e:	692e      	ldr	r6, [r5, #16]
 c003390:	4033      	ands	r3, r6
 c003392:	430b      	orrs	r3, r1
 c003394:	68e1      	ldr	r1, [r4, #12]
 c003396:	4303      	orrs	r3, r0
 c003398:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 c00339c:	4313      	orrs	r3, r2
 c00339e:	612b      	str	r3, [r5, #16]
 c0033a0:	e7d0      	b.n	c003344 <RCCEx_PLLSAI1_Config+0x70>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c0033a2:	682b      	ldr	r3, [r5, #0]
 c0033a4:	0118      	lsls	r0, r3, #4
 c0033a6:	d5b6      	bpl.n	c003316 <RCCEx_PLLSAI1_Config+0x42>
            status = HAL_TIMEOUT;
 c0033a8:	2003      	movs	r0, #3
}
 c0033aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c0033ac:	682b      	ldr	r3, [r5, #0]
 c0033ae:	011a      	lsls	r2, r3, #4
 c0033b0:	d5fa      	bpl.n	c0033a8 <RCCEx_PLLSAI1_Config+0xd4>
 c0033b2:	e7d8      	b.n	c003366 <RCCEx_PLLSAI1_Config+0x92>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c0033b4:	692e      	ldr	r6, [r5, #16]
 c0033b6:	4b09      	ldr	r3, [pc, #36]	@ (c0033dc <RCCEx_PLLSAI1_Config+0x108>)
 c0033b8:	4033      	ands	r3, r6
 c0033ba:	430b      	orrs	r3, r1
 c0033bc:	6921      	ldr	r1, [r4, #16]
 c0033be:	4303      	orrs	r3, r0
 c0033c0:	4313      	orrs	r3, r2
 c0033c2:	084a      	lsrs	r2, r1, #1
 c0033c4:	3a01      	subs	r2, #1
 c0033c6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 c0033ca:	612b      	str	r3, [r5, #16]
 c0033cc:	e7ba      	b.n	c003344 <RCCEx_PLLSAI1_Config+0x70>
 c0033ce:	bf00      	nop
 c0033d0:	50021000 	.word	0x50021000
 c0033d4:	f9ff800c 	.word	0xf9ff800c
 c0033d8:	07ff800c 	.word	0x07ff800c
 c0033dc:	ff9f800c 	.word	0xff9f800c

0c0033e0 <RCCEx_PLLSAI2_Config.constprop.0>:
  *
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
 c0033e0:	b570      	push	{r4, r5, r6, lr}
 c0033e2:	4604      	mov	r4, r0
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 c0033e4:	6800      	ldr	r0, [r0, #0]
 c0033e6:	2802      	cmp	r0, #2
 c0033e8:	d005      	beq.n	c0033f6 <RCCEx_PLLSAI2_Config.constprop.0+0x16>
 c0033ea:	2803      	cmp	r0, #3
 c0033ec:	d045      	beq.n	c00347a <RCCEx_PLLSAI2_Config.constprop.0+0x9a>
 c0033ee:	2801      	cmp	r0, #1
 c0033f0:	d03e      	beq.n	c003470 <RCCEx_PLLSAI2_Config.constprop.0+0x90>
      }
      break;
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
      {
        status = HAL_ERROR;
 c0033f2:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 c0033f4:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c0033f6:	4b28      	ldr	r3, [pc, #160]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c0033f8:	681b      	ldr	r3, [r3, #0]
 c0033fa:	055d      	lsls	r5, r3, #21
 c0033fc:	d5f9      	bpl.n	c0033f2 <RCCEx_PLLSAI2_Config.constprop.0+0x12>
    __HAL_RCC_PLLSAI2_DISABLE();
 c0033fe:	4d26      	ldr	r5, [pc, #152]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c003400:	682b      	ldr	r3, [r5, #0]
 c003402:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c003406:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 c003408:	f7fe fd9e 	bl	c001f48 <HAL_GetTick>
 c00340c:	4606      	mov	r6, r0
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00340e:	e004      	b.n	c00341a <RCCEx_PLLSAI2_Config.constprop.0+0x3a>
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c003410:	f7fe fd9a 	bl	c001f48 <HAL_GetTick>
 c003414:	1b83      	subs	r3, r0, r6
 c003416:	2b02      	cmp	r3, #2
 c003418:	d835      	bhi.n	c003486 <RCCEx_PLLSAI2_Config.constprop.0+0xa6>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00341a:	682b      	ldr	r3, [r5, #0]
 c00341c:	0099      	lsls	r1, r3, #2
 c00341e:	d4f7      	bmi.n	c003410 <RCCEx_PLLSAI2_Config.constprop.0+0x30>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 c003420:	4d1d      	ldr	r5, [pc, #116]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c003422:	4b1e      	ldr	r3, [pc, #120]	@ (c00349c <RCCEx_PLLSAI2_Config.constprop.0+0xbc>)
 c003424:	6969      	ldr	r1, [r5, #20]
 c003426:	6822      	ldr	r2, [r4, #0]
 c003428:	400b      	ands	r3, r1
 c00342a:	4313      	orrs	r3, r2
 c00342c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 c003430:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 c003434:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 c003438:	6862      	ldr	r2, [r4, #4]
 c00343a:	3a01      	subs	r2, #1
 c00343c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 c003440:	616b      	str	r3, [r5, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 c003442:	682b      	ldr	r3, [r5, #0]
 c003444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c003448:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 c00344a:	f7fe fd7d 	bl	c001f48 <HAL_GetTick>
 c00344e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c003450:	e004      	b.n	c00345c <RCCEx_PLLSAI2_Config.constprop.0+0x7c>
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c003452:	f7fe fd79 	bl	c001f48 <HAL_GetTick>
 c003456:	1b83      	subs	r3, r0, r6
 c003458:	2b02      	cmp	r3, #2
 c00345a:	d819      	bhi.n	c003490 <RCCEx_PLLSAI2_Config.constprop.0+0xb0>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c00345c:	682b      	ldr	r3, [r5, #0]
 c00345e:	009b      	lsls	r3, r3, #2
 c003460:	d5f7      	bpl.n	c003452 <RCCEx_PLLSAI2_Config.constprop.0+0x72>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 c003462:	4a0d      	ldr	r2, [pc, #52]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c003464:	6921      	ldr	r1, [r4, #16]
 c003466:	6953      	ldr	r3, [r2, #20]
 c003468:	2000      	movs	r0, #0
 c00346a:	430b      	orrs	r3, r1
 c00346c:	6153      	str	r3, [r2, #20]
}
 c00346e:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c003470:	4a09      	ldr	r2, [pc, #36]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c003472:	6812      	ldr	r2, [r2, #0]
 c003474:	0796      	lsls	r6, r2, #30
 c003476:	d4c2      	bmi.n	c0033fe <RCCEx_PLLSAI2_Config.constprop.0+0x1e>
}
 c003478:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c00347a:	4b07      	ldr	r3, [pc, #28]	@ (c003498 <RCCEx_PLLSAI2_Config.constprop.0+0xb8>)
 c00347c:	681b      	ldr	r3, [r3, #0]
 c00347e:	f413 2fc0 	tst.w	r3, #393216	@ 0x60000
 c003482:	d0b6      	beq.n	c0033f2 <RCCEx_PLLSAI2_Config.constprop.0+0x12>
 c003484:	e7bb      	b.n	c0033fe <RCCEx_PLLSAI2_Config.constprop.0+0x1e>
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c003486:	682b      	ldr	r3, [r5, #0]
 c003488:	0098      	lsls	r0, r3, #2
 c00348a:	d5c9      	bpl.n	c003420 <RCCEx_PLLSAI2_Config.constprop.0+0x40>
            status = HAL_TIMEOUT;
 c00348c:	2003      	movs	r0, #3
}
 c00348e:	bd70      	pop	{r4, r5, r6, pc}
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c003490:	682b      	ldr	r3, [r5, #0]
 c003492:	009a      	lsls	r2, r3, #2
 c003494:	d5fa      	bpl.n	c00348c <RCCEx_PLLSAI2_Config.constprop.0+0xac>
 c003496:	e7e4      	b.n	c003462 <RCCEx_PLLSAI2_Config.constprop.0+0x82>
 c003498:	50021000 	.word	0x50021000
 c00349c:	07ff800c 	.word	0x07ff800c

0c0034a0 <HAL_RCCEx_PeriphCLKConfig>:
{
 c0034a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c0034a4:	6803      	ldr	r3, [r0, #0]
{
 c0034a6:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c0034a8:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 c0034ac:	b082      	sub	sp, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c0034ae:	d013      	beq.n	c0034d8 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch (PeriphClkInit->Sai1ClockSelection)
 c0034b0:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 c0034b2:	2940      	cmp	r1, #64	@ 0x40
 c0034b4:	f000 8246 	beq.w	c003944 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 c0034b8:	f200 8157 	bhi.w	c00376a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 c0034bc:	2900      	cmp	r1, #0
 c0034be:	f000 81f4 	beq.w	c0038aa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 c0034c2:	2920      	cmp	r1, #32
 c0034c4:	f040 826f 	bne.w	c0039a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c0034c8:	3020      	adds	r0, #32
 c0034ca:	f7ff ff89 	bl	c0033e0 <RCCEx_PLLSAI2_Config.constprop.0>
 c0034ce:	4606      	mov	r6, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c0034d0:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 c0034d2:	2e00      	cmp	r6, #0
 c0034d4:	f000 8234 	beq.w	c003940 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c0034d8:	04df      	lsls	r7, r3, #19
 c0034da:	f140 8159 	bpl.w	c003790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    switch (PeriphClkInit->Sai2ClockSelection)
 c0034de:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 c0034e0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 c0034e4:	f000 8234 	beq.w	c003950 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 c0034e8:	f200 81af 	bhi.w	c00384a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
 c0034ec:	2900      	cmp	r1, #0
 c0034ee:	f000 81e5 	beq.w	c0038bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c0034f2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 c0034f6:	f040 8254 	bne.w	c0039a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c0034fa:	f104 0020 	add.w	r0, r4, #32
 c0034fe:	f7ff ff6f 	bl	c0033e0 <RCCEx_PLLSAI2_Config.constprop.0>
 c003502:	4607      	mov	r7, r0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c003504:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 c003506:	2f00      	cmp	r7, #0
 c003508:	f040 81aa 	bne.w	c003860 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c00350c:	49aa      	ldr	r1, [pc, #680]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00350e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 c003510:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c003514:	039d      	lsls	r5, r3, #14
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c003516:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 c00351a:	ea42 0200 	orr.w	r2, r2, r0
 c00351e:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c003522:	f100 8139 	bmi.w	c003798 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c003526:	07d9      	lsls	r1, r3, #31
 c003528:	d508      	bpl.n	c00353c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 c00352a:	49a3      	ldr	r1, [pc, #652]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00352c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 c00352e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003532:	f022 0203 	bic.w	r2, r2, #3
 c003536:	4302      	orrs	r2, r0
 c003538:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c00353c:	079a      	lsls	r2, r3, #30
 c00353e:	d508      	bpl.n	c003552 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 c003540:	499d      	ldr	r1, [pc, #628]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003542:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 c003544:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003548:	f022 020c 	bic.w	r2, r2, #12
 c00354c:	4302      	orrs	r2, r0
 c00354e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c003552:	075d      	lsls	r5, r3, #29
 c003554:	d508      	bpl.n	c003568 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 c003556:	4998      	ldr	r1, [pc, #608]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003558:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 c00355a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c00355e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 c003562:	4302      	orrs	r2, r0
 c003564:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c003568:	0718      	lsls	r0, r3, #28
 c00356a:	d508      	bpl.n	c00357e <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 c00356c:	4992      	ldr	r1, [pc, #584]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00356e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 c003570:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003574:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 c003578:	4302      	orrs	r2, r0
 c00357a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c00357e:	06d9      	lsls	r1, r3, #27
 c003580:	d508      	bpl.n	c003594 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 c003582:	498d      	ldr	r1, [pc, #564]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003584:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 c003586:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c00358a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 c00358e:	4302      	orrs	r2, r0
 c003590:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c003594:	069a      	lsls	r2, r3, #26
 c003596:	d508      	bpl.n	c0035aa <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 c003598:	4987      	ldr	r1, [pc, #540]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00359a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 c00359c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c0035a0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 c0035a4:	4302      	orrs	r2, r0
 c0035a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 c0035aa:	059d      	lsls	r5, r3, #22
 c0035ac:	d508      	bpl.n	c0035c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 c0035ae:	4982      	ldr	r1, [pc, #520]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c0035b0:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 c0035b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c0035b6:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 c0035ba:	4302      	orrs	r2, r0
 c0035bc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 c0035c0:	0558      	lsls	r0, r3, #21
 c0035c2:	d508      	bpl.n	c0035d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 c0035c4:	497c      	ldr	r1, [pc, #496]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c0035c6:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 c0035c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c0035cc:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c0035d0:	4302      	orrs	r2, r0
 c0035d2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 c0035d6:	0259      	lsls	r1, r3, #9
 c0035d8:	d508      	bpl.n	c0035ec <HAL_RCCEx_PeriphCLKConfig+0x14c>
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 c0035da:	4977      	ldr	r1, [pc, #476]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c0035dc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 c0035de:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c0035e2:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 c0035e6:	4302      	orrs	r2, r0
 c0035e8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 c0035ec:	019a      	lsls	r2, r3, #6
 c0035ee:	d50c      	bpl.n	c00360a <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch (PeriphClkInit->FdcanClockSelection)
 c0035f0:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 c0035f2:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 c0035f6:	f000 8193 	beq.w	c003920 <HAL_RCCEx_PeriphCLKConfig+0x480>
 c0035fa:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 c0035fe:	f000 813d 	beq.w	c00387c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 c003602:	2a00      	cmp	r2, #0
 c003604:	f000 8140 	beq.w	c003888 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 c003608:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c00360a:	065f      	lsls	r7, r3, #25
 c00360c:	d508      	bpl.n	c003620 <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 c00360e:	496a      	ldr	r1, [pc, #424]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003610:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 c003612:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003616:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 c00361a:	4302      	orrs	r2, r0
 c00361c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c003620:	061d      	lsls	r5, r3, #24
 c003622:	d508      	bpl.n	c003636 <HAL_RCCEx_PeriphCLKConfig+0x196>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 c003624:	4964      	ldr	r1, [pc, #400]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003626:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 c003628:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c00362c:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 c003630:	4302      	orrs	r2, r0
 c003632:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c003636:	05d8      	lsls	r0, r3, #23
 c003638:	d508      	bpl.n	c00364c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 c00363a:	495f      	ldr	r1, [pc, #380]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00363c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 c00363e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003642:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 c003646:	4302      	orrs	r2, r0
 c003648:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c00364c:	02d9      	lsls	r1, r3, #11
 c00364e:	d508      	bpl.n	c003662 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 c003650:	4959      	ldr	r1, [pc, #356]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003652:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c003654:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 c003658:	f022 0203 	bic.w	r2, r2, #3
 c00365c:	4302      	orrs	r2, r0
 c00365e:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 c003662:	049a      	lsls	r2, r3, #18
 c003664:	d511      	bpl.n	c00368a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c003666:	4954      	ldr	r1, [pc, #336]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003668:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 c00366a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c00366e:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c003672:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 c003676:	ea42 0200 	orr.w	r2, r2, r0
 c00367a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c00367e:	f000 8131 	beq.w	c0038e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 c003682:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 c003686:	f000 8177 	beq.w	c003978 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c00368a:	031f      	lsls	r7, r3, #12
 c00368c:	d51b      	bpl.n	c0036c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c00368e:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 c003690:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 c003694:	f000 812b 	beq.w	c0038ee <HAL_RCCEx_PeriphCLKConfig+0x44e>
 c003698:	4847      	ldr	r0, [pc, #284]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c00369a:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c00369e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 c0036a2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 c0036a6:	ea42 0201 	orr.w	r2, r2, r1
 c0036aa:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
 c0036ae:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
 c0036b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 c0036b6:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c0036ba:	f000 8165 	beq.w	c003988 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 c0036be:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
 c0036c2:	f000 814c 	beq.w	c00395e <HAL_RCCEx_PeriphCLKConfig+0x4be>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c0036c6:	035d      	lsls	r5, r3, #13
 c0036c8:	d511      	bpl.n	c0036ee <HAL_RCCEx_PeriphCLKConfig+0x24e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c0036ca:	493b      	ldr	r1, [pc, #236]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c0036cc:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0036ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c0036d2:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c0036d6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 c0036da:	ea42 0200 	orr.w	r2, r2, r0
 c0036de:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c0036e2:	f000 8110 	beq.w	c003906 <HAL_RCCEx_PeriphCLKConfig+0x466>
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 c0036e6:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 c0036ea:	f000 813d 	beq.w	c003968 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c0036ee:	0458      	lsls	r0, r3, #17
 c0036f0:	d50e      	bpl.n	c003710 <HAL_RCCEx_PeriphCLKConfig+0x270>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c0036f2:	4831      	ldr	r0, [pc, #196]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c0036f4:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 c0036f8:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c0036fc:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c003700:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 c003704:	ea42 0201 	orr.w	r2, r2, r1
 c003708:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c00370c:	f000 8110 	beq.w	c003930 <HAL_RCCEx_PeriphCLKConfig+0x490>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c003710:	03d9      	lsls	r1, r3, #15
 c003712:	d509      	bpl.n	c003728 <HAL_RCCEx_PeriphCLKConfig+0x288>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 c003714:	4928      	ldr	r1, [pc, #160]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003716:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 c00371a:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 c00371e:	f022 0204 	bic.w	r2, r2, #4
 c003722:	4302      	orrs	r2, r0
 c003724:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 c003728:	029a      	lsls	r2, r3, #10
 c00372a:	d509      	bpl.n	c003740 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 c00372c:	4922      	ldr	r1, [pc, #136]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00372e:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 c003732:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 c003736:	f022 0218 	bic.w	r2, r2, #24
 c00373a:	4302      	orrs	r2, r0
 c00373c:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c003740:	01db      	lsls	r3, r3, #7
 c003742:	d50e      	bpl.n	c003762 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c003744:	4a1c      	ldr	r2, [pc, #112]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c003746:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 c00374a:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c00374e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c003752:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 c003756:	ea43 0301 	orr.w	r3, r3, r1
 c00375a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c00375e:	f000 80d7 	beq.w	c003910 <HAL_RCCEx_PeriphCLKConfig+0x470>
}
 c003762:	4630      	mov	r0, r6
 c003764:	b002      	add	sp, #8
 c003766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    switch (PeriphClkInit->Sai1ClockSelection)
 c00376a:	2960      	cmp	r1, #96	@ 0x60
 c00376c:	d002      	beq.n	c003774 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 c00376e:	2980      	cmp	r1, #128	@ 0x80
 c003770:	f040 8119 	bne.w	c0039a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c003774:	4810      	ldr	r0, [pc, #64]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c003776:	04df      	lsls	r7, r3, #19
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c003778:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c00377c:	f04f 0600 	mov.w	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c003780:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 c003784:	ea42 0201 	orr.w	r2, r2, r1
 c003788:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c00378c:	f53f aea7 	bmi.w	c0034de <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch (PeriphClkInit->Sai2ClockSelection)
 c003790:	4637      	mov	r7, r6
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c003792:	039d      	lsls	r5, r3, #14
 c003794:	f57f aec7 	bpl.w	c003526 <HAL_RCCEx_PeriphCLKConfig+0x86>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 c003798:	4b07      	ldr	r3, [pc, #28]	@ (c0037b8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 c00379a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c00379c:	00d0      	lsls	r0, r2, #3
 c00379e:	d561      	bpl.n	c003864 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    FlagStatus       pwrclkchanged = RESET;
 c0037a0:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0037a4:	4d05      	ldr	r5, [pc, #20]	@ (c0037bc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 c0037a6:	682b      	ldr	r3, [r5, #0]
 c0037a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0037ac:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 c0037ae:	f7fe fbcb 	bl	c001f48 <HAL_GetTick>
 c0037b2:	4681      	mov	r9, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c0037b4:	e00a      	b.n	c0037cc <HAL_RCCEx_PeriphCLKConfig+0x32c>
 c0037b6:	bf00      	nop
 c0037b8:	50021000 	.word	0x50021000
 c0037bc:	50007000 	.word	0x50007000
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c0037c0:	f7fe fbc2 	bl	c001f48 <HAL_GetTick>
 c0037c4:	eba0 0009 	sub.w	r0, r0, r9
 c0037c8:	2802      	cmp	r0, #2
 c0037ca:	d868      	bhi.n	c00389e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c0037cc:	682b      	ldr	r3, [r5, #0]
 c0037ce:	05da      	lsls	r2, r3, #23
 c0037d0:	d5f6      	bpl.n	c0037c0 <HAL_RCCEx_PeriphCLKConfig+0x320>
    if (ret == HAL_OK)
 c0037d2:	2f00      	cmp	r7, #0
 c0037d4:	d178      	bne.n	c0038c8 <HAL_RCCEx_PeriphCLKConfig+0x428>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c0037d6:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c0037da:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c0037de:	f8da 3090 	ldr.w	r3, [sl, #144]	@ 0x90
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c0037e2:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 c0037e6:	d027      	beq.n	c003838 <HAL_RCCEx_PeriphCLKConfig+0x398>
 c0037e8:	428b      	cmp	r3, r1
 c0037ea:	d025      	beq.n	c003838 <HAL_RCCEx_PeriphCLKConfig+0x398>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c0037ec:	f8da 2090 	ldr.w	r2, [sl, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 c0037f0:	f8da 3090 	ldr.w	r3, [sl, #144]	@ 0x90
 c0037f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c0037f8:	f8ca 3090 	str.w	r3, [sl, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 c0037fc:	f8da 3090 	ldr.w	r3, [sl, #144]	@ 0x90
 c003800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 c003804:	f8ca 3090 	str.w	r3, [sl, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c003808:	f422 7340 	bic.w	r3, r2, #768	@ 0x300
        RCC->BDCR = tmpregister;
 c00380c:	f8ca 3090 	str.w	r3, [sl, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c003810:	07d3      	lsls	r3, r2, #31
 c003812:	d511      	bpl.n	c003838 <HAL_RCCEx_PeriphCLKConfig+0x398>
        tickstart = HAL_GetTick();
 c003814:	f7fe fb98 	bl	c001f48 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c003818:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 c00381c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c00381e:	e005      	b.n	c00382c <HAL_RCCEx_PeriphCLKConfig+0x38c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c003820:	f7fe fb92 	bl	c001f48 <HAL_GetTick>
 c003824:	1b40      	subs	r0, r0, r5
 c003826:	4548      	cmp	r0, r9
 c003828:	f200 80b6 	bhi.w	c003998 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c00382c:	f8da 3090 	ldr.w	r3, [sl, #144]	@ 0x90
 c003830:	0798      	lsls	r0, r3, #30
 c003832:	d5f5      	bpl.n	c003820 <HAL_RCCEx_PeriphCLKConfig+0x380>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 c003834:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 c003838:	4a5c      	ldr	r2, [pc, #368]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c00383a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 c00383e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c003842:	430b      	orrs	r3, r1
 c003844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 c003848:	e03f      	b.n	c0038ca <HAL_RCCEx_PeriphCLKConfig+0x42a>
    switch (PeriphClkInit->Sai2ClockSelection)
 c00384a:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 c00384e:	d003      	beq.n	c003858 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 c003850:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 c003854:	f040 80a5 	bne.w	c0039a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    switch (PeriphClkInit->Sai1ClockSelection)
 c003858:	4637      	mov	r7, r6
    if (ret == HAL_OK)
 c00385a:	2f00      	cmp	r7, #0
 c00385c:	f43f ae56 	beq.w	c00350c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 c003860:	463e      	mov	r6, r7
 c003862:	e796      	b.n	c003792 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
      __HAL_RCC_PWR_CLK_ENABLE();
 c003864:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
      pwrclkchanged = SET;
 c003866:	f04f 0801 	mov.w	r8, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 c00386a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c00386e:	659a      	str	r2, [r3, #88]	@ 0x58
 c003870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c003872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c003876:	9301      	str	r3, [sp, #4]
 c003878:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 c00387a:	e793      	b.n	c0037a4 <HAL_RCCEx_PeriphCLKConfig+0x304>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c00387c:	2100      	movs	r1, #0
 c00387e:	1d20      	adds	r0, r4, #4
 c003880:	f7ff fd28 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
 c003884:	4607      	mov	r7, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c003886:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 c003888:	bb57      	cbnz	r7, c0038e0 <HAL_RCCEx_PeriphCLKConfig+0x440>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 c00388a:	4948      	ldr	r1, [pc, #288]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c00388c:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 c00388e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 c003892:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 c003896:	4302      	orrs	r2, r0
 c003898:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
 c00389c:	e6b5      	b.n	c00360a <HAL_RCCEx_PeriphCLKConfig+0x16a>
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c00389e:	682b      	ldr	r3, [r5, #0]
 c0038a0:	05d9      	lsls	r1, r3, #23
 c0038a2:	d496      	bmi.n	c0037d2 <HAL_RCCEx_PeriphCLKConfig+0x332>
          ret = HAL_TIMEOUT;
 c0038a4:	2603      	movs	r6, #3
 c0038a6:	4637      	mov	r7, r6
 c0038a8:	e00f      	b.n	c0038ca <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c0038aa:	3004      	adds	r0, #4
 c0038ac:	f7ff fd12 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
 c0038b0:	4606      	mov	r6, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c0038b2:	6823      	ldr	r3, [r4, #0]
    if (ret == HAL_OK)
 c0038b4:	2e00      	cmp	r6, #0
 c0038b6:	f47f ae0f 	bne.w	c0034d8 <HAL_RCCEx_PeriphCLKConfig+0x38>
 c0038ba:	e041      	b.n	c003940 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c0038bc:	1d20      	adds	r0, r4, #4
 c0038be:	f7ff fd09 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c0038c2:	6823      	ldr	r3, [r4, #0]
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c0038c4:	4607      	mov	r7, r0
        break;
 c0038c6:	e61e      	b.n	c003506 <HAL_RCCEx_PeriphCLKConfig+0x66>
 c0038c8:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c0038ca:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 c0038cc:	f1b8 0f00 	cmp.w	r8, #0
 c0038d0:	f43f ae29 	beq.w	c003526 <HAL_RCCEx_PeriphCLKConfig+0x86>
      __HAL_RCC_PWR_CLK_DISABLE();
 c0038d4:	4935      	ldr	r1, [pc, #212]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c0038d6:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 c0038d8:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 c0038dc:	658a      	str	r2, [r1, #88]	@ 0x58
 c0038de:	e622      	b.n	c003526 <HAL_RCCEx_PeriphCLKConfig+0x86>
 c0038e0:	463e      	mov	r6, r7
 c0038e2:	e692      	b.n	c00360a <HAL_RCCEx_PeriphCLKConfig+0x16a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c0038e4:	68ca      	ldr	r2, [r1, #12]
 c0038e6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 c0038ea:	60ca      	str	r2, [r1, #12]
 c0038ec:	e6cd      	b.n	c00368a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c0038ee:	4a2f      	ldr	r2, [pc, #188]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c0038f0:	f8d2 109c 	ldr.w	r1, [r2, #156]	@ 0x9c
 c0038f4:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 c0038f8:	f8c2 109c 	str.w	r1, [r2, #156]	@ 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c0038fc:	68d1      	ldr	r1, [r2, #12]
 c0038fe:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 c003902:	60d1      	str	r1, [r2, #12]
 c003904:	e6df      	b.n	c0036c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c003906:	68ca      	ldr	r2, [r1, #12]
 c003908:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 c00390c:	60ca      	str	r2, [r1, #12]
 c00390e:	e6ee      	b.n	c0036ee <HAL_RCCEx_PeriphCLKConfig+0x24e>
}
 c003910:	4630      	mov	r0, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c003912:	68d3      	ldr	r3, [r2, #12]
 c003914:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 c003918:	60d3      	str	r3, [r2, #12]
}
 c00391a:	b002      	add	sp, #8
 c00391c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c003920:	4922      	ldr	r1, [pc, #136]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c003922:	68ca      	ldr	r2, [r1, #12]
 c003924:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 c003928:	60ca      	str	r2, [r1, #12]
    if (ret == HAL_OK)
 c00392a:	2f00      	cmp	r7, #0
 c00392c:	d1d8      	bne.n	c0038e0 <HAL_RCCEx_PeriphCLKConfig+0x440>
 c00392e:	e7ac      	b.n	c00388a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 c003930:	2102      	movs	r1, #2
 c003932:	1d20      	adds	r0, r4, #4
 c003934:	f7ff fcce 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 c003938:	b100      	cbz	r0, c00393c <HAL_RCCEx_PeriphCLKConfig+0x49c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c00393a:	4606      	mov	r6, r0
 c00393c:	6823      	ldr	r3, [r4, #0]
 c00393e:	e6e7      	b.n	c003710 <HAL_RCCEx_PeriphCLKConfig+0x270>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c003940:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 c003942:	e717      	b.n	c003774 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c003944:	4819      	ldr	r0, [pc, #100]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 c003946:	68c2      	ldr	r2, [r0, #12]
 c003948:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c00394c:	60c2      	str	r2, [r0, #12]
    if (ret == HAL_OK)
 c00394e:	e711      	b.n	c003774 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c003950:	4916      	ldr	r1, [pc, #88]	@ (c0039ac <HAL_RCCEx_PeriphCLKConfig+0x50c>)
    switch (PeriphClkInit->Sai1ClockSelection)
 c003952:	4637      	mov	r7, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c003954:	68ca      	ldr	r2, [r1, #12]
 c003956:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c00395a:	60ca      	str	r2, [r1, #12]
        break;
 c00395c:	e77d      	b.n	c00385a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c00395e:	68c2      	ldr	r2, [r0, #12]
 c003960:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 c003964:	60c2      	str	r2, [r0, #12]
 c003966:	e6ae      	b.n	c0036c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c003968:	2101      	movs	r1, #1
 c00396a:	1d20      	adds	r0, r4, #4
 c00396c:	f7ff fcb2 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 c003970:	b100      	cbz	r0, c003974 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c003972:	4606      	mov	r6, r0
 c003974:	6823      	ldr	r3, [r4, #0]
 c003976:	e6ba      	b.n	c0036ee <HAL_RCCEx_PeriphCLKConfig+0x24e>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c003978:	2101      	movs	r1, #1
 c00397a:	1d20      	adds	r0, r4, #4
 c00397c:	f7ff fcaa 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
        if (ret != HAL_OK)
 c003980:	b100      	cbz	r0, c003984 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c003982:	4606      	mov	r6, r0
 c003984:	6823      	ldr	r3, [r4, #0]
 c003986:	e680      	b.n	c00368a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c003988:	2101      	movs	r1, #1
 c00398a:	1d20      	adds	r0, r4, #4
 c00398c:	f7ff fca2 	bl	c0032d4 <RCCEx_PLLSAI1_Config>
      if (ret != HAL_OK)
 c003990:	b100      	cbz	r0, c003994 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c003992:	4606      	mov	r6, r0
 c003994:	6823      	ldr	r3, [r4, #0]
 c003996:	e696      	b.n	c0036c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c003998:	f8da 3090 	ldr.w	r3, [sl, #144]	@ 0x90
 c00399c:	079d      	lsls	r5, r3, #30
 c00399e:	d581      	bpl.n	c0038a4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 c0039a0:	e748      	b.n	c003834 <HAL_RCCEx_PeriphCLKConfig+0x394>
    switch (PeriphClkInit->Sai2ClockSelection)
 c0039a2:	2601      	movs	r6, #1
 c0039a4:	e6f4      	b.n	c003790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    switch (PeriphClkInit->Sai1ClockSelection)
 c0039a6:	2601      	movs	r6, #1
 c0039a8:	e596      	b.n	c0034d8 <HAL_RCCEx_PeriphCLKConfig+0x38>
 c0039aa:	bf00      	nop
 c0039ac:	50021000 	.word	0x50021000

0c0039b0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 c0039b0:	2800      	cmp	r0, #0
 c0039b2:	f000 8084 	beq.w	c003abe <HAL_TIM_Base_Init+0x10e>
{
 c0039b6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 c0039b8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 c0039bc:	4604      	mov	r4, r0
 c0039be:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 c0039c2:	2b00      	cmp	r3, #0
 c0039c4:	d070      	beq.n	c003aa8 <HAL_TIM_Base_Init+0xf8>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 c0039c6:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 c0039c8:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 c0039ca:	493e      	ldr	r1, [pc, #248]	@ (c003ac4 <HAL_TIM_Base_Init+0x114>)
  htim->State = HAL_TIM_STATE_BUSY;
 c0039cc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 c0039d0:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 c0039d2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 c0039d4:	d054      	beq.n	c003a80 <HAL_TIM_Base_Init+0xd0>
 c0039d6:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 c0039da:	d024      	beq.n	c003a26 <HAL_TIM_Base_Init+0x76>
 c0039dc:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 c0039e0:	428a      	cmp	r2, r1
 c0039e2:	d020      	beq.n	c003a26 <HAL_TIM_Base_Init+0x76>
 c0039e4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 c0039e8:	428a      	cmp	r2, r1
 c0039ea:	d01c      	beq.n	c003a26 <HAL_TIM_Base_Init+0x76>
 c0039ec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 c0039f0:	428a      	cmp	r2, r1
 c0039f2:	d018      	beq.n	c003a26 <HAL_TIM_Base_Init+0x76>
 c0039f4:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 c0039f8:	428a      	cmp	r2, r1
 c0039fa:	d041      	beq.n	c003a80 <HAL_TIM_Base_Init+0xd0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 c0039fc:	f501 6140 	add.w	r1, r1, #3072	@ 0xc00
 c003a00:	428a      	cmp	r2, r1
 c003a02:	d056      	beq.n	c003ab2 <HAL_TIM_Base_Init+0x102>
 c003a04:	4930      	ldr	r1, [pc, #192]	@ (c003ac8 <HAL_TIM_Base_Init+0x118>)
 c003a06:	428a      	cmp	r2, r1
 c003a08:	d053      	beq.n	c003ab2 <HAL_TIM_Base_Init+0x102>
 c003a0a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 c003a0e:	428a      	cmp	r2, r1
 c003a10:	d04f      	beq.n	c003ab2 <HAL_TIM_Base_Init+0x102>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a12:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 c003a14:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 c003a16:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c003a1c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 c003a1e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 c003a20:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 c003a22:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 c003a24:	e010      	b.n	c003a48 <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 c003a26:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 c003a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003a2c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 c003a2e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 c003a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a34:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003a36:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 c003a3c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a3e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 c003a40:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 c003a42:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 c003a44:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 c003a46:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 c003a48:	2301      	movs	r3, #1
 c003a4a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 c003a4c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 c003a50:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 c003a54:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 c003a58:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 c003a5c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 c003a60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 c003a64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 c003a68:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 c003a6c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 c003a70:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 c003a74:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 c003a78:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 c003a7c:	2000      	movs	r0, #0
}
 c003a7e:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 c003a80:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 c003a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003a86:	6921      	ldr	r1, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 c003a88:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 c003a8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003a8e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003a90:	69a1      	ldr	r1, [r4, #24]
 c003a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c003a96:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 c003a98:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 c003a9a:	68e3      	ldr	r3, [r4, #12]
 c003a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 c003a9e:	6863      	ldr	r3, [r4, #4]
 c003aa0:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 c003aa2:	6963      	ldr	r3, [r4, #20]
 c003aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 c003aa6:	e7cf      	b.n	c003a48 <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 c003aa8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 c003aac:	f7fe f87e 	bl	c001bac <HAL_TIM_Base_MspInit>
 c003ab0:	e789      	b.n	c0039c6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003ab2:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 c003ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c003ab8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c003aba:	4303      	orrs	r3, r0
 c003abc:	e7e9      	b.n	c003a92 <HAL_TIM_Base_Init+0xe2>
    return HAL_ERROR;
 c003abe:	2001      	movs	r0, #1
}
 c003ac0:	4770      	bx	lr
 c003ac2:	bf00      	nop
 c003ac4:	50012c00 	.word	0x50012c00
 c003ac8:	50014400 	.word	0x50014400

0c003acc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 c003acc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 c003ad0:	2a01      	cmp	r2, #1
 c003ad2:	d07a      	beq.n	c003bca <HAL_TIM_ConfigClockSource+0xfe>
 c003ad4:	4603      	mov	r3, r0
  htim->State = HAL_TIM_STATE_BUSY;
 c003ad6:	2202      	movs	r2, #2
  __HAL_LOCK(htim);
 c003ad8:	f04f 0c01 	mov.w	ip, #1
  tmpsmcr = htim->Instance->SMCR;
 c003adc:	6800      	ldr	r0, [r0, #0]
{
 c003ade:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 c003ae0:	f883 c03c 	strb.w	ip, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 c003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 c003ae8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 c003aea:	4c4e      	ldr	r4, [pc, #312]	@ (c003c24 <HAL_TIM_ConfigClockSource+0x158>)
 c003aec:	4014      	ands	r4, r2
  switch (sClockSourceConfig->ClockSource)
 c003aee:	680a      	ldr	r2, [r1, #0]
  htim->Instance->SMCR = tmpsmcr;
 c003af0:	6084      	str	r4, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 c003af2:	2a60      	cmp	r2, #96	@ 0x60
 c003af4:	d06b      	beq.n	c003bce <HAL_TIM_ConfigClockSource+0x102>
 c003af6:	d835      	bhi.n	c003b64 <HAL_TIM_ConfigClockSource+0x98>
 c003af8:	2a40      	cmp	r2, #64	@ 0x40
 c003afa:	d04c      	beq.n	c003b96 <HAL_TIM_ConfigClockSource+0xca>
 c003afc:	d923      	bls.n	c003b46 <HAL_TIM_ConfigClockSource+0x7a>
 c003afe:	2a50      	cmp	r2, #80	@ 0x50
 c003b00:	d118      	bne.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 c003b02:	684a      	ldr	r2, [r1, #4]
 c003b04:	68cc      	ldr	r4, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 c003b06:	6a01      	ldr	r1, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 c003b08:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 c003b0c:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 c003b0e:	6a02      	ldr	r2, [r0, #32]
 c003b10:	f022 0201 	bic.w	r2, r2, #1
 c003b14:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 c003b16:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 c003b18:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 c003b1c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 c003b20:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 c003b22:	6201      	str	r1, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 c003b24:	6882      	ldr	r2, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 c003b26:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c003b2a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 c003b2e:	f042 0257 	orr.w	r2, r2, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 c003b32:	6082      	str	r2, [r0, #8]
  __HAL_UNLOCK(htim);
 c003b34:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 c003b36:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 c003b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_READY;
 c003b3c:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  return HAL_OK;
 c003b40:	4610      	mov	r0, r2
}
 c003b42:	bc30      	pop	{r4, r5}
 c003b44:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 c003b46:	2a20      	cmp	r2, #32
 c003b48:	d002      	beq.n	c003b50 <HAL_TIM_ConfigClockSource+0x84>
 c003b4a:	d920      	bls.n	c003b8e <HAL_TIM_ConfigClockSource+0xc2>
 c003b4c:	2a30      	cmp	r2, #48	@ 0x30
 c003b4e:	d1f1      	bne.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 c003b50:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 c003b52:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 c003b56:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 c003b5a:	4311      	orrs	r1, r2
 c003b5c:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 c003b60:	6081      	str	r1, [r0, #8]
}
 c003b62:	e7e7      	b.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 c003b64:	2a70      	cmp	r2, #112	@ 0x70
 c003b66:	d04d      	beq.n	c003c04 <HAL_TIM_ConfigClockSource+0x138>
 c003b68:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 c003b6c:	d1e2      	bne.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003b6e:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 c003b72:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003b74:	432a      	orrs	r2, r5
 c003b76:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 c003b78:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003b7c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 c003b80:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 c003b82:	6082      	str	r2, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 c003b84:	6882      	ldr	r2, [r0, #8]
 c003b86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 c003b8a:	6082      	str	r2, [r0, #8]
      break;
 c003b8c:	e7d2      	b.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 c003b8e:	f032 0110 	bics.w	r1, r2, #16
 c003b92:	d1cf      	bne.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
 c003b94:	e7dc      	b.n	c003b50 <HAL_TIM_ConfigClockSource+0x84>
      TIM_TI1_ConfigInputStage(htim->Instance,
 c003b96:	684a      	ldr	r2, [r1, #4]
 c003b98:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 c003b9a:	6a01      	ldr	r1, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 c003b9c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 c003ba0:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 c003ba2:	6a02      	ldr	r2, [r0, #32]
 c003ba4:	f022 0201 	bic.w	r2, r2, #1
 c003ba8:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 c003baa:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 c003bac:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 c003bb0:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 c003bb4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 c003bb6:	6201      	str	r1, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 c003bb8:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 c003bba:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c003bbe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 c003bc2:	f042 0247 	orr.w	r2, r2, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 c003bc6:	6082      	str	r2, [r0, #8]
}
 c003bc8:	e7b4      	b.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 c003bca:	2002      	movs	r0, #2
}
 c003bcc:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 c003bce:	6a02      	ldr	r2, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 c003bd0:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 c003bd2:	f022 0210 	bic.w	r2, r2, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 c003bd6:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 c003bd8:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 c003bda:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 c003bdc:	6a02      	ldr	r2, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 c003bde:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 c003be2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 c003be6:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 c003bea:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 c003bee:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 c003bf0:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 c003bf2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 c003bf4:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c003bf8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 c003bfc:	f042 0267 	orr.w	r2, r2, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 c003c00:	6082      	str	r2, [r0, #8]
}
 c003c02:	e797      	b.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003c04:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 c003c08:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003c0a:	432a      	orrs	r2, r5
 c003c0c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 c003c0e:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c003c12:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 c003c16:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 c003c18:	6082      	str	r2, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 c003c1a:	6882      	ldr	r2, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 c003c1c:	f042 0277 	orr.w	r2, r2, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 c003c20:	6082      	str	r2, [r0, #8]
      break;
 c003c22:	e787      	b.n	c003b34 <HAL_TIM_ConfigClockSource+0x68>
 c003c24:	ffce0088 	.word	0xffce0088

0c003c28 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 c003c28:	4770      	bx	lr
 c003c2a:	bf00      	nop

0c003c2c <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 c003c2c:	4770      	bx	lr
 c003c2e:	bf00      	nop

0c003c30 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 c003c30:	4770      	bx	lr
 c003c32:	bf00      	nop

0c003c34 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 c003c34:	4770      	bx	lr
 c003c36:	bf00      	nop

0c003c38 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 c003c38:	4770      	bx	lr
 c003c3a:	bf00      	nop

0c003c3c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 c003c3c:	6803      	ldr	r3, [r0, #0]
{
 c003c3e:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 c003c40:	691a      	ldr	r2, [r3, #16]
{
 c003c42:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 c003c44:	0791      	lsls	r1, r2, #30
 c003c46:	d502      	bpl.n	c003c4e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 c003c48:	68da      	ldr	r2, [r3, #12]
 c003c4a:	0792      	lsls	r2, r2, #30
 c003c4c:	d468      	bmi.n	c003d20 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 c003c4e:	691a      	ldr	r2, [r3, #16]
 c003c50:	0752      	lsls	r2, r2, #29
 c003c52:	d502      	bpl.n	c003c5a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 c003c54:	68da      	ldr	r2, [r3, #12]
 c003c56:	0750      	lsls	r0, r2, #29
 c003c58:	d44f      	bmi.n	c003cfa <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 c003c5a:	691a      	ldr	r2, [r3, #16]
 c003c5c:	0711      	lsls	r1, r2, #28
 c003c5e:	d502      	bpl.n	c003c66 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 c003c60:	68da      	ldr	r2, [r3, #12]
 c003c62:	0712      	lsls	r2, r2, #28
 c003c64:	d437      	bmi.n	c003cd6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 c003c66:	691a      	ldr	r2, [r3, #16]
 c003c68:	06d0      	lsls	r0, r2, #27
 c003c6a:	d502      	bpl.n	c003c72 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 c003c6c:	68da      	ldr	r2, [r3, #12]
 c003c6e:	06d1      	lsls	r1, r2, #27
 c003c70:	d41e      	bmi.n	c003cb0 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 c003c72:	691a      	ldr	r2, [r3, #16]
 c003c74:	07d2      	lsls	r2, r2, #31
 c003c76:	d502      	bpl.n	c003c7e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 c003c78:	68da      	ldr	r2, [r3, #12]
 c003c7a:	07d0      	lsls	r0, r2, #31
 c003c7c:	d469      	bmi.n	c003d52 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 c003c7e:	691a      	ldr	r2, [r3, #16]
 c003c80:	0611      	lsls	r1, r2, #24
 c003c82:	d502      	bpl.n	c003c8a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 c003c84:	68da      	ldr	r2, [r3, #12]
 c003c86:	0612      	lsls	r2, r2, #24
 c003c88:	d46b      	bmi.n	c003d62 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 c003c8a:	691a      	ldr	r2, [r3, #16]
 c003c8c:	05d0      	lsls	r0, r2, #23
 c003c8e:	d502      	bpl.n	c003c96 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 c003c90:	68da      	ldr	r2, [r3, #12]
 c003c92:	0611      	lsls	r1, r2, #24
 c003c94:	d46d      	bmi.n	c003d72 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 c003c96:	691a      	ldr	r2, [r3, #16]
 c003c98:	0652      	lsls	r2, r2, #25
 c003c9a:	d502      	bpl.n	c003ca2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 c003c9c:	68da      	ldr	r2, [r3, #12]
 c003c9e:	0650      	lsls	r0, r2, #25
 c003ca0:	d46f      	bmi.n	c003d82 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 c003ca2:	691a      	ldr	r2, [r3, #16]
 c003ca4:	0691      	lsls	r1, r2, #26
 c003ca6:	d502      	bpl.n	c003cae <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 c003ca8:	68da      	ldr	r2, [r3, #12]
 c003caa:	0692      	lsls	r2, r2, #26
 c003cac:	d449      	bmi.n	c003d42 <HAL_TIM_IRQHandler+0x106>
}
 c003cae:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 c003cb0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 c003cb4:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 c003cb6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 c003cb8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 c003cba:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 c003cbc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 c003cbe:	f413 7f40 	tst.w	r3, #768	@ 0x300
 c003cc2:	d16f      	bne.n	c003da4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c003cc4:	f7ff ffb2 	bl	c003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c003cc8:	4620      	mov	r0, r4
 c003cca:	f7ff ffb3 	bl	c003c34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003cce:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 c003cd0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003cd2:	7722      	strb	r2, [r4, #28]
 c003cd4:	e7cd      	b.n	c003c72 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 c003cd6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 c003cda:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 c003cdc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 c003cde:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 c003ce0:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 c003ce2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 c003ce4:	079b      	lsls	r3, r3, #30
 c003ce6:	d15a      	bne.n	c003d9e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c003ce8:	f7ff ffa0 	bl	c003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c003cec:	4620      	mov	r0, r4
 c003cee:	f7ff ffa1 	bl	c003c34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003cf2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 c003cf4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003cf6:	7722      	strb	r2, [r4, #28]
 c003cf8:	e7b5      	b.n	c003c66 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 c003cfa:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 c003cfe:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 c003d00:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 c003d02:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 c003d04:	699b      	ldr	r3, [r3, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 c003d06:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 c003d08:	f413 7f40 	tst.w	r3, #768	@ 0x300
 c003d0c:	d144      	bne.n	c003d98 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c003d0e:	f7ff ff8d 	bl	c003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c003d12:	4620      	mov	r0, r4
 c003d14:	f7ff ff8e 	bl	c003c34 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003d18:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 c003d1a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003d1c:	7722      	strb	r2, [r4, #28]
 c003d1e:	e79c      	b.n	c003c5a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 c003d20:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 c003d24:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 c003d26:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 c003d28:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 c003d2a:	699b      	ldr	r3, [r3, #24]
 c003d2c:	0799      	lsls	r1, r3, #30
 c003d2e:	d130      	bne.n	c003d92 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 c003d30:	f7ff ff7c 	bl	c003c2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 c003d34:	4620      	mov	r0, r4
 c003d36:	f7ff ff7d 	bl	c003c34 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003d3a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 c003d3c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c003d3e:	7722      	strb	r2, [r4, #28]
 c003d40:	e785      	b.n	c003c4e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 c003d42:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 c003d46:	4620      	mov	r0, r4
}
 c003d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 c003d4c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 c003d4e:	f000 b87d 	b.w	c003e4c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 c003d52:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 c003d56:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 c003d58:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 c003d5a:	f7ff ff65 	bl	c003c28 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 c003d5e:	6823      	ldr	r3, [r4, #0]
 c003d60:	e78d      	b.n	c003c7e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 c003d62:	f06f 0280 	mvn.w	r2, #128	@ 0x80
      HAL_TIMEx_BreakCallback(htim);
 c003d66:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 c003d68:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 c003d6a:	f000 f871 	bl	c003e50 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 c003d6e:	6823      	ldr	r3, [r4, #0]
 c003d70:	e78b      	b.n	c003c8a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 c003d72:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 c003d76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 c003d78:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 c003d7a:	f000 f86b 	bl	c003e54 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 c003d7e:	6823      	ldr	r3, [r4, #0]
 c003d80:	e789      	b.n	c003c96 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 c003d82:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 c003d86:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 c003d88:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 c003d8a:	f7ff ff55 	bl	c003c38 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 c003d8e:	6823      	ldr	r3, [r4, #0]
 c003d90:	e787      	b.n	c003ca2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 c003d92:	f7ff ff4d 	bl	c003c30 <HAL_TIM_IC_CaptureCallback>
 c003d96:	e7d0      	b.n	c003d3a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 c003d98:	f7ff ff4a 	bl	c003c30 <HAL_TIM_IC_CaptureCallback>
 c003d9c:	e7bc      	b.n	c003d18 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 c003d9e:	f7ff ff47 	bl	c003c30 <HAL_TIM_IC_CaptureCallback>
 c003da2:	e7a6      	b.n	c003cf2 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 c003da4:	f7ff ff44 	bl	c003c30 <HAL_TIM_IC_CaptureCallback>
 c003da8:	e791      	b.n	c003cce <HAL_TIM_IRQHandler+0x92>
 c003daa:	bf00      	nop

0c003dac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 c003dac:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 c003db0:	2a01      	cmp	r2, #1
 c003db2:	d045      	beq.n	c003e40 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 c003db4:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 c003db6:	2002      	movs	r0, #2
{
 c003db8:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 c003dba:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 c003dbc:	4e21      	ldr	r6, [pc, #132]	@ (c003e44 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 c003dbe:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 c003dc2:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 c003dc4:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 c003dc6:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 c003dc8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 c003dca:	d027      	beq.n	c003e1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 c003dcc:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 c003dd0:	42b2      	cmp	r2, r6
 c003dd2:	d02c      	beq.n	c003e2e <HAL_TIMEx_MasterConfigSynchronization+0x82>
  tmpcr2 &= ~TIM_CR2_MMS;
 c003dd4:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 c003dd8:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 c003dda:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
  htim->Instance->CR2 = tmpcr2;
 c003dde:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 c003de0:	d00e      	beq.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 c003de2:	4819      	ldr	r0, [pc, #100]	@ (c003e48 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 c003de4:	4282      	cmp	r2, r0
 c003de6:	d00b      	beq.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 c003de8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 c003dec:	4282      	cmp	r2, r0
 c003dee:	d007      	beq.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 c003df0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 c003df4:	4282      	cmp	r2, r0
 c003df6:	d003      	beq.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 c003df8:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 c003dfc:	4282      	cmp	r2, r0
 c003dfe:	d104      	bne.n	c003e0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 c003e00:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 c003e02:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 c003e06:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 c003e08:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 c003e0a:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 c003e0c:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 c003e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_READY;
 c003e12:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d

  return HAL_OK;
 c003e16:	4610      	mov	r0, r2
}
 c003e18:	bc70      	pop	{r4, r5, r6}
 c003e1a:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 c003e1c:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 c003e1e:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 c003e22:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 c003e24:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 c003e28:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 c003e2a:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 c003e2c:	e7e8      	b.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 c003e2e:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 c003e30:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 c003e34:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 c003e36:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 c003e3a:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 c003e3c:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 c003e3e:	e7df      	b.n	c003e00 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 c003e40:	2002      	movs	r0, #2
}
 c003e42:	4770      	bx	lr
 c003e44:	50012c00 	.word	0x50012c00
 c003e48:	50000400 	.word	0x50000400

0c003e4c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 c003e4c:	4770      	bx	lr
 c003e4e:	bf00      	nop

0c003e50 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 c003e50:	4770      	bx	lr
 c003e52:	bf00      	nop

0c003e54 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 c003e54:	4770      	bx	lr
 c003e56:	bf00      	nop

0c003e58 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c003e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c003e5c:	461d      	mov	r5, r3
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 c003e5e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c003e62:	2b20      	cmp	r3, #32
 c003e64:	d153      	bne.n	c003f0e <HAL_UART_Receive+0xb6>
  {
    if ((pData == NULL) || (Size == 0U))
 c003e66:	4689      	mov	r9, r1
 c003e68:	2900      	cmp	r1, #0
 c003e6a:	d04d      	beq.n	c003f08 <HAL_UART_Receive+0xb0>
 c003e6c:	4616      	mov	r6, r2
 c003e6e:	2a00      	cmp	r2, #0
 c003e70:	d04a      	beq.n	c003f08 <HAL_UART_Receive+0xb0>
    {
      return  HAL_ERROR;
    }

    __HAL_LOCK(huart);
 c003e72:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 c003e76:	4604      	mov	r4, r0
 c003e78:	2b01      	cmp	r3, #1
 c003e7a:	d048      	beq.n	c003f0e <HAL_UART_Receive+0xb6>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c003e7c:	2322      	movs	r3, #34	@ 0x22
    __HAL_LOCK(huart);
 c003e7e:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c003e80:	f04f 0800 	mov.w	r8, #0
    __HAL_LOCK(huart);
 c003e84:	f880 2080 	strb.w	r2, [r0, #128]	@ 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c003e88:	f8c0 808c 	str.w	r8, [r0, #140]	@ 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c003e8c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c003e90:	f8c0 806c 	str.w	r8, [r0, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c003e94:	f7fe f858 	bl	c001f48 <HAL_GetTick>

    huart->RxXferSize  = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 c003e98:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c003e9a:	4607      	mov	r7, r0
    UART_MASK_COMPUTATION(huart);
 c003e9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferSize  = Size;
 c003ea0:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 c003ea4:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c003ea8:	d057      	beq.n	c003f5a <HAL_UART_Receive+0x102>
 c003eaa:	2b00      	cmp	r3, #0
 c003eac:	d17e      	bne.n	c003fac <HAL_UART_Receive+0x154>
    uhMask = huart->Mask;
 c003eae:	4698      	mov	r8, r3
    UART_MASK_COMPUTATION(huart);
 c003eb0:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 c003eb2:	2b00      	cmp	r3, #0
 c003eb4:	bf0c      	ite	eq
 c003eb6:	26ff      	moveq	r6, #255	@ 0xff
 c003eb8:	267f      	movne	r6, #127	@ 0x7f
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    __HAL_UNLOCK(huart);
 c003eba:	2300      	movs	r3, #0
 c003ebc:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 c003ec0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c003ec4:	f8a4 6060 	strh.w	r6, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 c003ec8:	b29b      	uxth	r3, r3
 c003eca:	b1bb      	cbz	r3, c003efc <HAL_UART_Receive+0xa4>
 c003ecc:	6823      	ldr	r3, [r4, #0]
 c003ece:	1c6a      	adds	r2, r5, #1
 c003ed0:	d120      	bne.n	c003f14 <HAL_UART_Receive+0xbc>
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c003ed2:	69da      	ldr	r2, [r3, #28]
 c003ed4:	0690      	lsls	r0, r2, #26
 c003ed6:	d5fc      	bpl.n	c003ed2 <HAL_UART_Receive+0x7a>
      if (pdata8bits == NULL)
 c003ed8:	f1b9 0f00 	cmp.w	r9, #0
 c003edc:	d044      	beq.n	c003f68 <HAL_UART_Receive+0x110>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c003ee0:	4033      	ands	r3, r6
 c003ee2:	f809 3b01 	strb.w	r3, [r9], #1
      huart->RxXferCount--;
 c003ee6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c003eea:	3b01      	subs	r3, #1
 c003eec:	b29b      	uxth	r3, r3
 c003eee:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 c003ef2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c003ef6:	b29b      	uxth	r3, r3
 c003ef8:	2b00      	cmp	r3, #0
 c003efa:	d1e7      	bne.n	c003ecc <HAL_UART_Receive+0x74>
    huart->RxState = HAL_UART_STATE_READY;
 c003efc:	2320      	movs	r3, #32
    return HAL_OK;
 c003efe:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_READY;
 c003f00:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 c003f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 c003f08:	2001      	movs	r0, #1
}
 c003f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(huart);
 c003f0e:	2002      	movs	r0, #2
}
 c003f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c003f14:	69da      	ldr	r2, [r3, #28]
 c003f16:	0691      	lsls	r1, r2, #26
 c003f18:	d4de      	bmi.n	c003ed8 <HAL_UART_Receive+0x80>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c003f1a:	f7fe f815 	bl	c001f48 <HAL_GetTick>
 c003f1e:	1bc0      	subs	r0, r0, r7
 c003f20:	4285      	cmp	r5, r0
 c003f22:	6823      	ldr	r3, [r4, #0]
 c003f24:	d330      	bcc.n	c003f88 <HAL_UART_Receive+0x130>
 c003f26:	b37d      	cbz	r5, c003f88 <HAL_UART_Receive+0x130>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c003f28:	681a      	ldr	r2, [r3, #0]
 c003f2a:	0751      	lsls	r1, r2, #29
 c003f2c:	d5f2      	bpl.n	c003f14 <HAL_UART_Receive+0xbc>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c003f2e:	69da      	ldr	r2, [r3, #28]
 c003f30:	0512      	lsls	r2, r2, #20
 c003f32:	d5ef      	bpl.n	c003f14 <HAL_UART_Receive+0xbc>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c003f34:	f44f 6100 	mov.w	r1, #2048	@ 0x800

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

          huart->gState = HAL_UART_STATE_READY;
 c003f38:	2220      	movs	r2, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c003f3a:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c003f3c:	6819      	ldr	r1, [r3, #0]
 c003f3e:	f421 71d0 	bic.w	r1, r1, #416	@ 0x1a0
 c003f42:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c003f44:	6899      	ldr	r1, [r3, #8]
 c003f46:	f021 0101 	bic.w	r1, r1, #1
 c003f4a:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 c003f4c:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c003f50:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c003f54:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_TIMEOUT;
 c003f58:	e023      	b.n	c003fa2 <HAL_UART_Receive+0x14a>
    UART_MASK_COMPUTATION(huart);
 c003f5a:	6923      	ldr	r3, [r4, #16]
 c003f5c:	bb5b      	cbnz	r3, c003fb6 <HAL_UART_Receive+0x15e>
 c003f5e:	46c8      	mov	r8, r9
    uhMask = huart->Mask;
 c003f60:	f240 16ff 	movw	r6, #511	@ 0x1ff
      pdata8bits  = NULL;
 c003f64:	4699      	mov	r9, r3
 c003f66:	e7a8      	b.n	c003eba <HAL_UART_Receive+0x62>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c003f68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c003f6a:	4032      	ands	r2, r6
 c003f6c:	f828 2b02 	strh.w	r2, [r8], #2
      huart->RxXferCount--;
 c003f70:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c003f74:	3a01      	subs	r2, #1
 c003f76:	b292      	uxth	r2, r2
 c003f78:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 c003f7c:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c003f80:	b292      	uxth	r2, r2
 c003f82:	2a00      	cmp	r2, #0
 c003f84:	d1a3      	bne.n	c003ece <HAL_UART_Receive+0x76>
 c003f86:	e7b9      	b.n	c003efc <HAL_UART_Receive+0xa4>
        huart->gState = HAL_UART_STATE_READY;
 c003f88:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c003f8a:	681a      	ldr	r2, [r3, #0]
 c003f8c:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 c003f90:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c003f92:	689a      	ldr	r2, [r3, #8]
 c003f94:	f022 0201 	bic.w	r2, r2, #1
 c003f98:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 c003f9a:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c003f9e:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
          __HAL_UNLOCK(huart);
 c003fa2:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 c003fa4:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 c003fa6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
 c003faa:	e7ae      	b.n	c003f0a <HAL_UART_Receive+0xb2>
    UART_MASK_COMPUTATION(huart);
 c003fac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 c003fb0:	d003      	beq.n	c003fba <HAL_UART_Receive+0x162>
    uhMask = huart->Mask;
 c003fb2:	4646      	mov	r6, r8
 c003fb4:	e781      	b.n	c003eba <HAL_UART_Receive+0x62>
 c003fb6:	26ff      	movs	r6, #255	@ 0xff
 c003fb8:	e77f      	b.n	c003eba <HAL_UART_Receive+0x62>
    UART_MASK_COMPUTATION(huart);
 c003fba:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 c003fbc:	2b00      	cmp	r3, #0
 c003fbe:	bf14      	ite	ne
 c003fc0:	263f      	movne	r6, #63	@ 0x3f
 c003fc2:	267f      	moveq	r6, #127	@ 0x7f
 c003fc4:	e779      	b.n	c003eba <HAL_UART_Receive+0x62>
 c003fc6:	bf00      	nop

0c003fc8 <UART_SetConfig>:
{
 c003fc8:	b570      	push	{r4, r5, r6, lr}
 c003fca:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c003fcc:	6926      	ldr	r6, [r4, #16]
 c003fce:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 c003fd0:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c003fd2:	4332      	orrs	r2, r6
 c003fd4:	6966      	ldr	r6, [r4, #20]
 c003fd6:	69c0      	ldr	r0, [r0, #28]
 c003fd8:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c003fda:	49a5      	ldr	r1, [pc, #660]	@ (c004270 <UART_SetConfig+0x2a8>)
 c003fdc:	681e      	ldr	r6, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c003fde:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c003fe0:	4031      	ands	r1, r6
 c003fe2:	430a      	orrs	r2, r1
 c003fe4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c003fe6:	685a      	ldr	r2, [r3, #4]
 c003fe8:	68e1      	ldr	r1, [r4, #12]
 c003fea:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 c003fee:	430a      	orrs	r2, r1
 c003ff0:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c003ff2:	4da0      	ldr	r5, [pc, #640]	@ (c004274 <UART_SetConfig+0x2ac>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c003ff4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c003ff6:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c003ff8:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c003ffc:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c003ffe:	6a66      	ldr	r6, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c004000:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c004004:	f000 80d4 	beq.w	c0041b0 <UART_SetConfig+0x1e8>
    tmpreg |= huart->Init.OneBitSampling;
 c004008:	6a25      	ldr	r5, [r4, #32]
 c00400a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c00400c:	430a      	orrs	r2, r1
 c00400e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c004010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c004012:	f022 020f 	bic.w	r2, r2, #15
 c004016:	4332      	orrs	r2, r6
 c004018:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 c00401a:	4a97      	ldr	r2, [pc, #604]	@ (c004278 <UART_SetConfig+0x2b0>)
 c00401c:	4293      	cmp	r3, r2
 c00401e:	d039      	beq.n	c004094 <UART_SetConfig+0xcc>
 c004020:	4a96      	ldr	r2, [pc, #600]	@ (c00427c <UART_SetConfig+0x2b4>)
 c004022:	4293      	cmp	r3, r2
 c004024:	d012      	beq.n	c00404c <UART_SetConfig+0x84>
 c004026:	4a96      	ldr	r2, [pc, #600]	@ (c004280 <UART_SetConfig+0x2b8>)
 c004028:	4293      	cmp	r3, r2
 c00402a:	f000 80a9 	beq.w	c004180 <UART_SetConfig+0x1b8>
 c00402e:	4a95      	ldr	r2, [pc, #596]	@ (c004284 <UART_SetConfig+0x2bc>)
 c004030:	4293      	cmp	r3, r2
 c004032:	d043      	beq.n	c0040bc <UART_SetConfig+0xf4>
 c004034:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
 c004038:	f000 8091 	beq.w	c00415e <UART_SetConfig+0x196>
        ret = HAL_ERROR;
 c00403c:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 c00403e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 c004040:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 c004044:	6723      	str	r3, [r4, #112]	@ 0x70
  huart->NbRxDataToProcess = 1;
 c004046:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 c004048:	6763      	str	r3, [r4, #116]	@ 0x74
}
 c00404a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 c00404c:	4b8e      	ldr	r3, [pc, #568]	@ (c004288 <UART_SetConfig+0x2c0>)
 c00404e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c004052:	f003 030c 	and.w	r3, r3, #12
 c004056:	2b0c      	cmp	r3, #12
 c004058:	d8f0      	bhi.n	c00403c <UART_SetConfig+0x74>
 c00405a:	a201      	add	r2, pc, #4	@ (adr r2, c004060 <UART_SetConfig+0x98>)
 c00405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c004060:	0c004175 	.word	0x0c004175
 c004064:	0c00403d 	.word	0x0c00403d
 c004068:	0c00403d 	.word	0x0c00403d
 c00406c:	0c00403d 	.word	0x0c00403d
 c004070:	0c0040d5 	.word	0x0c0040d5
 c004074:	0c00403d 	.word	0x0c00403d
 c004078:	0c00403d 	.word	0x0c00403d
 c00407c:	0c00403d 	.word	0x0c00403d
 c004080:	0c00411f 	.word	0x0c00411f
 c004084:	0c00403d 	.word	0x0c00403d
 c004088:	0c00403d 	.word	0x0c00403d
 c00408c:	0c00403d 	.word	0x0c00403d
 c004090:	0c0040ed 	.word	0x0c0040ed
 c004094:	4b7c      	ldr	r3, [pc, #496]	@ (c004288 <UART_SetConfig+0x2c0>)
 c004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c00409a:	f003 0303 	and.w	r3, r3, #3
 c00409e:	2b02      	cmp	r3, #2
 c0040a0:	d03d      	beq.n	c00411e <UART_SetConfig+0x156>
 c0040a2:	2b03      	cmp	r3, #3
 c0040a4:	d022      	beq.n	c0040ec <UART_SetConfig+0x124>
 c0040a6:	2b01      	cmp	r3, #1
 c0040a8:	d014      	beq.n	c0040d4 <UART_SetConfig+0x10c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0040aa:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c0040ae:	f000 80d6 	beq.w	c00425e <UART_SetConfig+0x296>
        pclk = HAL_RCC_GetPCLK2Freq();
 c0040b2:	f7ff f8a3 	bl	c0031fc <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 c0040b6:	b9a8      	cbnz	r0, c0040e4 <UART_SetConfig+0x11c>
        ret = HAL_ERROR;
 c0040b8:	2000      	movs	r0, #0
 c0040ba:	e7c0      	b.n	c00403e <UART_SetConfig+0x76>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0040bc:	4b72      	ldr	r3, [pc, #456]	@ (c004288 <UART_SetConfig+0x2c0>)
 c0040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c0040c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 c0040c6:	2b80      	cmp	r3, #128	@ 0x80
 c0040c8:	d029      	beq.n	c00411e <UART_SetConfig+0x156>
 c0040ca:	d866      	bhi.n	c00419a <UART_SetConfig+0x1d2>
 c0040cc:	2b00      	cmp	r3, #0
 c0040ce:	d051      	beq.n	c004174 <UART_SetConfig+0x1ac>
 c0040d0:	2b40      	cmp	r3, #64	@ 0x40
 c0040d2:	d1b3      	bne.n	c00403c <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0040d4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c0040d8:	f000 80c6 	beq.w	c004268 <UART_SetConfig+0x2a0>
        pclk = HAL_RCC_GetSysClockFreq();
 c0040dc:	f7fe fadc 	bl	c002698 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 c0040e0:	2800      	cmp	r0, #0
 c0040e2:	d0e9      	beq.n	c0040b8 <UART_SetConfig+0xf0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c0040e4:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 c0040e6:	e006      	b.n	c0040f6 <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0040e8:	2b30      	cmp	r3, #48	@ 0x30
 c0040ea:	d1a7      	bne.n	c00403c <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0040ec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c0040f0:	d019      	beq.n	c004126 <UART_SetConfig+0x15e>
        pclk = (uint32_t) LSE_VALUE;
 c0040f2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c0040f6:	4a65      	ldr	r2, [pc, #404]	@ (c00428c <UART_SetConfig+0x2c4>)
 c0040f8:	6863      	ldr	r3, [r4, #4]
 c0040fa:	f832 1016 	ldrh.w	r1, [r2, r6, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c0040fe:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c004102:	fbb0 f0f1 	udiv	r0, r0, r1
 c004106:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 c00410a:	fbb0 f0f3 	udiv	r0, r0, r3
 c00410e:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c004110:	f1a0 0310 	sub.w	r3, r0, #16
 c004114:	4293      	cmp	r3, r2
 c004116:	d891      	bhi.n	c00403c <UART_SetConfig+0x74>
          huart->Instance->BRR = usartdiv;
 c004118:	6823      	ldr	r3, [r4, #0]
 c00411a:	60d8      	str	r0, [r3, #12]
 c00411c:	e7cc      	b.n	c0040b8 <UART_SetConfig+0xf0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c00411e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 c004122:	485b      	ldr	r0, [pc, #364]	@ (c004290 <UART_SetConfig+0x2c8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c004124:	d1e7      	bne.n	c0040f6 <UART_SetConfig+0x12e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c004126:	4b59      	ldr	r3, [pc, #356]	@ (c00428c <UART_SetConfig+0x2c4>)
 c004128:	6862      	ldr	r2, [r4, #4]
 c00412a:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
 c00412e:	0853      	lsrs	r3, r2, #1
 c004130:	fbb0 f0f1 	udiv	r0, r0, r1
 c004134:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 c004138:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c00413c:	f64f 71ef 	movw	r1, #65519	@ 0xffef
 c004140:	b29a      	uxth	r2, r3
 c004142:	f1a2 0010 	sub.w	r0, r2, #16
 c004146:	4288      	cmp	r0, r1
 c004148:	f63f af78 	bhi.w	c00403c <UART_SetConfig+0x74>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c00414c:	f023 030f 	bic.w	r3, r3, #15
        huart->Instance->BRR = brrtemp;
 c004150:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c004152:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c004154:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 c004158:	4313      	orrs	r3, r2
 c00415a:	60cb      	str	r3, [r1, #12]
 c00415c:	e7ac      	b.n	c0040b8 <UART_SetConfig+0xf0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c00415e:	f503 33e0 	add.w	r3, r3, #114688	@ 0x1c000
 c004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c004166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 c00416a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c00416e:	d0d6      	beq.n	c00411e <UART_SetConfig+0x156>
 c004170:	d81a      	bhi.n	c0041a8 <UART_SetConfig+0x1e0>
 c004172:	b9ab      	cbnz	r3, c0041a0 <UART_SetConfig+0x1d8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c004174:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c004178:	d067      	beq.n	c00424a <UART_SetConfig+0x282>
        pclk = HAL_RCC_GetPCLK1Freq();
 c00417a:	f7fe ffd3 	bl	c003124 <HAL_RCC_GetPCLK1Freq>
        break;
 c00417e:	e79a      	b.n	c0040b6 <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c004180:	4b41      	ldr	r3, [pc, #260]	@ (c004288 <UART_SetConfig+0x2c0>)
 c004182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c004186:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 c00418a:	2b20      	cmp	r3, #32
 c00418c:	d0c7      	beq.n	c00411e <UART_SetConfig+0x156>
 c00418e:	d8ab      	bhi.n	c0040e8 <UART_SetConfig+0x120>
 c004190:	2b00      	cmp	r3, #0
 c004192:	d0ef      	beq.n	c004174 <UART_SetConfig+0x1ac>
 c004194:	2b10      	cmp	r3, #16
 c004196:	d09d      	beq.n	c0040d4 <UART_SetConfig+0x10c>
 c004198:	e750      	b.n	c00403c <UART_SetConfig+0x74>
 c00419a:	2bc0      	cmp	r3, #192	@ 0xc0
 c00419c:	d0a6      	beq.n	c0040ec <UART_SetConfig+0x124>
 c00419e:	e74d      	b.n	c00403c <UART_SetConfig+0x74>
 c0041a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 c0041a4:	d096      	beq.n	c0040d4 <UART_SetConfig+0x10c>
 c0041a6:	e749      	b.n	c00403c <UART_SetConfig+0x74>
 c0041a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 c0041ac:	d09e      	beq.n	c0040ec <UART_SetConfig+0x124>
 c0041ae:	e745      	b.n	c00403c <UART_SetConfig+0x74>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c0041b0:	4311      	orrs	r1, r2
 c0041b2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c0041b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0041b6:	4934      	ldr	r1, [pc, #208]	@ (c004288 <UART_SetConfig+0x2c0>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c0041b8:	f022 020f 	bic.w	r2, r2, #15
 c0041bc:	4332      	orrs	r2, r6
 c0041be:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0041c0:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 c0041c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 c0041c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 c0041cc:	d04a      	beq.n	c004264 <UART_SetConfig+0x29c>
 c0041ce:	d835      	bhi.n	c00423c <UART_SetConfig+0x274>
 c0041d0:	2b00      	cmp	r3, #0
 c0041d2:	d041      	beq.n	c004258 <UART_SetConfig+0x290>
 c0041d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 c0041d8:	f47f af30 	bne.w	c00403c <UART_SetConfig+0x74>
        pclk = HAL_RCC_GetSysClockFreq();
 c0041dc:	f7fe fa5c 	bl	c002698 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 c0041e0:	2800      	cmp	r0, #0
 c0041e2:	f43f af69 	beq.w	c0040b8 <UART_SetConfig+0xf0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0041e6:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 c0041e8:	4b28      	ldr	r3, [pc, #160]	@ (c00428c <UART_SetConfig+0x2c4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0041ea:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0041ec:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0041f0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0041f4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0041f8:	4299      	cmp	r1, r3
 c0041fa:	f63f af1f 	bhi.w	c00403c <UART_SetConfig+0x74>
 c0041fe:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 c004202:	f63f af1b 	bhi.w	c00403c <UART_SetConfig+0x74>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c004206:	2300      	movs	r3, #0
 c004208:	4619      	mov	r1, r3
 c00420a:	f7fc f843 	bl	c000294 <__aeabi_uldivmod>
 c00420e:	4606      	mov	r6, r0
 c004210:	462a      	mov	r2, r5
 c004212:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 c004216:	0209      	lsls	r1, r1, #8
 c004218:	0235      	lsls	r5, r6, #8
 c00421a:	eb15 000c 	adds.w	r0, r5, ip
 c00421e:	ea41 6116 	orr.w	r1, r1, r6, lsr #24
 c004222:	f04f 0300 	mov.w	r3, #0
 c004226:	f141 0100 	adc.w	r1, r1, #0
 c00422a:	f7fc f833 	bl	c000294 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c00422e:	4b19      	ldr	r3, [pc, #100]	@ (c004294 <UART_SetConfig+0x2cc>)
 c004230:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 c004234:	429a      	cmp	r2, r3
 c004236:	f63f af01 	bhi.w	c00403c <UART_SetConfig+0x74>
 c00423a:	e76d      	b.n	c004118 <UART_SetConfig+0x150>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c00423c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 c004240:	f47f aefc 	bne.w	c00403c <UART_SetConfig+0x74>
        pclk = (uint32_t) LSE_VALUE;
 c004244:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 c004248:	e7ce      	b.n	c0041e8 <UART_SetConfig+0x220>
        pclk = HAL_RCC_GetPCLK1Freq();
 c00424a:	f7fe ff6b 	bl	c003124 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 c00424e:	2800      	cmp	r0, #0
 c004250:	f43f af32 	beq.w	c0040b8 <UART_SetConfig+0xf0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c004254:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 c004256:	e766      	b.n	c004126 <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK1Freq();
 c004258:	f7fe ff64 	bl	c003124 <HAL_RCC_GetPCLK1Freq>
        break;
 c00425c:	e7c0      	b.n	c0041e0 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK2Freq();
 c00425e:	f7fe ffcd 	bl	c0031fc <HAL_RCC_GetPCLK2Freq>
        break;
 c004262:	e7f4      	b.n	c00424e <UART_SetConfig+0x286>
        pclk = (uint32_t) HSI_VALUE;
 c004264:	480a      	ldr	r0, [pc, #40]	@ (c004290 <UART_SetConfig+0x2c8>)
 c004266:	e7bf      	b.n	c0041e8 <UART_SetConfig+0x220>
        pclk = HAL_RCC_GetSysClockFreq();
 c004268:	f7fe fa16 	bl	c002698 <HAL_RCC_GetSysClockFreq>
        break;
 c00426c:	e7ef      	b.n	c00424e <UART_SetConfig+0x286>
 c00426e:	bf00      	nop
 c004270:	cfff69f3 	.word	0xcfff69f3
 c004274:	50008000 	.word	0x50008000
 c004278:	50013800 	.word	0x50013800
 c00427c:	50004400 	.word	0x50004400
 c004280:	50004800 	.word	0x50004800
 c004284:	50004c00 	.word	0x50004c00
 c004288:	50021000 	.word	0x50021000
 c00428c:	0c004a08 	.word	0x0c004a08
 c004290:	00f42400 	.word	0x00f42400
 c004294:	000ffcff 	.word	0x000ffcff

0c004298 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c004298:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 c00429a:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c00429c:	07da      	lsls	r2, r3, #31
 c00429e:	d506      	bpl.n	c0042ae <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c0042a0:	6801      	ldr	r1, [r0, #0]
 c0042a2:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 c0042a4:	684a      	ldr	r2, [r1, #4]
 c0042a6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 c0042aa:	4322      	orrs	r2, r4
 c0042ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c0042ae:	079c      	lsls	r4, r3, #30
 c0042b0:	d506      	bpl.n	c0042c0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c0042b2:	6801      	ldr	r1, [r0, #0]
 c0042b4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 c0042b6:	684a      	ldr	r2, [r1, #4]
 c0042b8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0042bc:	4322      	orrs	r2, r4
 c0042be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c0042c0:	0759      	lsls	r1, r3, #29
 c0042c2:	d506      	bpl.n	c0042d2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c0042c4:	6801      	ldr	r1, [r0, #0]
 c0042c6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 c0042c8:	684a      	ldr	r2, [r1, #4]
 c0042ca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c0042ce:	4322      	orrs	r2, r4
 c0042d0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c0042d2:	071a      	lsls	r2, r3, #28
 c0042d4:	d506      	bpl.n	c0042e4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c0042d6:	6801      	ldr	r1, [r0, #0]
 c0042d8:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 c0042da:	684a      	ldr	r2, [r1, #4]
 c0042dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 c0042e0:	4322      	orrs	r2, r4
 c0042e2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c0042e4:	06dc      	lsls	r4, r3, #27
 c0042e6:	d506      	bpl.n	c0042f6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c0042e8:	6801      	ldr	r1, [r0, #0]
 c0042ea:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 c0042ec:	688a      	ldr	r2, [r1, #8]
 c0042ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 c0042f2:	4322      	orrs	r2, r4
 c0042f4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c0042f6:	0699      	lsls	r1, r3, #26
 c0042f8:	d506      	bpl.n	c004308 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c0042fa:	6801      	ldr	r1, [r0, #0]
 c0042fc:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 c0042fe:	688a      	ldr	r2, [r1, #8]
 c004300:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 c004304:	4322      	orrs	r2, r4
 c004306:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c004308:	065a      	lsls	r2, r3, #25
 c00430a:	d50a      	bpl.n	c004322 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c00430c:	6801      	ldr	r1, [r0, #0]
 c00430e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 c004310:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c004312:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c004316:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 c00431a:	ea42 0204 	orr.w	r2, r2, r4
 c00431e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c004320:	d00b      	beq.n	c00433a <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c004322:	061b      	lsls	r3, r3, #24
 c004324:	d506      	bpl.n	c004334 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c004326:	6802      	ldr	r2, [r0, #0]
 c004328:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 c00432a:	6853      	ldr	r3, [r2, #4]
 c00432c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 c004330:	430b      	orrs	r3, r1
 c004332:	6053      	str	r3, [r2, #4]
}
 c004334:	f85d 4b04 	ldr.w	r4, [sp], #4
 c004338:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c00433a:	684a      	ldr	r2, [r1, #4]
 c00433c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 c00433e:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 c004342:	4322      	orrs	r2, r4
 c004344:	604a      	str	r2, [r1, #4]
 c004346:	e7ec      	b.n	c004322 <UART_AdvFeatureConfig+0x8a>

0c004348 <UART_CheckIdleState>:
{
 c004348:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00434a:	2300      	movs	r3, #0
{
 c00434c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00434e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  tickstart = HAL_GetTick();
 c004352:	f7fd fdf9 	bl	c001f48 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c004356:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c004358:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c00435a:	681a      	ldr	r2, [r3, #0]
 c00435c:	0711      	lsls	r1, r2, #28
 c00435e:	d40e      	bmi.n	c00437e <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c004360:	681a      	ldr	r2, [r3, #0]
 c004362:	0752      	lsls	r2, r2, #29
 c004364:	d42f      	bmi.n	c0043c6 <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c004366:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 c004368:	2220      	movs	r2, #32
  return HAL_OK;
 c00436a:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 c00436c:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 c004370:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c004374:	66e3      	str	r3, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 c004376:	2300      	movs	r3, #0
 c004378:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 c00437c:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00437e:	69da      	ldr	r2, [r3, #28]
 c004380:	0292      	lsls	r2, r2, #10
 c004382:	d4ed      	bmi.n	c004360 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c004384:	f7fd fde0 	bl	c001f48 <HAL_GetTick>
 c004388:	1b43      	subs	r3, r0, r5
 c00438a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 c00438e:	d22b      	bcs.n	c0043e8 <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c004390:	6823      	ldr	r3, [r4, #0]
 c004392:	681a      	ldr	r2, [r3, #0]
 c004394:	0750      	lsls	r0, r2, #29
 c004396:	d5f2      	bpl.n	c00437e <UART_CheckIdleState+0x36>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c004398:	69da      	ldr	r2, [r3, #28]
 c00439a:	0511      	lsls	r1, r2, #20
 c00439c:	d5ef      	bpl.n	c00437e <UART_CheckIdleState+0x36>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c00439e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 c0043a2:	2220      	movs	r2, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0043a4:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0043a6:	6819      	ldr	r1, [r3, #0]
 c0043a8:	f421 71d0 	bic.w	r1, r1, #416	@ 0x1a0
 c0043ac:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0043ae:	6899      	ldr	r1, [r3, #8]
 c0043b0:	f021 0101 	bic.w	r1, r1, #1
 c0043b4:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 c0043b6:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c0043ba:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c0043be:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 c0043c2:	2003      	movs	r0, #3
 c0043c4:	e7d7      	b.n	c004376 <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c0043c6:	69db      	ldr	r3, [r3, #28]
 c0043c8:	0258      	lsls	r0, r3, #9
 c0043ca:	d4cc      	bmi.n	c004366 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0043cc:	f7fd fdbc 	bl	c001f48 <HAL_GetTick>
 c0043d0:	1b43      	subs	r3, r0, r5
 c0043d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 c0043d6:	d207      	bcs.n	c0043e8 <UART_CheckIdleState+0xa0>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0043d8:	6823      	ldr	r3, [r4, #0]
 c0043da:	681a      	ldr	r2, [r3, #0]
 c0043dc:	0751      	lsls	r1, r2, #29
 c0043de:	d5f2      	bpl.n	c0043c6 <UART_CheckIdleState+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0043e0:	69da      	ldr	r2, [r3, #28]
 c0043e2:	0512      	lsls	r2, r2, #20
 c0043e4:	d5ef      	bpl.n	c0043c6 <UART_CheckIdleState+0x7e>
 c0043e6:	e7da      	b.n	c00439e <UART_CheckIdleState+0x56>
        huart->gState = HAL_UART_STATE_READY;
 c0043e8:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0043ea:	6823      	ldr	r3, [r4, #0]
 c0043ec:	681a      	ldr	r2, [r3, #0]
 c0043ee:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 c0043f2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0043f4:	689a      	ldr	r2, [r3, #8]
 c0043f6:	f022 0201 	bic.w	r2, r2, #1
 c0043fa:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 c0043fc:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c004400:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 c004404:	e7dd      	b.n	c0043c2 <UART_CheckIdleState+0x7a>
 c004406:	bf00      	nop

0c004408 <HAL_UART_Init>:
  if (huart == NULL)
 c004408:	b380      	cbz	r0, c00446c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 c00440a:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 c00440e:	b510      	push	{r4, lr}
 c004410:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 c004412:	b333      	cbz	r3, c004462 <HAL_UART_Init+0x5a>
  huart->gState = HAL_UART_STATE_BUSY;
 c004414:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c004416:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c004418:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  __HAL_UART_DISABLE(huart);
 c00441c:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00441e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 c004420:	f023 0301 	bic.w	r3, r3, #1
 c004424:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 c004426:	f7ff fdcf 	bl	c003fc8 <UART_SetConfig>
 c00442a:	2801      	cmp	r0, #1
 c00442c:	d017      	beq.n	c00445e <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c00442e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c004430:	b98b      	cbnz	r3, c004456 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c004432:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c004434:	4620      	mov	r0, r4
}
 c004436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00443a:	685a      	ldr	r2, [r3, #4]
 c00443c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c004440:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c004442:	689a      	ldr	r2, [r3, #8]
 c004444:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c004448:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 c00444a:	681a      	ldr	r2, [r3, #0]
 c00444c:	f042 0201 	orr.w	r2, r2, #1
 c004450:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c004452:	f7ff bf79 	b.w	c004348 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 c004456:	4620      	mov	r0, r4
 c004458:	f7ff ff1e 	bl	c004298 <UART_AdvFeatureConfig>
 c00445c:	e7e9      	b.n	c004432 <HAL_UART_Init+0x2a>
}
 c00445e:	2001      	movs	r0, #1
 c004460:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 c004462:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    HAL_UART_MspInit(huart);
 c004466:	f7fd fc77 	bl	c001d58 <HAL_UART_MspInit>
 c00446a:	e7d3      	b.n	c004414 <HAL_UART_Init+0xc>
}
 c00446c:	2001      	movs	r0, #1
 c00446e:	4770      	bx	lr

0c004470 <UART_WaitOnFlagUntilTimeout>:
{
 c004470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c004474:	f8dd 8020 	ldr.w	r8, [sp, #32]
 c004478:	460d      	mov	r5, r1
 c00447a:	f1b8 3fff 	cmp.w	r8, #4294967295
 c00447e:	4616      	mov	r6, r2
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c004480:	6804      	ldr	r4, [r0, #0]
 c004482:	d10a      	bne.n	c00449a <UART_WaitOnFlagUntilTimeout+0x2a>
 c004484:	69e3      	ldr	r3, [r4, #28]
 c004486:	ea35 0303 	bics.w	r3, r5, r3
 c00448a:	bf0c      	ite	eq
 c00448c:	2301      	moveq	r3, #1
 c00448e:	2300      	movne	r3, #0
 c004490:	42b3      	cmp	r3, r6
 c004492:	d0f7      	beq.n	c004484 <UART_WaitOnFlagUntilTimeout+0x14>
        }
      }
    }
  }
  return HAL_OK;
 c004494:	2000      	movs	r0, #0
}
 c004496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c00449a:	4607      	mov	r7, r0
 c00449c:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00449e:	69e2      	ldr	r2, [r4, #28]
 c0044a0:	ea35 0202 	bics.w	r2, r5, r2
 c0044a4:	bf0c      	ite	eq
 c0044a6:	2301      	moveq	r3, #1
 c0044a8:	2300      	movne	r3, #0
 c0044aa:	42b3      	cmp	r3, r6
 c0044ac:	d1f2      	bne.n	c004494 <UART_WaitOnFlagUntilTimeout+0x24>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0044ae:	f7fd fd4b 	bl	c001f48 <HAL_GetTick>
 c0044b2:	eba0 0009 	sub.w	r0, r0, r9
 c0044b6:	4540      	cmp	r0, r8
 c0044b8:	d821      	bhi.n	c0044fe <UART_WaitOnFlagUntilTimeout+0x8e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0044ba:	683c      	ldr	r4, [r7, #0]
 c0044bc:	4623      	mov	r3, r4
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0044be:	f1b8 0f00 	cmp.w	r8, #0
 c0044c2:	d01d      	beq.n	c004500 <UART_WaitOnFlagUntilTimeout+0x90>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0044c4:	6823      	ldr	r3, [r4, #0]
 c0044c6:	0759      	lsls	r1, r3, #29
 c0044c8:	d5e9      	bpl.n	c00449e <UART_WaitOnFlagUntilTimeout+0x2e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0044ca:	69e3      	ldr	r3, [r4, #28]
 c0044cc:	051a      	lsls	r2, r3, #20
 c0044ce:	d5e6      	bpl.n	c00449e <UART_WaitOnFlagUntilTimeout+0x2e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0044d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 c0044d4:	2320      	movs	r3, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0044d6:	6222      	str	r2, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0044d8:	6822      	ldr	r2, [r4, #0]
 c0044da:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 c0044de:	6022      	str	r2, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0044e0:	68a2      	ldr	r2, [r4, #8]
 c0044e2:	f022 0201 	bic.w	r2, r2, #1
 c0044e6:	60a2      	str	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 c0044e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c0044ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c0044f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 c0044f4:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 c0044f6:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 c0044f8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
 c0044fc:	e7cb      	b.n	c004496 <UART_WaitOnFlagUntilTimeout+0x26>
 c0044fe:	683b      	ldr	r3, [r7, #0]
        huart->gState = HAL_UART_STATE_READY;
 c004500:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c004502:	681a      	ldr	r2, [r3, #0]
 c004504:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 c004508:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00450a:	689a      	ldr	r2, [r3, #8]
 c00450c:	f022 0201 	bic.w	r2, r2, #1
 c004510:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 c004512:	f8c7 1084 	str.w	r1, [r7, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c004516:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
        return HAL_TIMEOUT;
 c00451a:	e7eb      	b.n	c0044f4 <UART_WaitOnFlagUntilTimeout+0x84>

0c00451c <HAL_UART_Transmit>:
{
 c00451c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c004520:	461d      	mov	r5, r3
  if (huart->gState == HAL_UART_STATE_READY)
 c004522:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 c004526:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 c004528:	2b20      	cmp	r3, #32
 c00452a:	d17d      	bne.n	c004628 <HAL_UART_Transmit+0x10c>
    if ((pData == NULL) || (Size == 0U))
 c00452c:	4689      	mov	r9, r1
 c00452e:	2900      	cmp	r1, #0
 c004530:	d047      	beq.n	c0045c2 <HAL_UART_Transmit+0xa6>
 c004532:	4617      	mov	r7, r2
 c004534:	2a00      	cmp	r2, #0
 c004536:	d044      	beq.n	c0045c2 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 c004538:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 c00453c:	4604      	mov	r4, r0
 c00453e:	2b01      	cmp	r3, #1
 c004540:	d072      	beq.n	c004628 <HAL_UART_Transmit+0x10c>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c004542:	2321      	movs	r3, #33	@ 0x21
    __HAL_LOCK(huart);
 c004544:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c004546:	f04f 0800 	mov.w	r8, #0
    __HAL_LOCK(huart);
 c00454a:	f880 2080 	strb.w	r2, [r0, #128]	@ 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00454e:	f8c0 808c 	str.w	r8, [r0, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c004552:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    tickstart = HAL_GetTick();
 c004556:	f7fd fcf7 	bl	c001f48 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00455a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c00455c:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00455e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 c004562:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 c004566:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00456a:	d061      	beq.n	c004630 <HAL_UART_Transmit+0x114>
      pdata16bits = NULL;
 c00456c:	4647      	mov	r7, r8
    __HAL_UNLOCK(huart);
 c00456e:	2300      	movs	r3, #0
 c004570:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    while (huart->TxXferCount > 0U)
 c004574:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 c004578:	b29b      	uxth	r3, r3
 c00457a:	b1b3      	cbz	r3, c0045aa <HAL_UART_Transmit+0x8e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00457c:	6823      	ldr	r3, [r4, #0]
 c00457e:	1c6a      	adds	r2, r5, #1
 c004580:	d123      	bne.n	c0045ca <HAL_UART_Transmit+0xae>
 c004582:	69da      	ldr	r2, [r3, #28]
 c004584:	0611      	lsls	r1, r2, #24
 c004586:	d5fc      	bpl.n	c004582 <HAL_UART_Transmit+0x66>
      if (pdata8bits == NULL)
 c004588:	f1b9 0f00 	cmp.w	r9, #0
 c00458c:	d047      	beq.n	c00461e <HAL_UART_Transmit+0x102>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c00458e:	f819 2b01 	ldrb.w	r2, [r9], #1
 c004592:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 c004594:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 c004598:	3a01      	subs	r2, #1
 c00459a:	b292      	uxth	r2, r2
 c00459c:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 c0045a0:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 c0045a4:	b292      	uxth	r2, r2
 c0045a6:	2a00      	cmp	r2, #0
 c0045a8:	d1e9      	bne.n	c00457e <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c0045aa:	4633      	mov	r3, r6
 c0045ac:	2200      	movs	r2, #0
 c0045ae:	2140      	movs	r1, #64	@ 0x40
 c0045b0:	4620      	mov	r0, r4
 c0045b2:	9500      	str	r5, [sp, #0]
 c0045b4:	f7ff ff5c 	bl	c004470 <UART_WaitOnFlagUntilTimeout>
 c0045b8:	bb68      	cbnz	r0, c004616 <HAL_UART_Transmit+0xfa>
    huart->gState = HAL_UART_STATE_READY;
 c0045ba:	2320      	movs	r3, #32
 c0045bc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    return HAL_OK;
 c0045c0:	e000      	b.n	c0045c4 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 c0045c2:	2001      	movs	r0, #1
}
 c0045c4:	b003      	add	sp, #12
 c0045c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c0045ca:	69da      	ldr	r2, [r3, #28]
 c0045cc:	f012 0880 	ands.w	r8, r2, #128	@ 0x80
 c0045d0:	d1da      	bne.n	c004588 <HAL_UART_Transmit+0x6c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0045d2:	f7fd fcb9 	bl	c001f48 <HAL_GetTick>
 c0045d6:	1b80      	subs	r0, r0, r6
 c0045d8:	4285      	cmp	r5, r0
 c0045da:	d32f      	bcc.n	c00463c <HAL_UART_Transmit+0x120>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0045dc:	6823      	ldr	r3, [r4, #0]
 c0045de:	461a      	mov	r2, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c0045e0:	b36d      	cbz	r5, c00463e <HAL_UART_Transmit+0x122>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0045e2:	681a      	ldr	r2, [r3, #0]
 c0045e4:	0752      	lsls	r2, r2, #29
 c0045e6:	d5f0      	bpl.n	c0045ca <HAL_UART_Transmit+0xae>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0045e8:	69da      	ldr	r2, [r3, #28]
 c0045ea:	0510      	lsls	r0, r2, #20
 c0045ec:	d5ed      	bpl.n	c0045ca <HAL_UART_Transmit+0xae>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0045ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
          huart->gState = HAL_UART_STATE_READY;
 c0045f2:	2220      	movs	r2, #32
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0045f4:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0045f6:	6819      	ldr	r1, [r3, #0]
 c0045f8:	f421 71d0 	bic.w	r1, r1, #416	@ 0x1a0
 c0045fc:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0045fe:	6899      	ldr	r1, [r3, #8]
 c004600:	f021 0101 	bic.w	r1, r1, #1
 c004604:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 c004606:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 c00460a:	f884 8080 	strb.w	r8, [r4, #128]	@ 0x80
          huart->RxState = HAL_UART_STATE_READY;
 c00460e:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c004612:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        return HAL_TIMEOUT;
 c004616:	2003      	movs	r0, #3
}
 c004618:	b003      	add	sp, #12
 c00461a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c00461e:	f837 2b02 	ldrh.w	r2, [r7], #2
 c004622:	f3c2 0208 	ubfx	r2, r2, #0, #9
 c004626:	e7b4      	b.n	c004592 <HAL_UART_Transmit+0x76>
    __HAL_LOCK(huart);
 c004628:	2002      	movs	r0, #2
}
 c00462a:	b003      	add	sp, #12
 c00462c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c004630:	6923      	ldr	r3, [r4, #16]
 c004632:	2b00      	cmp	r3, #0
 c004634:	d19a      	bne.n	c00456c <HAL_UART_Transmit+0x50>
 c004636:	464f      	mov	r7, r9
      pdata8bits  = NULL;
 c004638:	4699      	mov	r9, r3
 c00463a:	e798      	b.n	c00456e <HAL_UART_Transmit+0x52>
 c00463c:	6822      	ldr	r2, [r4, #0]
        huart->gState = HAL_UART_STATE_READY;
 c00463e:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 c004640:	2000      	movs	r0, #0
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c004642:	6813      	ldr	r3, [r2, #0]
 c004644:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 c004648:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00464a:	6893      	ldr	r3, [r2, #8]
 c00464c:	f023 0301 	bic.w	r3, r3, #1
 c004650:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 c004652:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
        __HAL_UNLOCK(huart);
 c004656:	f884 0080 	strb.w	r0, [r4, #128]	@ 0x80
        huart->RxState = HAL_UART_STATE_READY;
 c00465a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 c00465e:	2003      	movs	r0, #3
 c004660:	e7da      	b.n	c004618 <HAL_UART_Transmit+0xfc>
 c004662:	bf00      	nop

0c004664 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 c004664:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 c004668:	2a01      	cmp	r2, #1
 c00466a:	d017      	beq.n	c00469c <HAL_UARTEx_DisableFifoMode+0x38>
 c00466c:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 c00466e:	2024      	movs	r0, #36	@ 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c004670:	2100      	movs	r1, #0
{
 c004672:	b430      	push	{r4, r5}

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 c004674:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c004676:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c004678:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c00467c:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 c00467e:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c004680:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 c004684:	f024 0401 	bic.w	r4, r4, #1
 c004688:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c00468a:	6659      	str	r1, [r3, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c00468c:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c00468e:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80

  return HAL_OK;
 c004692:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 c004694:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 c004698:	bc30      	pop	{r4, r5}
 c00469a:	4770      	bx	lr
  __HAL_LOCK(huart);
 c00469c:	2002      	movs	r0, #2
}
 c00469e:	4770      	bx	lr

0c0046a0 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c0046a0:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 c0046a4:	2a01      	cmp	r2, #1
 c0046a6:	d037      	beq.n	c004718 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 c0046a8:	4603      	mov	r3, r0
 c0046aa:	2024      	movs	r0, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c0046ac:	681a      	ldr	r2, [r3, #0]
{
 c0046ae:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 c0046b0:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c0046b4:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c0046b6:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c0046b8:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 c0046ba:	f020 0001 	bic.w	r0, r0, #1
 c0046be:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c0046c0:	6890      	ldr	r0, [r2, #8]
 c0046c2:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 c0046c6:	4301      	orrs	r1, r0
 c0046c8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c0046ca:	b315      	cbz	r5, c004712 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c0046cc:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c0046ce:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0046d0:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0046d4:	4911      	ldr	r1, [pc, #68]	@ (c00471c <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
 c0046d6:	4d12      	ldr	r5, [pc, #72]	@ (c004720 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c0046d8:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0046dc:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0046e0:	f811 100c 	ldrb.w	r1, [r1, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0046e4:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0046e8:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0046ec:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0046ee:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c0046f0:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c0046f4:	fbb1 f1f5 	udiv	r1, r1, r5
 c0046f8:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 c0046fc:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 c0046fe:	2520      	movs	r5, #32
 c004700:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c004704:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 c004706:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 c00470a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 c00470c:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 c004710:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 c004712:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 c004714:	4608      	mov	r0, r1
 c004716:	e7ef      	b.n	c0046f8 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 c004718:	2002      	movs	r0, #2
}
 c00471a:	4770      	bx	lr
 c00471c:	0c004a28 	.word	0x0c004a28
 c004720:	0c004a20 	.word	0x0c004a20

0c004724 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 c004724:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 c004728:	2a01      	cmp	r2, #1
 c00472a:	d037      	beq.n	c00479c <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 c00472c:	4603      	mov	r3, r0
 c00472e:	2024      	movs	r0, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c004730:	681a      	ldr	r2, [r3, #0]
{
 c004732:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 c004734:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c004738:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 c00473a:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c00473c:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 c00473e:	f020 0001 	bic.w	r0, r0, #1
 c004742:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c004744:	6890      	ldr	r0, [r2, #8]
 c004746:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 c00474a:	4301      	orrs	r1, r0
 c00474c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c00474e:	b315      	cbz	r5, c004796 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c004750:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c004752:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c004754:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c004758:	4911      	ldr	r1, [pc, #68]	@ (c0047a0 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
 c00475a:	4d12      	ldr	r5, [pc, #72]	@ (c0047a4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c00475c:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c004760:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c004764:	f811 100c 	ldrb.w	r1, [r1, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c004768:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c00476c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c004770:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c004772:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c004774:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c004778:	fbb1 f1f5 	udiv	r1, r1, r5
 c00477c:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 c004780:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 c004782:	2520      	movs	r5, #32
 c004784:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c004788:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 c00478a:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 c00478e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 c004790:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 c004794:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 c004796:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 c004798:	4608      	mov	r0, r1
 c00479a:	e7ef      	b.n	c00477c <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 c00479c:	2002      	movs	r0, #2
}
 c00479e:	4770      	bx	lr
 c0047a0:	0c004a28 	.word	0x0c004a28
 c0047a4:	0c004a20 	.word	0x0c004a20

0c0047a8 <memcmp>:
 c0047a8:	3901      	subs	r1, #1
 c0047aa:	4402      	add	r2, r0
 c0047ac:	b510      	push	{r4, lr}
 c0047ae:	4290      	cmp	r0, r2
 c0047b0:	d101      	bne.n	c0047b6 <memcmp+0xe>
 c0047b2:	2000      	movs	r0, #0
 c0047b4:	e005      	b.n	c0047c2 <memcmp+0x1a>
 c0047b6:	7803      	ldrb	r3, [r0, #0]
 c0047b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 c0047bc:	42a3      	cmp	r3, r4
 c0047be:	d001      	beq.n	c0047c4 <memcmp+0x1c>
 c0047c0:	1b18      	subs	r0, r3, r4
 c0047c2:	bd10      	pop	{r4, pc}
 c0047c4:	3001      	adds	r0, #1
 c0047c6:	e7f2      	b.n	c0047ae <memcmp+0x6>

0c0047c8 <memset>:
 c0047c8:	4402      	add	r2, r0
 c0047ca:	4603      	mov	r3, r0
 c0047cc:	4293      	cmp	r3, r2
 c0047ce:	d100      	bne.n	c0047d2 <memset+0xa>
 c0047d0:	4770      	bx	lr
 c0047d2:	f803 1b01 	strb.w	r1, [r3], #1
 c0047d6:	e7f9      	b.n	c0047cc <memset+0x4>

0c0047d8 <__libc_init_array>:
 c0047d8:	b570      	push	{r4, r5, r6, lr}
 c0047da:	4d0d      	ldr	r5, [pc, #52]	@ (c004810 <__libc_init_array+0x38>)
 c0047dc:	2600      	movs	r6, #0
 c0047de:	4c0d      	ldr	r4, [pc, #52]	@ (c004814 <__libc_init_array+0x3c>)
 c0047e0:	1b64      	subs	r4, r4, r5
 c0047e2:	10a4      	asrs	r4, r4, #2
 c0047e4:	42a6      	cmp	r6, r4
 c0047e6:	d109      	bne.n	c0047fc <__libc_init_array+0x24>
 c0047e8:	4d0b      	ldr	r5, [pc, #44]	@ (c004818 <__libc_init_array+0x40>)
 c0047ea:	2600      	movs	r6, #0
 c0047ec:	4c0b      	ldr	r4, [pc, #44]	@ (c00481c <__libc_init_array+0x44>)
 c0047ee:	f000 f825 	bl	c00483c <_init>
 c0047f2:	1b64      	subs	r4, r4, r5
 c0047f4:	10a4      	asrs	r4, r4, #2
 c0047f6:	42a6      	cmp	r6, r4
 c0047f8:	d105      	bne.n	c004806 <__libc_init_array+0x2e>
 c0047fa:	bd70      	pop	{r4, r5, r6, pc}
 c0047fc:	f855 3b04 	ldr.w	r3, [r5], #4
 c004800:	3601      	adds	r6, #1
 c004802:	4798      	blx	r3
 c004804:	e7ee      	b.n	c0047e4 <__libc_init_array+0xc>
 c004806:	f855 3b04 	ldr.w	r3, [r5], #4
 c00480a:	3601      	adds	r6, #1
 c00480c:	4798      	blx	r3
 c00480e:	e7f2      	b.n	c0047f6 <__libc_init_array+0x1e>
 c004810:	0c004a38 	.word	0x0c004a38
 c004814:	0c004a38 	.word	0x0c004a38
 c004818:	0c004a38 	.word	0x0c004a38
 c00481c:	0c004a3c 	.word	0x0c004a3c

0c004820 <memcpy>:
 c004820:	440a      	add	r2, r1
 c004822:	1e43      	subs	r3, r0, #1
 c004824:	4291      	cmp	r1, r2
 c004826:	d100      	bne.n	c00482a <memcpy+0xa>
 c004828:	4770      	bx	lr
 c00482a:	b510      	push	{r4, lr}
 c00482c:	f811 4b01 	ldrb.w	r4, [r1], #1
 c004830:	4291      	cmp	r1, r2
 c004832:	f803 4f01 	strb.w	r4, [r3, #1]!
 c004836:	d1f9      	bne.n	c00482c <memcpy+0xc>
 c004838:	bd10      	pop	{r4, pc}
	...

0c00483c <_init>:
 c00483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00483e:	bf00      	nop
 c004840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c004842:	bc08      	pop	{r3}
 c004844:	469e      	mov	lr, r3
 c004846:	4770      	bx	lr

0c004848 <_fini>:
 c004848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00484a:	bf00      	nop
 c00484c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00484e:	bc08      	pop	{r3}
 c004850:	469e      	mov	lr, r3
 c004852:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_SystemCoreClockUpdate>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c3 bcda 	b.w	c0019bc <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e008 <SECURE_recv>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c3 b8e8 	b.w	c0011e0 <__acle_se_SECURE_recv>

0c03e010 <SECURE_setState>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c3 b926 	b.w	c001264 <__acle_se_SECURE_setState>

0c03e018 <SECURE_energy_read>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c3 ba1e 	b.w	c00145c <__acle_se_SECURE_energy_read>

0c03e020 <SECURE_RegisterCallback>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c3 b858 	b.w	c0010d8 <__acle_se_SECURE_RegisterCallback>

0c03e028 <SECURE_send>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c3 b896 	b.w	c00115c <__acle_se_SECURE_send>

0c03e030 <SECURE_pox>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c3 ba68 	b.w	c001508 <__acle_se_SECURE_pox>

0c03e038 <SECURE_checkState>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c3 b96c 	b.w	c001318 <__acle_se_SECURE_checkState>
