\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Background}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{High level FPGA design tools}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{BFS Algorithm}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Baseline pipelined BFS}{section.2}% 5
\BOOKMARK [1][-]{section.3}{Motivation}{}% 6
\BOOKMARK [2][-]{subsection.3.1}{High level synthesis optimization challenge}{section.3}% 7
\BOOKMARK [2][-]{subsection.3.2}{Inefficient irregular memory access}{section.3}% 8
\BOOKMARK [1][-]{section.4}{HLS based BFS optimization}{}% 9
\BOOKMARK [2][-]{subsection.4.1}{Graph reordering}{section.4}% 10
\BOOKMARK [2][-]{subsection.4.2}{On-chip buffer partition}{section.4}% 11
\BOOKMARK [2][-]{subsection.4.3}{Hyper pipelining}{section.4}% 12
\BOOKMARK [2][-]{subsection.4.4}{Optimized BFS structure}{section.4}% 13
\BOOKMARK [1][-]{section.5}{Experiments}{}% 14
\BOOKMARK [2][-]{subsection.5.1}{Experiment Setup}{section.5}% 15
\BOOKMARK [2][-]{subsection.5.2}{Performance evaluation}{section.5}% 16
\BOOKMARK [3][-]{subsubsection.5.2.1}{Overall performance}{subsection.5.2}% 17
\BOOKMARK [3][-]{subsubsection.5.2.2}{Performance comparison}{subsection.5.2}% 18
\BOOKMARK [3][-]{subsubsection.5.2.3}{Optimization approach analysis}{subsection.5.2}% 19
\BOOKMARK [2][-]{subsection.5.3}{Batch trade-offs}{section.5}% 20
\BOOKMARK [2][-]{subsection.5.4}{Hardware implementation}{section.5}% 21
\BOOKMARK [3][-]{subsubsection.5.4.1}{Resource overhead}{subsection.5.4}% 22
\BOOKMARK [3][-]{subsubsection.5.4.2}{Implementation frequency}{subsection.5.4}% 23
\BOOKMARK [1][-]{section.6}{Related work}{}% 24
\BOOKMARK [1][-]{section.7}{Limitations and Conclusion}{}% 25
\BOOKMARK [2][-]{subsection.7.1}{Limitations}{section.7}% 26
\BOOKMARK [2][-]{subsection.7.2}{Conclusion}{section.7}% 27
\BOOKMARK [1][-]{section*.1}{References}{}% 28
