INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/statemachine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/statemachine_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
