<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='757' type='1'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='757'>///&lt; Register is known to be fully dead.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1400' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1413' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1438' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1451' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1466' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2355' u='r' c='_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj'/>
