

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Thu May 19 16:01:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_47_3           |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_48_4                                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_58_5                                           |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_61_6                                           |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_68_7                                           |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_69_8_VITIS_LOOP_70_9_VITIS_LOOP_71_10         |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_73_11                                       |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        |   +++ VITIS_LOOP_74_12                                     |        3|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_87_13_VITIS_LOOP_88_14_VITIS_LOOP_89_15        |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_90_16                                         |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_97_17_VITIS_LOOP_98_18                         |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_99_19                                         |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22  |        ?|        ?|        13|          2|          1|      ?|       yes|
        |- VITIS_LOOP_114_23_VITIS_LOOP_115_24_VITIS_LOOP_116_25     |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_117_26                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_125_27                                         |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 2, depth = 13
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 143
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 1, D = 2, States = { 38 39 }
  Pipeline-2 : II = 1, D = 2, States = { 47 48 }
  Pipeline-3 : II = 1, D = 3, States = { 70 71 72 }
  Pipeline-4 : II = 2, D = 13, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 }
  Pipeline-5 : II = 1, D = 3, States = { 109 110 111 }
  Pipeline-6 : II = 1, D = 2, States = { 117 118 }
  Pipeline-7 : II = 1, D = 3, States = { 139 140 141 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 49 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 38 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 47 
49 --> 50 123 124 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 74 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 73 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 73 71 
71 --> 72 
72 --> 70 
73 --> 56 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 101 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 80 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 100 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 87 
100 --> 84 
101 --> 102 
102 --> 103 117 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 116 
108 --> 109 
109 --> 112 110 
110 --> 111 
111 --> 109 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 101 
117 --> 119 118 
118 --> 117 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 123 
132 --> 133 131 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 132 
138 --> 143 139 
139 --> 140 
140 --> 141 
141 --> 142 139 
142 --> 143 
143 --> 137 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 144 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 145 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 146 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 147 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 148 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 149 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 150 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 151 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 152 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 153 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 154 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 155 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 156 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 156 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FH_read"   --->   Operation 157 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %H_read"   --->   Operation 158 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:35]   --->   Operation 159 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:36]   --->   Operation 160 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 161 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_21, i32 0, i32 0, void @empty_26, i32 0, i32 200, void @empty_2, void @empty_18, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_17, i32 0, i32 0, void @empty_26, i32 2, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 2"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_17, i32 0, i32 0, void @empty_26, i32 2, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 2"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_30, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_33, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_17, i32 0, i32 0, void @empty_26, i32 2, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 2"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_17, i32 0, i32 0, void @empty_26, i32 2, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 2"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_25, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_16, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_31"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_7, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_0, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_27, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_6, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_12, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_19, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_5, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_32, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_29, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i10 %empty_43, i10 %empty" [conv_combined/main.cpp:41]   --->   Operation 206 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 207 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outH = add i10 %sub_ln41, i10 1" [conv_combined/main.cpp:41]   --->   Operation 207 'add' 'outH' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 208 [1/1] (2.55ns)   --->   "%sub_ln42 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 208 'sub' 'sub_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %sub_ln42" [conv_combined/main.cpp:42]   --->   Operation 209 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln42, i32 1" [conv_combined/main.cpp:42]   --->   Operation 210 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:45]   --->   Operation 211 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge427, void %.lr.ph451" [conv_combined/main.cpp:45]   --->   Operation 212 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 213 'zext' 'cast' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %FH_read"   --->   Operation 214 'zext' 'cast1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 215 'mul' 'bound' <Predicate = (icmp_ln45)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 216 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 216 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %F_read"   --->   Operation 217 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%cast2 = zext i31 %empty_44"   --->   Operation 218 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound"   --->   Operation 219 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [5/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 220 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 221 [4/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 221 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 222 [3/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 222 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 223 [2/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 223 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 224 [1/1] (2.47ns)   --->   "%cmp57433 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 224 'icmp' 'cmp57433' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %FH_read" [conv_combined/main.cpp:45]   --->   Operation 225 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %C_read" [conv_combined/main.cpp:45]   --->   Operation 226 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %FW_read"   --->   Operation 227 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 228 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:47]   --->   Operation 229 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [conv_combined/main.cpp:45]   --->   Operation 230 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i95 0, void %.lr.ph451, i95 %add_ln45_1, void %._crit_edge437" [conv_combined/main.cpp:45]   --->   Operation 231 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph451, i31 %select_ln45_2, void %._crit_edge437" [conv_combined/main.cpp:45]   --->   Operation 232 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (4.40ns)   --->   "%add_ln45_1 = add i95 %indvar_flatten21, i95 1" [conv_combined/main.cpp:45]   --->   Operation 233 'add' 'add_ln45_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/2] (6.91ns)   --->   "%empty_46 = mul i31 %i, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 234 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (3.11ns)   --->   "%icmp_ln45_1 = icmp_eq  i95 %indvar_flatten21, i95 %bound4" [conv_combined/main.cpp:45]   --->   Operation 235 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 236 [1/2] (6.91ns)   --->   "%empty_46 = mul i31 %i, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 236 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph451, i64 %select_ln46_4, void %._crit_edge437" [conv_combined/main.cpp:46]   --->   Operation 237 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph451, i32 %select_ln46_3, void %._crit_edge437" [conv_combined/main.cpp:46]   --->   Operation 238 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph451, i32 %add_ln47, void %._crit_edge437" [conv_combined/main.cpp:47]   --->   Operation 239 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %j" [conv_combined/main.cpp:46]   --->   Operation 240 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln46, i31 %empty_46" [conv_combined/main.cpp:46]   --->   Operation 241 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %j" [conv_combined/main.cpp:49]   --->   Operation 242 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45_1, void %._crit_edge447.loopexit, void %.lr.ph431" [conv_combined/main.cpp:45]   --->   Operation 243 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i, i31 1" [conv_combined/main.cpp:45]   --->   Operation 244 'add' 'add_ln45' <Predicate = (!icmp_ln45_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (2.77ns)   --->   "%icmp_ln46 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:46]   --->   Operation 245 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.73ns)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i31 %add_ln45, i31 %i" [conv_combined/main.cpp:45]   --->   Operation 246 'select' 'select_ln45_2' <Predicate = (!icmp_ln45_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i31 %select_ln45_2" [conv_combined/main.cpp:45]   --->   Operation 247 'trunc' 'trunc_ln45_2' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%bbuf_V_2 = alloca i32 1"   --->   Operation 248 'alloca' 'bbuf_V_2' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%bbuf_V_2_1 = alloca i32 1"   --->   Operation 249 'alloca' 'bbuf_V_2_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%bbuf_V_2_3 = alloca i32 1"   --->   Operation 250 'alloca' 'bbuf_V_2_3' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:58]   --->   Operation 251 'partselect' 'trunc_ln3' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i31 %trunc_ln3" [conv_combined/main.cpp:58]   --->   Operation 252 'sext' 'sext_ln58' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln58" [conv_combined/main.cpp:58]   --->   Operation 253 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 254 [7/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 254 'readreq' 'empty_51' <Predicate = (icmp_ln45_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 255 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln45, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 255 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 256 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln45, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 256 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 257 [1/1] (0.69ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i32 0, i32 %j" [conv_combined/main.cpp:45]   --->   Operation 257 'select' 'select_ln45' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i31 %p_mid1, i31 %empty_46" [conv_combined/main.cpp:45]   --->   Operation 258 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i2 %trunc_ln45_2" [conv_combined/main.cpp:49]   --->   Operation 259 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln45_2, i2 0" [conv_combined/main.cpp:49]   --->   Operation 260 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i4 %tmp_5" [conv_combined/main.cpp:49]   --->   Operation 261 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (1.73ns)   --->   "%sub_ln49 = sub i5 %zext_ln49_1, i5 %zext_ln49" [conv_combined/main.cpp:49]   --->   Operation 262 'sub' 'sub_ln49' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%sext_ln46 = sext i5 %sub_ln49" [conv_combined/main.cpp:46]   --->   Operation 263 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln45_3 = select i1 %icmp_ln46, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:45]   --->   Operation 264 'select' 'select_ln45_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln45_4 = select i1 %icmp_ln46, i4 0, i4 %trunc_ln49" [conv_combined/main.cpp:45]   --->   Operation 265 'select' 'select_ln45_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (2.47ns)   --->   "%icmp_ln47_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:47]   --->   Operation 266 'icmp' 'icmp_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.99ns)   --->   "%select_ln45_5 = select i1 %icmp_ln46, i1 %icmp_ln47, i1 %icmp_ln47_1" [conv_combined/main.cpp:45]   --->   Operation 267 'select' 'select_ln45_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %select_ln45, i32 1" [conv_combined/main.cpp:46]   --->   Operation 268 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln46_1 = trunc i32 %add_ln46" [conv_combined/main.cpp:46]   --->   Operation 269 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln46_1, i31 %select_ln45_1" [conv_combined/main.cpp:46]   --->   Operation 270 'add' 'tmp_mid1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %select_ln45_5, i31 %tmp_mid1, i31 %select_ln45_3" [conv_combined/main.cpp:46]   --->   Operation 271 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%trunc_ln49_1 = trunc i32 %add_ln46" [conv_combined/main.cpp:49]   --->   Operation 272 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln46_2 = select i1 %select_ln45_5, i4 %trunc_ln49_1, i4 %select_ln45_4" [conv_combined/main.cpp:46]   --->   Operation 273 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%zext_ln49_2 = zext i4 %select_ln46_2" [conv_combined/main.cpp:49]   --->   Operation 274 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln49 = add i6 %sext_ln46, i6 %zext_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 275 'add' 'add_ln49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (0.69ns)   --->   "%select_ln46_3 = select i1 %select_ln45_5, i32 %add_ln46, i32 %select_ln45" [conv_combined/main.cpp:46]   --->   Operation 276 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 277 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i31 %select_ln46_1, i31 %trunc_ln45" [conv_combined/main.cpp:46]   --->   Operation 277 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 278 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i31 %select_ln46_1, i31 %trunc_ln45" [conv_combined/main.cpp:46]   --->   Operation 278 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %select_ln45_5, i1 %icmp_ln46" [conv_combined/main.cpp:46]   --->   Operation 279 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i32 0, i32 %k" [conv_combined/main.cpp:46]   --->   Operation 280 'select' 'select_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %select_ln46" [conv_combined/main.cpp:47]   --->   Operation 281 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln47, i31 %mul_ln46" [conv_combined/main.cpp:47]   --->   Operation 282 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 283 [2/2] (6.91ns)   --->   "%empty_49 = mul i31 %tmp11, i31 %empty_45" [conv_combined/main.cpp:47]   --->   Operation 283 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 284 [1/2] (6.91ns)   --->   "%empty_49 = mul i31 %tmp11, i31 %empty_45" [conv_combined/main.cpp:47]   --->   Operation 284 'mul' 'empty_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.65>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_47_3_str"   --->   Operation 285 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_2_VITIS_LOOP_47_3_str"   --->   Operation 286 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i6 %add_ln49" [conv_combined/main.cpp:49]   --->   Operation 287 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln49, i2 0" [conv_combined/main.cpp:49]   --->   Operation 288 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i8 %tmp_4" [conv_combined/main.cpp:49]   --->   Operation 289 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (1.91ns)   --->   "%add_ln49_1 = add i30 %sext_ln49_1, i30 %sext_ln49" [conv_combined/main.cpp:49]   --->   Operation 290 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:47]   --->   Operation 291 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_49, i1 0" [conv_combined/main.cpp:47]   --->   Operation 292 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (2.55ns)   --->   "%empty_50 = add i32 %tmp_7, i32 %wt_read" [conv_combined/main.cpp:47]   --->   Operation 293 'add' 'empty_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %cmp57433, void %._crit_edge437, void %.lr.ph436" [conv_combined/main.cpp:48]   --->   Operation 294 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_50, i32 1, i32 31" [conv_combined/main.cpp:48]   --->   Operation 295 'partselect' 'trunc_ln5' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i31 %trunc_ln5" [conv_combined/main.cpp:48]   --->   Operation 296 'sext' 'sext_ln48' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln48" [conv_combined/main.cpp:48]   --->   Operation 297 'getelementptr' 'gmem_addr_2' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i32 %select_ln46" [conv_combined/main.cpp:49]   --->   Operation 298 'trunc' 'trunc_ln49_2' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i6 %trunc_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 299 'zext' 'zext_ln49_3' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (1.82ns)   --->   "%add_ln49_2 = add i30 %add_ln49_1, i30 %zext_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 300 'add' 'add_ln49_2' <Predicate = (cmp57433)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln49_3 = trunc i30 %add_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 301 'trunc' 'trunc_ln49_3' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln49_4 = trunc i30 %add_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 302 'trunc' 'trunc_ln49_4' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln49_4, i2 0" [conv_combined/main.cpp:49]   --->   Operation 303 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp57433)> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (1.91ns)   --->   "%add_ln49_3 = add i8 %p_shl1_cast, i8 %trunc_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 304 'add' 'add_ln49_3' <Predicate = (cmp57433)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 305 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 305 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 306 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 306 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 307 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 307 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 308 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 308 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 309 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 309 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 310 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 310 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 311 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 311 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 312 [1/1] (1.58ns)   --->   "%br_ln48 = br void" [conv_combined/main.cpp:48]   --->   Operation 312 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln48, void %.split50, i31 0, void %.lr.ph436" [conv_combined/main.cpp:48]   --->   Operation 313 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (2.52ns)   --->   "%add_ln48 = add i31 %l, i31 1" [conv_combined/main.cpp:48]   --->   Operation 314 'add' 'add_ln48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:48]   --->   Operation 315 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 316 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 317 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 318 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split50, void %._crit_edge437.loopexit" [conv_combined/main.cpp:48]   --->   Operation 319 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln49_5 = trunc i31 %l" [conv_combined/main.cpp:49]   --->   Operation 320 'trunc' 'trunc_ln49_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (1.91ns)   --->   "%add_ln49_4 = add i8 %add_ln49_3, i8 %trunc_ln49_5" [conv_combined/main.cpp:49]   --->   Operation 321 'add' 'add_ln49_4' <Predicate = (!icmp_ln48)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 322 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:49]   --->   Operation 322 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [conv_combined/main.cpp:48]   --->   Operation 323 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i8 %add_ln49_4" [conv_combined/main.cpp:49]   --->   Operation 324 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln49_4" [conv_combined/main.cpp:49]   --->   Operation 325 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %gmem_addr_2_read, i8 %wbuf_V_addr" [conv_combined/main.cpp:49]   --->   Operation 326 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge437"   --->   Operation 328 'br' 'br_ln0' <Predicate = (cmp57433)> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %select_ln46, i32 1" [conv_combined/main.cpp:47]   --->   Operation 329 'add' 'add_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [1/1] (3.52ns)   --->   "%add_ln46_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:46]   --->   Operation 330 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (1.48ns)   --->   "%select_ln46_4 = select i1 %icmp_ln46, i64 1, i64 %add_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 331 'select' 'select_ln46_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 7.30>
ST_32 : Operation 333 [6/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 333 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 334 [5/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 334 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 335 [4/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 335 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 336 [3/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 336 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 337 [2/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 337 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 338 [1/7] (7.30ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_combined/main.cpp:58]   --->   Operation 338 'readreq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 339 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 339 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 38 <SV = 17> <Delay = 2.52>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph431, i31 %add_ln58, void %.split4813" [conv_combined/main.cpp:58]   --->   Operation 340 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (2.52ns)   --->   "%add_ln58 = add i31 %i_1, i31 1" [conv_combined/main.cpp:58]   --->   Operation 341 'add' 'add_ln58' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i31 %i_1, i31 %empty_44" [conv_combined/main.cpp:58]   --->   Operation 342 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split48, void %.lr.ph426" [conv_combined/main.cpp:58]   --->   Operation 343 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %i_1" [conv_combined/main.cpp:59]   --->   Operation 344 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_38 : Operation 345 [1/1] (1.13ns)   --->   "%switch_ln59 = switch i2 %trunc_ln59, void %branch2, i2 0, void %.split48..split4813_crit_edge, i2 1, void %branch1" [conv_combined/main.cpp:59]   --->   Operation 345 'switch' 'switch_ln59' <Predicate = (!icmp_ln58)> <Delay = 1.13>
ST_38 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%bbuf_V_2_load = load i16 %bbuf_V_2"   --->   Operation 347 'load' 'bbuf_V_2_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%bbuf_V_2_1_load = load i16 %bbuf_V_2_1"   --->   Operation 348 'load' 'bbuf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "%bbuf_V_2_3_load = load i16 %bbuf_V_2_3"   --->   Operation 349 'load' 'bbuf_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 350 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 350 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 351 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [conv_combined/main.cpp:58]   --->   Operation 352 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (7.30ns)   --->   "%bbuf_V_0 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_combined/main.cpp:59]   --->   Operation 353 'read' 'bbuf_V_0' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln59 = store i16 %bbuf_V_0, i16 %bbuf_V_2_1" [conv_combined/main.cpp:59]   --->   Operation 354 'store' 'store_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 == 1)> <Delay = 0.00>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split4813" [conv_combined/main.cpp:59]   --->   Operation 355 'br' 'br_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 == 1)> <Delay = 0.00>
ST_39 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln59 = store i16 %bbuf_V_0, i16 %bbuf_V_2" [conv_combined/main.cpp:59]   --->   Operation 356 'store' 'store_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 == 0)> <Delay = 0.00>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split4813" [conv_combined/main.cpp:59]   --->   Operation 357 'br' 'br_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 == 0)> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln59 = store i16 %bbuf_V_0, i16 %bbuf_V_2_3" [conv_combined/main.cpp:59]   --->   Operation 358 'store' 'store_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 != 0 & trunc_ln59 != 1)> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.split4813" [conv_combined/main.cpp:59]   --->   Operation 359 'br' 'br_ln59' <Predicate = (!icmp_ln58 & trunc_ln59 != 0 & trunc_ln59 != 1)> <Delay = 0.00>

State 40 <SV = 19> <Delay = 7.30>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%dbbuf_V_2_1 = alloca i32 1"   --->   Operation 360 'alloca' 'dbbuf_V_2_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3 = alloca i32 1"   --->   Operation 361 'alloca' 'dbbuf_V_2_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%dbbuf_V_2_5 = alloca i32 1"   --->   Operation 362 'alloca' 'dbbuf_V_2_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:61]   --->   Operation 363 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i31 %trunc_ln6" [conv_combined/main.cpp:61]   --->   Operation 364 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln61" [conv_combined/main.cpp:61]   --->   Operation 365 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 366 [7/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 366 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 20> <Delay = 7.30>
ST_41 : Operation 367 [6/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 367 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 21> <Delay = 7.30>
ST_42 : Operation 368 [5/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 368 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 22> <Delay = 7.30>
ST_43 : Operation 369 [4/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 369 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 23> <Delay = 7.30>
ST_44 : Operation 370 [3/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 370 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 24> <Delay = 7.30>
ST_45 : Operation 371 [2/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 371 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 25> <Delay = 7.30>
ST_46 : Operation 372 [1/7] (7.30ns)   --->   "%empty_53 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %F_read" [conv_combined/main.cpp:61]   --->   Operation 372 'readreq' 'empty_53' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 373 [1/1] (1.58ns)   --->   "%br_ln61 = br void" [conv_combined/main.cpp:61]   --->   Operation 373 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 47 <SV = 26> <Delay = 2.52>
ST_47 : Operation 374 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph426, i31 %add_ln61, void %.split4624" [conv_combined/main.cpp:61]   --->   Operation 374 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 375 [1/1] (2.52ns)   --->   "%add_ln61 = add i31 %i_2, i31 1" [conv_combined/main.cpp:61]   --->   Operation 375 'add' 'add_ln61' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 376 [1/1] (2.47ns)   --->   "%icmp_ln61 = icmp_eq  i31 %i_2, i31 %empty_44" [conv_combined/main.cpp:61]   --->   Operation 376 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split46, void %._crit_edge427.loopexit" [conv_combined/main.cpp:61]   --->   Operation 377 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %i_2" [conv_combined/main.cpp:62]   --->   Operation 378 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_47 : Operation 379 [1/1] (1.13ns)   --->   "%switch_ln62 = switch i2 %trunc_ln62, void %branch8, i2 0, void %.split46..split4624_crit_edge, i2 1, void %branch7" [conv_combined/main.cpp:62]   --->   Operation 379 'switch' 'switch_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.13>
ST_47 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 48 <SV = 27> <Delay = 7.30>
ST_48 : Operation 381 [1/1] (0.00ns)   --->   "%dbbuf_V_2_1_load = load i16 %dbbuf_V_2_1"   --->   Operation 381 'load' 'dbbuf_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 382 [1/1] (0.00ns)   --->   "%dbbuf_V_2_3_load = load i16 %dbbuf_V_2_3"   --->   Operation 382 'load' 'dbbuf_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 383 [1/1] (0.00ns)   --->   "%dbbuf_V_2_5_load = load i16 %dbbuf_V_2_5"   --->   Operation 383 'load' 'dbbuf_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 384 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 384 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 385 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 385 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:61]   --->   Operation 386 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_48 : Operation 387 [1/1] (7.30ns)   --->   "%dbbuf_V_0_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_combined/main.cpp:62]   --->   Operation 387 'read' 'dbbuf_V_0_8' <Predicate = (!icmp_ln61)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln62 = store i16 %dbbuf_V_0_8, i16 %dbbuf_V_2_3" [conv_combined/main.cpp:62]   --->   Operation 388 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln62 = br void %.split4624" [conv_combined/main.cpp:62]   --->   Operation 389 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 1)> <Delay = 0.00>
ST_48 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln62 = store i16 %dbbuf_V_0_8, i16 %dbbuf_V_2_1" [conv_combined/main.cpp:62]   --->   Operation 390 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_48 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln62 = br void %.split4624" [conv_combined/main.cpp:62]   --->   Operation 391 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 == 0)> <Delay = 0.00>
ST_48 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln62 = store i16 %dbbuf_V_0_8, i16 %dbbuf_V_2_5" [conv_combined/main.cpp:62]   --->   Operation 392 'store' 'store_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 != 0 & trunc_ln62 != 1)> <Delay = 0.00>
ST_48 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln62 = br void %.split4624" [conv_combined/main.cpp:62]   --->   Operation 393 'br' 'br_ln62' <Predicate = (!icmp_ln61 & trunc_ln62 != 0 & trunc_ln62 != 1)> <Delay = 0.00>

State 49 <SV = 28> <Delay = 6.91>
ST_49 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge427"   --->   Operation 394 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_49 : Operation 395 [1/1] (0.00ns)   --->   "%dbbuf_V_2_2 = phi i16 0, void, i16 %dbbuf_V_2_5_load, void %._crit_edge427.loopexit"   --->   Operation 395 'phi' 'dbbuf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 396 [1/1] (0.00ns)   --->   "%dbbuf_V_1_2 = phi i16 0, void, i16 %dbbuf_V_2_3_load, void %._crit_edge427.loopexit"   --->   Operation 396 'phi' 'dbbuf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 397 [1/1] (0.00ns)   --->   "%dbbuf_V_0_2 = phi i16 0, void, i16 %dbbuf_V_2_1_load, void %._crit_edge427.loopexit"   --->   Operation 397 'phi' 'dbbuf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 398 [1/1] (0.00ns)   --->   "%bbuf_V_2_2 = phi i16 0, void, i16 %bbuf_V_2_3_load, void %._crit_edge427.loopexit"   --->   Operation 398 'phi' 'bbuf_V_2_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 399 [1/1] (0.00ns)   --->   "%bbuf_V_1_2 = phi i16 0, void, i16 %bbuf_V_2_1_load, void %._crit_edge427.loopexit"   --->   Operation 399 'phi' 'bbuf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 400 [1/1] (0.00ns)   --->   "%bbuf_V_0_2 = phi i16 0, void, i16 %bbuf_V_2_load, void %._crit_edge427.loopexit"   --->   Operation 400 'phi' 'bbuf_V_0_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:66]   --->   Operation 401 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln45, void %._crit_edge347, void %.lr.ph421" [conv_combined/main.cpp:87]   --->   Operation 402 'br' 'br_ln87' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_49 : Operation 403 [1/1] (0.00ns)   --->   "%cast59 = zext i32 %C_read"   --->   Operation 403 'zext' 'cast59' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_49 : Operation 404 [1/1] (0.00ns)   --->   "%cast60 = zext i32 %FH_read"   --->   Operation 404 'zext' 'cast60' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_49 : Operation 405 [2/2] (6.91ns)   --->   "%bound61 = mul i64 %cast59, i64 %cast60"   --->   Operation 405 'mul' 'bound61' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln45, void %._crit_edge347, void %.lr.ph346" [conv_combined/main.cpp:68]   --->   Operation 406 'br' 'br_ln68' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_49 : Operation 407 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %W_read, i32 1" [conv_combined/main.cpp:68]   --->   Operation 407 'add' 'add_ln68' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 408 [1/1] (2.55ns)   --->   "%sub_ln68 = sub i32 %add_ln68, i32 %FW_read" [conv_combined/main.cpp:68]   --->   Operation 408 'sub' 'sub_ln68' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:68]   --->   Operation 409 'add' 'add_ln68_1' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_49 : Operation 410 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln68_1 = sub i32 %add_ln68_1, i32 %FH_read" [conv_combined/main.cpp:68]   --->   Operation 410 'sub' 'sub_ln68_1' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_49 : Operation 411 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %add_ln68, i32 %FW_read" [conv_combined/main.cpp:71]   --->   Operation 411 'icmp' 'icmp_ln71' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 29> <Delay = 6.91>
ST_50 : Operation 412 [1/2] (6.91ns)   --->   "%bound61 = mul i64 %cast59, i64 %cast60"   --->   Operation 412 'mul' 'bound61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 6.97>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %F_read"   --->   Operation 413 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 414 [1/1] (0.00ns)   --->   "%cast70 = zext i31 %empty_65"   --->   Operation 414 'zext' 'cast70' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 415 [1/1] (0.00ns)   --->   "%cast71 = zext i64 %bound61"   --->   Operation 415 'zext' 'cast71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 416 [5/5] (6.97ns)   --->   "%bound72 = mul i95 %cast70, i95 %cast71"   --->   Operation 416 'mul' 'bound72' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 6.97>
ST_52 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %FW_read" [conv_combined/main.cpp:87]   --->   Operation 417 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i32 %FH_read" [conv_combined/main.cpp:87]   --->   Operation 418 'trunc' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 419 [2/2] (6.91ns)   --->   "%empty_66 = mul i31 %trunc_ln87, i31 %trunc_ln87_1" [conv_combined/main.cpp:87]   --->   Operation 419 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 420 [4/5] (6.97ns)   --->   "%bound72 = mul i95 %cast70, i95 %cast71"   --->   Operation 420 'mul' 'bound72' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 6.97>
ST_53 : Operation 421 [1/2] (6.91ns)   --->   "%empty_66 = mul i31 %trunc_ln87, i31 %trunc_ln87_1" [conv_combined/main.cpp:87]   --->   Operation 421 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 422 [3/5] (6.97ns)   --->   "%bound72 = mul i95 %cast70, i95 %cast71"   --->   Operation 422 'mul' 'bound72' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 6.97>
ST_54 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i32 %C_read" [conv_combined/main.cpp:87]   --->   Operation 423 'trunc' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 424 [2/2] (6.91ns)   --->   "%empty_67 = mul i31 %empty_66, i31 %trunc_ln87_2" [conv_combined/main.cpp:87]   --->   Operation 424 'mul' 'empty_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 425 [2/5] (6.97ns)   --->   "%bound72 = mul i95 %cast70, i95 %cast71"   --->   Operation 425 'mul' 'bound72' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 6.97>
ST_55 : Operation 426 [1/1] (2.47ns)   --->   "%cmp147403 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 426 'icmp' 'cmp147403' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 427 [1/2] (6.91ns)   --->   "%empty_67 = mul i31 %empty_66, i31 %trunc_ln87_2" [conv_combined/main.cpp:87]   --->   Operation 427 'mul' 'empty_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 428 [1/5] (6.97ns)   --->   "%bound72 = mul i95 %cast70, i95 %cast71"   --->   Operation 428 'mul' 'bound72' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 429 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:89]   --->   Operation 429 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 430 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [conv_combined/main.cpp:87]   --->   Operation 430 'br' 'br_ln87' <Predicate = true> <Delay = 1.58>

State 56 <SV = 35> <Delay = 6.91>
ST_56 : Operation 431 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph421, i32 %select_ln88_3, void %._crit_edge407" [conv_combined/main.cpp:88]   --->   Operation 431 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %j_1" [conv_combined/main.cpp:88]   --->   Operation 432 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 433 [2/2] (6.91ns)   --->   "%empty_68 = mul i31 %trunc_ln88, i31 %empty_66" [conv_combined/main.cpp:88]   --->   Operation 433 'mul' 'empty_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %j_1" [conv_combined/main.cpp:91]   --->   Operation 434 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>

State 57 <SV = 36> <Delay = 6.91>
ST_57 : Operation 435 [1/1] (0.00ns)   --->   "%indvar_flatten90 = phi i95 0, void %.lr.ph421, i95 %add_ln87_1, void %._crit_edge407" [conv_combined/main.cpp:87]   --->   Operation 435 'phi' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 436 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph421, i31 %select_ln87_1, void %._crit_edge407" [conv_combined/main.cpp:87]   --->   Operation 436 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 437 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i64 0, void %.lr.ph421, i64 %select_ln88_4, void %._crit_edge407" [conv_combined/main.cpp:88]   --->   Operation 437 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 438 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph421, i32 %add_ln89, void %._crit_edge407" [conv_combined/main.cpp:89]   --->   Operation 438 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 439 [1/1] (4.40ns)   --->   "%add_ln87_1 = add i95 %indvar_flatten90, i95 1" [conv_combined/main.cpp:87]   --->   Operation 439 'add' 'add_ln87_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 440 [1/2] (6.91ns)   --->   "%empty_68 = mul i31 %trunc_ln88, i31 %empty_66" [conv_combined/main.cpp:88]   --->   Operation 440 'mul' 'empty_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 441 [1/1] (3.11ns)   --->   "%icmp_ln87 = icmp_eq  i95 %indvar_flatten90, i95 %bound72" [conv_combined/main.cpp:87]   --->   Operation 441 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %._crit_edge417.loopexit, void %.lr.ph401" [conv_combined/main.cpp:87]   --->   Operation 442 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 443 [1/1] (2.77ns)   --->   "%icmp_ln88 = icmp_eq  i64 %indvar_flatten67, i64 %bound61" [conv_combined/main.cpp:88]   --->   Operation 443 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 444 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3 = alloca i32 1"   --->   Operation 444 'alloca' 'dbbuf_V_0_3' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 445 [1/1] (0.00ns)   --->   "%dbbuf_V_0_4 = alloca i32 1"   --->   Operation 445 'alloca' 'dbbuf_V_0_4' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 446 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4 = alloca i32 1"   --->   Operation 446 'alloca' 'dbbuf_V_2_4' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 447 [1/1] (2.47ns)   --->   "%cmp176388 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:42]   --->   Operation 447 'icmp' 'cmp176388' <Predicate = (icmp_ln87)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 448 [1/1] (0.00ns)   --->   "%cast94 = zext i32 %FW_read"   --->   Operation 448 'zext' 'cast94' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_57 : Operation 449 [2/2] (6.91ns)   --->   "%bound95 = mul i64 %cast60, i64 %cast94"   --->   Operation 449 'mul' 'bound95' <Predicate = (icmp_ln87)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 450 [1/1] (1.58ns)   --->   "%store_ln97 = store i16 %dbbuf_V_2_2, i16 %dbbuf_V_2_4" [conv_combined/main.cpp:97]   --->   Operation 450 'store' 'store_ln97' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_57 : Operation 451 [1/1] (1.58ns)   --->   "%store_ln97 = store i16 %dbbuf_V_1_2, i16 %dbbuf_V_0_4" [conv_combined/main.cpp:97]   --->   Operation 451 'store' 'store_ln97' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_57 : Operation 452 [1/1] (1.58ns)   --->   "%store_ln97 = store i16 %dbbuf_V_0_2, i16 %dbbuf_V_0_3" [conv_combined/main.cpp:97]   --->   Operation 452 'store' 'store_ln97' <Predicate = (icmp_ln87)> <Delay = 1.58>

State 58 <SV = 37> <Delay = 6.77>
ST_58 : Operation 453 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %i_3, i31 1" [conv_combined/main.cpp:87]   --->   Operation 453 'add' 'add_ln87' <Predicate = (icmp_ln88)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 454 [1/1] (0.69ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i32 0, i32 %j_1" [conv_combined/main.cpp:87]   --->   Operation 454 'select' 'select_ln87' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 455 [1/1] (0.73ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i31 %add_ln87, i31 %i_3" [conv_combined/main.cpp:87]   --->   Operation 455 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln87_3 = trunc i31 %select_ln87_1" [conv_combined/main.cpp:87]   --->   Operation 456 'trunc' 'trunc_ln87_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %trunc_ln87_3" [conv_combined/main.cpp:91]   --->   Operation 457 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln87_3, i2 0" [conv_combined/main.cpp:91]   --->   Operation 458 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i4 %tmp_s" [conv_combined/main.cpp:91]   --->   Operation 459 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 460 [1/1] (1.73ns)   --->   "%sub_ln91 = sub i5 %zext_ln91_1, i5 %zext_ln91" [conv_combined/main.cpp:91]   --->   Operation 460 'sub' 'sub_ln91' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%sext_ln88 = sext i5 %sub_ln91" [conv_combined/main.cpp:88]   --->   Operation 461 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln87_3 = select i1 %icmp_ln88, i4 0, i4 %trunc_ln91" [conv_combined/main.cpp:87]   --->   Operation 462 'select' 'select_ln87_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 463 [1/1] (2.47ns)   --->   "%icmp_ln89_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:89]   --->   Operation 463 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 464 [1/1] (0.99ns)   --->   "%select_ln87_4 = select i1 %icmp_ln88, i1 %icmp_ln89, i1 %icmp_ln89_1" [conv_combined/main.cpp:87]   --->   Operation 464 'select' 'select_ln87_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 465 [1/1] (2.55ns)   --->   "%add_ln88 = add i32 %select_ln87, i32 1" [conv_combined/main.cpp:88]   --->   Operation 465 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln88)   --->   "%or_ln88 = or i1 %select_ln87_4, i1 %icmp_ln88" [conv_combined/main.cpp:88]   --->   Operation 466 'or' 'or_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln88 = select i1 %or_ln88, i32 0, i32 %k_1" [conv_combined/main.cpp:88]   --->   Operation 467 'select' 'select_ln88' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i32 %add_ln88" [conv_combined/main.cpp:88]   --->   Operation 468 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%trunc_ln91_1 = trunc i32 %add_ln88" [conv_combined/main.cpp:91]   --->   Operation 469 'trunc' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln88_2 = select i1 %select_ln87_4, i4 %trunc_ln91_1, i4 %select_ln87_3" [conv_combined/main.cpp:88]   --->   Operation 470 'select' 'select_ln88_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%zext_ln91_2 = zext i4 %select_ln88_2" [conv_combined/main.cpp:91]   --->   Operation 471 'zext' 'zext_ln91_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 472 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln91 = add i6 %sext_ln88, i6 %zext_ln91_2" [conv_combined/main.cpp:91]   --->   Operation 472 'add' 'add_ln91' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 473 [1/1] (0.69ns)   --->   "%select_ln88_3 = select i1 %select_ln87_4, i32 %add_ln88, i32 %select_ln87" [conv_combined/main.cpp:88]   --->   Operation 473 'select' 'select_ln88_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %select_ln88" [conv_combined/main.cpp:89]   --->   Operation 474 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>

State 59 <SV = 38> <Delay = 6.91>
ST_59 : Operation 475 [2/2] (6.91ns)   --->   "%mul_ln87 = mul i31 %select_ln87_1, i31 %empty_67" [conv_combined/main.cpp:87]   --->   Operation 475 'mul' 'mul_ln87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 476 [2/2] (6.91ns)   --->   "%p_mid165 = mul i31 %trunc_ln88_1, i31 %empty_66" [conv_combined/main.cpp:88]   --->   Operation 476 'mul' 'p_mid165' <Predicate = (select_ln87_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 477 [2/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln89, i31 %trunc_ln87" [conv_combined/main.cpp:89]   --->   Operation 477 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 39> <Delay = 6.91>
ST_60 : Operation 478 [1/2] (6.91ns)   --->   "%mul_ln87 = mul i31 %select_ln87_1, i31 %empty_67" [conv_combined/main.cpp:87]   --->   Operation 478 'mul' 'mul_ln87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 479 [1/2] (6.91ns)   --->   "%p_mid165 = mul i31 %trunc_ln88_1, i31 %empty_66" [conv_combined/main.cpp:88]   --->   Operation 479 'mul' 'p_mid165' <Predicate = (select_ln87_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 480 [1/2] (6.91ns)   --->   "%empty_71 = mul i31 %trunc_ln89, i31 %trunc_ln87" [conv_combined/main.cpp:89]   --->   Operation 480 'mul' 'empty_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 5.07>
ST_61 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln88_1)   --->   "%select_ln87_2 = select i1 %icmp_ln88, i31 0, i31 %empty_68" [conv_combined/main.cpp:87]   --->   Operation 481 'select' 'select_ln87_2' <Predicate = (!select_ln87_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 482 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln88_1 = select i1 %select_ln87_4, i31 %p_mid165, i31 %select_ln87_2" [conv_combined/main.cpp:88]   --->   Operation 482 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i31 %mul_ln87, i31 %empty_71" [conv_combined/main.cpp:87]   --->   Operation 483 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_61 : Operation 484 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_72 = add i31 %tmp18, i31 %select_ln88_1" [conv_combined/main.cpp:87]   --->   Operation 484 'add' 'empty_72' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 62 <SV = 41> <Delay = 5.65>
ST_62 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_87_13_VITIS_LOOP_88_14_VITIS_LOOP_89_15_str"   --->   Operation 485 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_14_VITIS_LOOP_89_15_str"   --->   Operation 486 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i6 %add_ln91" [conv_combined/main.cpp:91]   --->   Operation 487 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln91, i2 0" [conv_combined/main.cpp:91]   --->   Operation 488 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i8 %tmp_6" [conv_combined/main.cpp:91]   --->   Operation 489 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 490 [1/1] (1.91ns)   --->   "%add_ln91_1 = add i30 %sext_ln91_1, i30 %sext_ln91" [conv_combined/main.cpp:91]   --->   Operation 490 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [conv_combined/main.cpp:89]   --->   Operation 491 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_72, i1 0" [conv_combined/main.cpp:87]   --->   Operation 492 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 493 [1/1] (2.55ns)   --->   "%empty_73 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:87]   --->   Operation 493 'add' 'empty_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %cmp147403, void %._crit_edge407, void %.lr.ph406" [conv_combined/main.cpp:90]   --->   Operation 494 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_73, i32 1, i32 31" [conv_combined/main.cpp:90]   --->   Operation 495 'partselect' 'trunc_ln' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i31 %trunc_ln" [conv_combined/main.cpp:90]   --->   Operation 496 'sext' 'sext_ln90' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 497 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln90" [conv_combined/main.cpp:90]   --->   Operation 497 'getelementptr' 'gmem_addr_4' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln91_2 = trunc i32 %select_ln88" [conv_combined/main.cpp:91]   --->   Operation 498 'trunc' 'trunc_ln91_2' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i6 %trunc_ln91_2" [conv_combined/main.cpp:91]   --->   Operation 499 'zext' 'zext_ln91_3' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 500 [1/1] (1.82ns)   --->   "%add_ln91_2 = add i30 %add_ln91_1, i30 %zext_ln91_3" [conv_combined/main.cpp:91]   --->   Operation 500 'add' 'add_ln91_2' <Predicate = (cmp147403)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln91_3 = trunc i30 %add_ln91_2" [conv_combined/main.cpp:91]   --->   Operation 501 'trunc' 'trunc_ln91_3' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln91_4 = trunc i30 %add_ln91_2" [conv_combined/main.cpp:91]   --->   Operation 502 'trunc' 'trunc_ln91_4' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 503 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln91_4, i2 0" [conv_combined/main.cpp:91]   --->   Operation 503 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp147403)> <Delay = 0.00>
ST_62 : Operation 504 [1/1] (1.91ns)   --->   "%add_ln91_3 = add i8 %p_shl3_cast, i8 %trunc_ln91_3" [conv_combined/main.cpp:91]   --->   Operation 504 'add' 'add_ln91_3' <Predicate = (cmp147403)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 7.30>
ST_63 : Operation 505 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 505 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 43> <Delay = 7.30>
ST_64 : Operation 506 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 506 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 44> <Delay = 7.30>
ST_65 : Operation 507 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 507 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 45> <Delay = 7.30>
ST_66 : Operation 508 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 508 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 46> <Delay = 7.30>
ST_67 : Operation 509 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 509 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 47> <Delay = 7.30>
ST_68 : Operation 510 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 510 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 48> <Delay = 7.30>
ST_69 : Operation 511 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 511 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln90 = br void" [conv_combined/main.cpp:90]   --->   Operation 512 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 70 <SV = 49> <Delay = 2.52>
ST_70 : Operation 513 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln90, void %.split38, i31 0, void %.lr.ph406" [conv_combined/main.cpp:90]   --->   Operation 513 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 514 [1/1] (2.52ns)   --->   "%add_ln90 = add i31 %l_1, i31 1" [conv_combined/main.cpp:90]   --->   Operation 514 'add' 'add_ln90' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 515 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:90]   --->   Operation 515 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 516 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 516 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 517 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:90]   --->   Operation 517 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 518 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 518 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split38, void %._crit_edge407.loopexit" [conv_combined/main.cpp:90]   --->   Operation 519 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln91_5 = trunc i31 %l_1" [conv_combined/main.cpp:91]   --->   Operation 520 'trunc' 'trunc_ln91_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_70 : Operation 521 [1/1] (1.91ns)   --->   "%add_ln91_4 = add i8 %add_ln91_3, i8 %trunc_ln91_5" [conv_combined/main.cpp:91]   --->   Operation 521 'add' 'add_ln91_4' <Predicate = (!icmp_ln90)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 50> <Delay = 7.30>
ST_71 : Operation 522 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:91]   --->   Operation 522 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln90)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 51> <Delay = 3.25>
ST_72 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [conv_combined/main.cpp:90]   --->   Operation 523 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_72 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i8 %add_ln91_4" [conv_combined/main.cpp:91]   --->   Operation 524 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_72 : Operation 525 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln91_4" [conv_combined/main.cpp:91]   --->   Operation 525 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_72 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %gmem_addr_4_read, i8 %dwbuf_V_addr" [conv_combined/main.cpp:91]   --->   Operation 526 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_72 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 527 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 73 <SV = 50> <Delay = 5.00>
ST_73 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge407"   --->   Operation 528 'br' 'br_ln0' <Predicate = (cmp147403)> <Delay = 0.00>
ST_73 : Operation 529 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %select_ln88, i32 1" [conv_combined/main.cpp:89]   --->   Operation 529 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 530 [1/1] (3.52ns)   --->   "%add_ln88_1 = add i64 %indvar_flatten67, i64 1" [conv_combined/main.cpp:88]   --->   Operation 530 'add' 'add_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 531 [1/1] (1.48ns)   --->   "%select_ln88_4 = select i1 %icmp_ln88, i64 1, i64 %add_ln88_1" [conv_combined/main.cpp:88]   --->   Operation 531 'select' 'select_ln88_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 532 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 37> <Delay = 6.91>
ST_74 : Operation 533 [1/2] (6.91ns)   --->   "%bound95 = mul i64 %cast60, i64 %cast94"   --->   Operation 533 'mul' 'bound95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 6.97>
ST_75 : Operation 534 [1/1] (0.00ns)   --->   "%cast106 = zext i32 %C_read"   --->   Operation 534 'zext' 'cast106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 535 [1/1] (0.00ns)   --->   "%cast107 = zext i64 %bound95"   --->   Operation 535 'zext' 'cast107' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 536 [5/5] (6.97ns)   --->   "%bound108 = mul i96 %cast106, i96 %cast107"   --->   Operation 536 'mul' 'bound108' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 6.97>
ST_76 : Operation 537 [4/5] (6.97ns)   --->   "%bound108 = mul i96 %cast106, i96 %cast107"   --->   Operation 537 'mul' 'bound108' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 6.97>
ST_77 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:97]   --->   Operation 538 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 539 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln97_1 = sub i32 %add_ln97_1, i32 %FH_read" [conv_combined/main.cpp:97]   --->   Operation 539 'sub' 'sub_ln97_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 540 [3/5] (6.97ns)   --->   "%bound108 = mul i96 %cast106, i96 %cast107"   --->   Operation 540 'mul' 'bound108' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 41> <Delay = 6.97>
ST_78 : Operation 541 [2/5] (6.97ns)   --->   "%bound108 = mul i96 %cast106, i96 %cast107"   --->   Operation 541 'mul' 'bound108' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 542 [1/1] (0.00ns)   --->   "%cast137 = zext i31 %empty_65"   --->   Operation 542 'zext' 'cast137' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 543 [1/1] (0.00ns)   --->   "%cast138 = zext i32 %sub_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 543 'zext' 'cast138' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 544 [2/2] (6.91ns)   --->   "%bound139 = mul i63 %cast137, i63 %cast138" [conv_combined/main.cpp:97]   --->   Operation 544 'mul' 'bound139' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 6.97>
ST_79 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %W_read" [conv_combined/main.cpp:97]   --->   Operation 545 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i32 %W_read, i32 1" [conv_combined/main.cpp:97]   --->   Operation 546 'add' 'add_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 547 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln97 = sub i32 %add_ln97, i32 %FW_read" [conv_combined/main.cpp:97]   --->   Operation 547 'sub' 'sub_ln97' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 548 [1/1] (1.73ns)   --->   "%add_ln97_3 = add i10 %trunc_ln42, i10 1" [conv_combined/main.cpp:97]   --->   Operation 548 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 549 [1/5] (6.97ns)   --->   "%bound108 = mul i96 %cast106, i96 %cast107"   --->   Operation 549 'mul' 'bound108' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 550 [1/2] (6.91ns)   --->   "%bound139 = mul i63 %cast137, i63 %cast138" [conv_combined/main.cpp:97]   --->   Operation 550 'mul' 'bound139' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 551 [1/1] (2.47ns)   --->   "%icmp_ln102 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:102]   --->   Operation 551 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 552 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_combined/main.cpp:97]   --->   Operation 552 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 80 <SV = 43> <Delay = 4.47>
ST_80 : Operation 553 [1/1] (0.00ns)   --->   "%indvar_flatten145 = phi i63 0, void %.lr.ph401, i63 %add_ln97_4, void %._crit_edge392" [conv_combined/main.cpp:97]   --->   Operation 553 'phi' 'indvar_flatten145' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 554 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph401, i31 %select_ln97_1, void %._crit_edge392" [conv_combined/main.cpp:97]   --->   Operation 554 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 555 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph401, i32 %add_ln98, void %._crit_edge392" [conv_combined/main.cpp:98]   --->   Operation 555 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 556 [1/1] (3.49ns)   --->   "%add_ln97_4 = add i63 %indvar_flatten145, i63 1" [conv_combined/main.cpp:97]   --->   Operation 556 'add' 'add_ln97_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 557 [1/1] (0.00ns)   --->   "%empty_74 = trunc i31 %f_1" [conv_combined/main.cpp:97]   --->   Operation 557 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 558 [1/1] (0.95ns)   --->   "%icmp_ln703 = icmp_eq  i2 %empty_74, i2 1"   --->   Operation 558 'icmp' 'icmp_ln703' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 559 [1/1] (0.95ns)   --->   "%icmp_ln703_1 = icmp_eq  i2 %empty_74, i2 0"   --->   Operation 559 'icmp' 'icmp_ln703_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 560 [1/1] (2.78ns)   --->   "%icmp_ln97 = icmp_eq  i63 %indvar_flatten145, i63 %bound139" [conv_combined/main.cpp:97]   --->   Operation 560 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %._crit_edge397.loopexit, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:97]   --->   Operation 561 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 562 [1/1] (2.52ns)   --->   "%add_ln97_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:97]   --->   Operation 562 'add' 'add_ln97_2' <Predicate = (!icmp_ln97)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 563 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp_eq  i32 %h_1, i32 %sub_ln97_1" [conv_combined/main.cpp:98]   --->   Operation 563 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln97)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 564 [1/1] (0.73ns)   --->   "%select_ln97_1 = select i1 %icmp_ln98, i31 %add_ln97_2, i31 %f_1" [conv_combined/main.cpp:97]   --->   Operation 564 'select' 'select_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i31 %select_ln97_1" [conv_combined/main.cpp:97]   --->   Operation 565 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 566 [3/3] (1.05ns) (grouped into DSP with root node empty_80)   --->   "%mul_ln97 = mul i10 %trunc_ln97_1, i10 %outH" [conv_combined/main.cpp:97]   --->   Operation 566 'mul' 'mul_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 567 [1/1] (0.00ns)   --->   "%empty_79 = trunc i31 %add_ln97_2" [conv_combined/main.cpp:97]   --->   Operation 567 'trunc' 'empty_79' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 568 [1/1] (0.99ns)   --->   "%select_ln97_2 = select i1 %icmp_ln98, i2 %empty_79, i2 %empty_74" [conv_combined/main.cpp:97]   --->   Operation 568 'select' 'select_ln97_2' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 569 [1/1] (0.95ns)   --->   "%icmp_ln703_2 = icmp_eq  i2 %empty_79, i2 1"   --->   Operation 569 'icmp' 'icmp_ln703_2' <Predicate = (!icmp_ln97)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 570 [1/1] (0.99ns)   --->   "%select_ln97_3 = select i1 %icmp_ln98, i1 %icmp_ln703_2, i1 %icmp_ln703" [conv_combined/main.cpp:97]   --->   Operation 570 'select' 'select_ln97_3' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 571 [1/1] (0.95ns)   --->   "%icmp_ln703_3 = icmp_eq  i2 %empty_79, i2 0"   --->   Operation 571 'icmp' 'icmp_ln703_3' <Predicate = (!icmp_ln97)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 572 [1/1] (0.99ns)   --->   "%select_ln97_4 = select i1 %icmp_ln98, i1 %icmp_ln703_3, i1 %icmp_ln703_1" [conv_combined/main.cpp:97]   --->   Operation 572 'select' 'select_ln97_4' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 573 [1/1] (1.58ns)   --->   "%br_ln114 = br void %.lr.ph371.preheader" [conv_combined/main.cpp:114]   --->   Operation 573 'br' 'br_ln114' <Predicate = (icmp_ln97)> <Delay = 1.58>

State 81 <SV = 44> <Delay = 1.05>
ST_81 : Operation 574 [2/3] (1.05ns) (grouped into DSP with root node empty_80)   --->   "%mul_ln97 = mul i10 %trunc_ln97_1, i10 %outH" [conv_combined/main.cpp:97]   --->   Operation 574 'mul' 'mul_ln97' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 45> <Delay = 2.79>
ST_82 : Operation 575 [1/1] (0.69ns)   --->   "%select_ln97 = select i1 %icmp_ln98, i32 0, i32 %h_1" [conv_combined/main.cpp:97]   --->   Operation 575 'select' 'select_ln97' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 576 [1/3] (0.00ns) (grouped into DSP with root node empty_80)   --->   "%mul_ln97 = mul i10 %trunc_ln97_1, i10 %outH" [conv_combined/main.cpp:97]   --->   Operation 576 'mul' 'mul_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %select_ln97" [conv_combined/main.cpp:98]   --->   Operation 577 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 578 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_80 = add i10 %trunc_ln98, i10 %mul_ln97" [conv_combined/main.cpp:98]   --->   Operation 578 'add' 'empty_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 46> <Delay = 6.62>
ST_83 : Operation 579 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_17_VITIS_LOOP_98_18_str"   --->   Operation 579 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i2 %select_ln97_2"   --->   Operation 580 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln97_2, i2 0"   --->   Operation 581 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i4 %tmp_9"   --->   Operation 582 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 583 [1/1] (1.73ns)   --->   "%sub_ln1118 = sub i5 %zext_ln1118_2, i5 %zext_ln1118_1"   --->   Operation 583 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %sub_ln1118"   --->   Operation 584 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 585 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv_combined/main.cpp:98]   --->   Operation 585 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 586 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_80 = add i10 %trunc_ln98, i10 %mul_ln97" [conv_combined/main.cpp:98]   --->   Operation 586 'add' 'empty_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 587 [1/1] (4.52ns)   --->   "%empty_81 = mul i10 %empty_80, i10 %add_ln97_3" [conv_combined/main.cpp:98]   --->   Operation 587 'mul' 'empty_81' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %cmp176388, void %._crit_edge392, void %.lr.ph391" [conv_combined/main.cpp:99]   --->   Operation 588 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 589 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load = load i16 %dbbuf_V_0_3"   --->   Operation 589 'load' 'dbbuf_V_0_3_load' <Predicate = (cmp176388)> <Delay = 0.00>
ST_83 : Operation 590 [1/1] (0.00ns)   --->   "%dbbuf_V_0_4_load_1 = load i16 %dbbuf_V_0_4"   --->   Operation 590 'load' 'dbbuf_V_0_4_load_1' <Predicate = (cmp176388)> <Delay = 0.00>
ST_83 : Operation 591 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4_load_1 = load i16 %dbbuf_V_2_4"   --->   Operation 591 'load' 'dbbuf_V_2_4_load_1' <Predicate = (cmp176388)> <Delay = 0.00>
ST_83 : Operation 592 [1/1] (1.70ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %dbbuf_V_0_3_load, i16 %dbbuf_V_0_4_load_1, i16 %dbbuf_V_2_4_load_1, i2 %select_ln97_2"   --->   Operation 592 'mux' 'tmp_2' <Predicate = (cmp176388)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 593 [1/1] (0.00ns)   --->   "%empty_75 = trunc i32 %select_ln97" [conv_combined/main.cpp:97]   --->   Operation 593 'trunc' 'empty_75' <Predicate = (cmp176388)> <Delay = 0.00>
ST_83 : Operation 594 [1/1] (1.58ns)   --->   "%br_ln99 = br void" [conv_combined/main.cpp:99]   --->   Operation 594 'br' 'br_ln99' <Predicate = (cmp176388)> <Delay = 1.58>

State 84 <SV = 47> <Delay = 4.06>
ST_84 : Operation 595 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln99, void %._crit_edge387.loopexit, i32 0, void %.lr.ph391" [conv_combined/main.cpp:99]   --->   Operation 595 'phi' 'w_1' <Predicate = (cmp176388)> <Delay = 0.00>
ST_84 : Operation 596 [1/1] (0.00ns)   --->   "%dbbuf_V_2_9 = phi i16 %add_ln703, void %._crit_edge387.loopexit, i16 %tmp_2, void %.lr.ph391"   --->   Operation 596 'phi' 'dbbuf_V_2_9' <Predicate = (cmp176388)> <Delay = 0.00>
ST_84 : Operation 597 [1/1] (2.55ns)   --->   "%add_ln99 = add i32 %w_1, i32 1" [conv_combined/main.cpp:99]   --->   Operation 597 'add' 'add_ln99' <Predicate = (cmp176388)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 598 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_eq  i32 %w_1, i32 %sub_ln97" [conv_combined/main.cpp:99]   --->   Operation 598 'icmp' 'icmp_ln99' <Predicate = (cmp176388)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %.split32, void %._crit_edge392.loopexit_ifconv" [conv_combined/main.cpp:99]   --->   Operation 599 'br' 'br_ln99' <Predicate = (cmp176388)> <Delay = 0.00>
ST_84 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %w_1" [conv_combined/main.cpp:99]   --->   Operation 600 'trunc' 'trunc_ln99' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 601 [1/1] (1.73ns)   --->   "%empty_76 = add i10 %trunc_ln99, i10 %empty_81" [conv_combined/main.cpp:99]   --->   Operation 601 'add' 'empty_76' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 602 [1/1] (0.00ns)   --->   "%p_cast46 = zext i10 %empty_76" [conv_combined/main.cpp:99]   --->   Operation 602 'zext' 'p_cast46' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 603 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %p_cast46" [conv_combined/main.cpp:99]   --->   Operation 603 'getelementptr' 'dy_addr' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 604 [3/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:99]   --->   Operation 604 'load' 'r_V' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_84 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %w_1" [conv_combined/main.cpp:104]   --->   Operation 605 'trunc' 'trunc_ln104' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 606 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 606 'store' 'store_ln0' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 1.58>
ST_84 : Operation 607 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 607 'store' 'store_ln0' <Predicate = (cmp176388 & !icmp_ln99)> <Delay = 1.58>
ST_84 : Operation 608 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load_1 = load i16 %dbbuf_V_0_3"   --->   Operation 608 'load' 'dbbuf_V_0_3_load_1' <Predicate = (cmp176388 & icmp_ln99 & !select_ln97_4)> <Delay = 0.00>
ST_84 : Operation 609 [1/1] (0.00ns)   --->   "%dbbuf_V_0_4_load_2 = load i16 %dbbuf_V_0_4"   --->   Operation 609 'load' 'dbbuf_V_0_4_load_2' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 610 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4_load_2 = load i16 %dbbuf_V_2_4"   --->   Operation 610 'load' 'dbbuf_V_2_4_load_2' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node dbbuf_V_2_8)   --->   "%dbbuf_V_2 = select i1 %select_ln97_3, i16 %dbbuf_V_2_4_load_2, i16 %dbbuf_V_2_9"   --->   Operation 611 'select' 'dbbuf_V_2' <Predicate = (cmp176388 & icmp_ln99 & !select_ln97_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 612 [1/1] (0.80ns) (out node of the LUT)   --->   "%dbbuf_V_2_8 = select i1 %select_ln97_4, i16 %dbbuf_V_2_4_load_2, i16 %dbbuf_V_2"   --->   Operation 612 'select' 'dbbuf_V_2_8' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node dbbuf_V_0_6)   --->   "%dbbuf_V_0 = select i1 %select_ln97_3, i16 %dbbuf_V_2_9, i16 %dbbuf_V_0_4_load_2"   --->   Operation 613 'select' 'dbbuf_V_0' <Predicate = (cmp176388 & icmp_ln99 & !select_ln97_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 614 [1/1] (0.80ns) (out node of the LUT)   --->   "%dbbuf_V_0_6 = select i1 %select_ln97_4, i16 %dbbuf_V_0_4_load_2, i16 %dbbuf_V_0"   --->   Operation 614 'select' 'dbbuf_V_0_6' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 615 [1/1] (0.80ns)   --->   "%dbbuf_V_0_7 = select i1 %select_ln97_4, i16 %dbbuf_V_2_9, i16 %dbbuf_V_0_3_load_1"   --->   Operation 615 'select' 'dbbuf_V_0_7' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 616 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %dbbuf_V_2_8, i16 %dbbuf_V_2_4" [conv_combined/main.cpp:98]   --->   Operation 616 'store' 'store_ln98' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 1.58>
ST_84 : Operation 617 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %dbbuf_V_0_6, i16 %dbbuf_V_0_4" [conv_combined/main.cpp:98]   --->   Operation 617 'store' 'store_ln98' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 1.58>
ST_84 : Operation 618 [1/1] (1.58ns)   --->   "%store_ln98 = store i16 %dbbuf_V_0_7, i16 %dbbuf_V_0_3" [conv_combined/main.cpp:98]   --->   Operation 618 'store' 'store_ln98' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 1.58>
ST_84 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln98 = br void %._crit_edge392" [conv_combined/main.cpp:98]   --->   Operation 619 'br' 'br_ln98' <Predicate = (cmp176388 & icmp_ln99)> <Delay = 0.00>
ST_84 : Operation 620 [1/1] (2.55ns)   --->   "%add_ln98 = add i32 %select_ln97, i32 1" [conv_combined/main.cpp:98]   --->   Operation 620 'add' 'add_ln98' <Predicate = (icmp_ln99) | (!cmp176388)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 621 'br' 'br_ln0' <Predicate = (icmp_ln99) | (!cmp176388)> <Delay = 0.00>

State 85 <SV = 48> <Delay = 1.68>
ST_85 : Operation 622 [2/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:99]   --->   Operation 622 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 86 <SV = 49> <Delay = 1.68>
ST_86 : Operation 623 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_combined/main.cpp:99]   --->   Operation 623 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 624 [1/3] (1.68ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:99]   --->   Operation 624 'load' 'r_V' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_86 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 625 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 626 [1/1] (1.58ns)   --->   "%br_ln100 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67" [conv_combined/main.cpp:100]   --->   Operation 626 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>

State 87 <SV = 50> <Delay = 3.60>
ST_87 : Operation 627 [1/1] (0.00ns)   --->   "%indvar_flatten134 = phi i96 0, void %.split32, i96 %add_ln100_1, void %._crit_edge382.loopexit" [conv_combined/main.cpp:100]   --->   Operation 627 'phi' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 628 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split32, i32 %select_ln100_1, void %._crit_edge382.loopexit" [conv_combined/main.cpp:100]   --->   Operation 628 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %c_1" [conv_combined/main.cpp:100]   --->   Operation 629 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 630 [3/3] (1.05ns) (grouped into DSP with root node tmp19)   --->   "%empty_77 = mul i10 %trunc_ln100, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 630 'mul' 'empty_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 631 [1/1] (3.12ns)   --->   "%icmp_ln100 = icmp_eq  i96 %indvar_flatten134, i96 %bound108" [conv_combined/main.cpp:100]   --->   Operation 631 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %._crit_edge382.loopexit, void %._crit_edge387.loopexit" [conv_combined/main.cpp:100]   --->   Operation 632 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 633 [1/1] (2.55ns)   --->   "%add_ln100 = add i32 %c_1, i32 1" [conv_combined/main.cpp:100]   --->   Operation 633 'add' 'add_ln100' <Predicate = (!icmp_ln100)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i32 %add_ln100" [conv_combined/main.cpp:100]   --->   Operation 634 'trunc' 'trunc_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_87 : Operation 635 [3/3] (1.05ns) (grouped into DSP with root node tmp19_mid1)   --->   "%p_mid1114 = mul i10 %trunc_ln100_1, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 635 'mul' 'p_mid1114' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 51> <Delay = 4.43>
ST_88 : Operation 636 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i64 0, void %.split32, i64 %select_ln101_5, void %._crit_edge382.loopexit" [conv_combined/main.cpp:101]   --->   Operation 636 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 637 [1/1] (4.43ns)   --->   "%add_ln100_1 = add i96 %indvar_flatten134, i96 1" [conv_combined/main.cpp:100]   --->   Operation 637 'add' 'add_ln100_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 638 [2/3] (1.05ns) (grouped into DSP with root node tmp19)   --->   "%empty_77 = mul i10 %trunc_ln100, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 638 'mul' 'empty_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 639 [1/1] (2.77ns)   --->   "%icmp_ln101 = icmp_eq  i64 %indvar_flatten103, i64 %bound95" [conv_combined/main.cpp:101]   --->   Operation 639 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 640 [2/3] (1.05ns) (grouped into DSP with root node tmp19_mid1)   --->   "%p_mid1114 = mul i10 %trunc_ln100_1, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 640 'mul' 'p_mid1114' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 641 [1/1] (0.69ns)   --->   "%select_ln100_1 = select i1 %icmp_ln101, i32 %add_ln100, i32 %c_1" [conv_combined/main.cpp:100]   --->   Operation 641 'select' 'select_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i32 %select_ln100_1" [conv_combined/main.cpp:100]   --->   Operation 642 'trunc' 'trunc_ln100_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_88 : Operation 643 [1/1] (3.52ns)   --->   "%add_ln101_2 = add i64 %indvar_flatten103, i64 1" [conv_combined/main.cpp:101]   --->   Operation 643 'add' 'add_ln101_2' <Predicate = (!icmp_ln100)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 52> <Delay = 3.25>
ST_89 : Operation 644 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split32, i32 %select_ln101_4, void %._crit_edge382.loopexit" [conv_combined/main.cpp:101]   --->   Operation 644 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node tmp19)   --->   "%empty_77 = mul i10 %trunc_ln100, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 645 'mul' 'empty_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 646 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp19 = add i10 %trunc_ln98, i10 %empty_77" [conv_combined/main.cpp:98]   --->   Operation 646 'add' 'tmp19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %fh_1" [conv_combined/main.cpp:101]   --->   Operation 647 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_89 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 648 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 649 [1/1] (0.69ns)   --->   "%select_ln100 = select i1 %icmp_ln101, i32 0, i32 %fh_1" [conv_combined/main.cpp:100]   --->   Operation 649 'select' 'select_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 650 [1/3] (0.00ns) (grouped into DSP with root node tmp19_mid1)   --->   "%p_mid1114 = mul i10 %trunc_ln100_1, i10 %empty_43" [conv_combined/main.cpp:100]   --->   Operation 650 'mul' 'p_mid1114' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i4 %trunc_ln100_2"   --->   Operation 651 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_89 : Operation 652 [1/1] (1.78ns)   --->   "%add_ln1118_3 = add i6 %sext_ln703, i6 %zext_ln1118_3"   --->   Operation 652 'add' 'add_ln1118_3' <Predicate = (!icmp_ln100)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 653 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp19_mid1 = add i10 %trunc_ln98, i10 %p_mid1114" [conv_combined/main.cpp:98]   --->   Operation 653 'add' 'tmp19_mid1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 654 [1/1] (2.55ns)   --->   "%add_ln101 = add i32 %select_ln100, i32 1" [conv_combined/main.cpp:101]   --->   Operation 654 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i32 %add_ln101"   --->   Operation 655 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_89 : Operation 656 [1/1] (1.48ns)   --->   "%select_ln101_5 = select i1 %icmp_ln101, i64 1, i64 %add_ln101_2" [conv_combined/main.cpp:101]   --->   Operation 656 'select' 'select_ln101_5' <Predicate = (!icmp_ln100)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 53> <Delay = 7.20>
ST_90 : Operation 657 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split32, i32 %add_ln102, void %._crit_edge382.loopexit" [conv_combined/main.cpp:102]   --->   Operation 657 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 658 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp19 = add i10 %trunc_ln98, i10 %empty_77" [conv_combined/main.cpp:98]   --->   Operation 658 'add' 'tmp19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 659 [1/1] (1.73ns)   --->   "%empty_78 = add i10 %tmp19, i10 %trunc_ln101" [conv_combined/main.cpp:98]   --->   Operation 659 'add' 'empty_78' <Predicate = (!icmp_ln101)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 660 [1/1] (1.82ns)   --->   "%add_ln1118 = add i6 %trunc_ln727, i6 %empty_75"   --->   Operation 660 'add' 'add_ln1118' <Predicate = (!icmp_ln101)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 661 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 661 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %add_ln1118_3"   --->   Operation 662 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln1118_3, i2 0"   --->   Operation 663 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %tmp_13"   --->   Operation 664 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 665 [1/1] (1.91ns)   --->   "%add_ln1118_4 = add i30 %sext_ln1118_4, i30 %sext_ln1118_3"   --->   Operation 665 'add' 'add_ln1118_4' <Predicate = (!icmp_ln100)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 666 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp19_mid1 = add i10 %trunc_ln98, i10 %p_mid1114" [conv_combined/main.cpp:98]   --->   Operation 666 'add' 'tmp19_mid1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node p_mid199)   --->   "%select_ln100_2 = select i1 %icmp_ln101, i10 %tmp19_mid1, i10 %tmp19" [conv_combined/main.cpp:100]   --->   Operation 667 'select' 'select_ln100_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln100_3 = select i1 %icmp_ln101, i6 0, i6 %trunc_ln727" [conv_combined/main.cpp:100]   --->   Operation 668 'select' 'select_ln100_3' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_6)   --->   "%select_ln100_4 = select i1 %icmp_ln101, i6 %empty_75, i6 %add_ln1118" [conv_combined/main.cpp:100]   --->   Operation 669 'select' 'select_ln100_4' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_3)   --->   "%select_ln100_5 = select i1 %icmp_ln101, i10 %tmp19_mid1, i10 %empty_78" [conv_combined/main.cpp:100]   --->   Operation 670 'select' 'select_ln100_5' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 671 [1/1] (2.47ns)   --->   "%icmp_ln102_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:102]   --->   Operation 671 'icmp' 'icmp_ln102_1' <Predicate = (!icmp_ln100 & !icmp_ln101)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 672 [1/1] (0.99ns)   --->   "%select_ln100_6 = select i1 %icmp_ln101, i1 %icmp_ln102, i1 %icmp_ln102_1" [conv_combined/main.cpp:100]   --->   Operation 672 'select' 'select_ln100_6' <Predicate = (!icmp_ln100)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln101)   --->   "%or_ln101 = or i1 %select_ln100_6, i1 %icmp_ln101" [conv_combined/main.cpp:101]   --->   Operation 673 'or' 'or_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 674 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln101 = select i1 %or_ln101, i32 0, i32 %fw_1" [conv_combined/main.cpp:101]   --->   Operation 674 'select' 'select_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node p_mid199)   --->   "%trunc_ln101_1 = trunc i32 %add_ln101" [conv_combined/main.cpp:101]   --->   Operation 675 'trunc' 'trunc_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 676 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid199 = add i10 %select_ln100_2, i10 %trunc_ln101_1" [conv_combined/main.cpp:100]   --->   Operation 676 'add' 'p_mid199' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln101_1 = select i1 %select_ln100_6, i6 %trunc_ln727_1, i6 %select_ln100_3" [conv_combined/main.cpp:101]   --->   Operation 677 'select' 'select_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%zext_ln727 = zext i6 %select_ln101_1"   --->   Operation 678 'zext' 'zext_ln727' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 679 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln727 = add i30 %add_ln1118_4, i30 %zext_ln727"   --->   Operation 679 'add' 'add_ln727' <Predicate = (!icmp_ln100)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i30 %add_ln727"   --->   Operation 680 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i30 %add_ln727"   --->   Operation 681 'trunc' 'trunc_ln727_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 682 [1/1] (1.82ns)   --->   "%add_ln1118_5 = add i6 %trunc_ln727_1, i6 %empty_75"   --->   Operation 682 'add' 'add_ln1118_5' <Predicate = (!icmp_ln100)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_6)   --->   "%select_ln101_2 = select i1 %select_ln100_6, i6 %add_ln1118_5, i6 %select_ln100_4" [conv_combined/main.cpp:101]   --->   Operation 683 'select' 'select_ln101_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_6)   --->   "%zext_ln1118_4 = zext i6 %select_ln101_2"   --->   Operation 684 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 685 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1118_6 = add i30 %add_ln1118_4, i30 %zext_ln1118_4"   --->   Operation 685 'add' 'add_ln1118_6' <Predicate = (!icmp_ln100)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_6"   --->   Operation 686 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_6"   --->   Operation 687 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 688 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1118_1, i2 0"   --->   Operation 688 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 689 [1/1] (1.91ns)   --->   "%add_ln1118_7 = add i8 %p_shl8_cast, i8 %trunc_ln1118"   --->   Operation 689 'add' 'add_ln1118_7' <Predicate = (!icmp_ln100)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 690 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln101_3 = select i1 %select_ln100_6, i10 %p_mid199, i10 %select_ln100_5" [conv_combined/main.cpp:101]   --->   Operation 690 'select' 'select_ln101_3' <Predicate = (!icmp_ln100)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 691 [3/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i10 %select_ln101_3, i10 %trunc_ln97" [conv_combined/main.cpp:101]   --->   Operation 691 'mul' 'mul_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 692 [1/1] (0.69ns)   --->   "%select_ln101_4 = select i1 %select_ln100_6, i32 %add_ln101, i32 %select_ln100" [conv_combined/main.cpp:101]   --->   Operation 692 'select' 'select_ln101_4' <Predicate = (!icmp_ln100)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %select_ln101" [conv_combined/main.cpp:103]   --->   Operation 693 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_90 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i32 %select_ln101"   --->   Operation 694 'trunc' 'trunc_ln727_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 91 <SV = 54> <Delay = 6.92>
ST_91 : Operation 695 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln727_3, i2 0"   --->   Operation 695 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_91 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727_1 = add i8 %p_shl7_cast, i8 %trunc_ln727_2"   --->   Operation 696 'add' 'add_ln727_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 697 [2/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i10 %select_ln101_3, i10 %trunc_ln97" [conv_combined/main.cpp:101]   --->   Operation 697 'mul' 'mul_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 698 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln727_2 = add i8 %add_ln727_1, i8 %trunc_ln727_4"   --->   Operation 698 'add' 'add_ln727_2' <Predicate = (!icmp_ln100)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i8 %trunc_ln727_4, i8 %trunc_ln104"   --->   Operation 699 'add' 'add_ln1118_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 700 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1118_8 = add i8 %add_ln1118_7, i8 %add_ln1118_2"   --->   Operation 700 'add' 'add_ln1118_8' <Predicate = (!icmp_ln100)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %add_ln1118_8"   --->   Operation 701 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_91 : Operation 702 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_5"   --->   Operation 702 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_91 : Operation 703 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i8 %wbuf_V_addr_1"   --->   Operation 703 'load' 'wbuf_V_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_91 : Operation 704 [1/1] (2.55ns)   --->   "%add_ln102 = add i32 %select_ln101, i32 1" [conv_combined/main.cpp:102]   --->   Operation 704 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 55> <Delay = 3.25>
ST_92 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i10 %select_ln101_3, i10 %trunc_ln97" [conv_combined/main.cpp:101]   --->   Operation 705 'mul' 'mul_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 706 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i10 %mul_ln101, i10 %trunc_ln99" [conv_combined/main.cpp:101]   --->   Operation 706 'add' 'add_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 707 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i8 %wbuf_V_addr_1"   --->   Operation 707 'load' 'wbuf_V_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 93 <SV = 56> <Delay = 6.30>
ST_93 : Operation 708 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i10 %mul_ln101, i10 %trunc_ln99" [conv_combined/main.cpp:101]   --->   Operation 708 'add' 'add_ln101_1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 709 [1/1] (1.73ns)   --->   "%add_ln1118_1 = add i10 %add_ln101_1, i10 %trunc_ln103"   --->   Operation 709 'add' 'add_ln1118_1' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118_1"   --->   Operation 710 'zext' 'zext_ln1118' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_93 : Operation 711 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 711 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_93 : Operation 712 [3/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 712 'load' 'x_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 713 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_93 : Operation 714 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 714 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_93 : Operation 715 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 715 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_93 : Operation 716 [3/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 716 'load' 'dx_load' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_93 : Operation 717 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 717 'icmp' 'addr_cmp' <Predicate = (!icmp_ln100)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 718 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 718 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 719 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 719 'store' 'store_ln1118' <Predicate = (!icmp_ln100)> <Delay = 1.58>

State 94 <SV = 57> <Delay = 1.68>
ST_94 : Operation 720 [2/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 720 'load' 'x_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_94 : Operation 721 [2/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 721 'load' 'dx_load' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_94 : Operation 722 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 722 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 58> <Delay = 4.58>
ST_95 : Operation 723 [1/3] (1.68ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 723 'load' 'x_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_95 : Operation 724 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 724 'load' 'reuse_reg_load' <Predicate = (!icmp_ln100 & addr_cmp)> <Delay = 0.00>
ST_95 : Operation 725 [1/3] (1.68ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 725 'load' 'dx_load' <Predicate = (!icmp_ln100)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_95 : Operation 726 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load"   --->   Operation 726 'select' 'lhs_2' <Predicate = (!icmp_ln100)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 727 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 727 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_95 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_2, i29 %sext_ln1118_1"   --->   Operation 728 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 729 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 729 'add' 'ret_V_1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 59> <Delay = 5.35>
ST_96 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %x_load_1"   --->   Operation 730 'sext' 'sext_ln1118' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_96 : Operation 731 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 731 'mul' 'mul_ln1192' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 732 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 732 'add' 'ret_V_1' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 733 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_96 : Operation 734 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i10 %dx_addr"   --->   Operation 734 'store' 'store_ln708' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_96 : Operation 735 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 735 'store' 'store_ln708' <Predicate = (!icmp_ln100)> <Delay = 1.58>

State 97 <SV = 60> <Delay = 3.25>
ST_97 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i8 %add_ln727_2"   --->   Operation 736 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_97 : Operation 737 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln727_1"   --->   Operation 737 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_97 : Operation 738 [2/2] (3.25ns)   --->   "%lhs = load i8 %dwbuf_V_addr_2"   --->   Operation 738 'load' 'lhs' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_97 : Operation 739 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 739 'mul' 'mul_ln1192' <Predicate = (!icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 61> <Delay = 5.35>
ST_98 : Operation 740 [1/2] (3.25ns)   --->   "%lhs = load i8 %dwbuf_V_addr_2"   --->   Operation 740 'load' 'lhs' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_98 : Operation 741 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 741 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_98 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln1118_1"   --->   Operation 742 'mul' 'mul_ln1192' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 743 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 743 'add' 'ret_V' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 62> <Delay = 5.35>
ST_99 : Operation 744 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22_str"   --->   Operation 744 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 745 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 745 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_101_21_VITIS_LOOP_102_22_str"   --->   Operation 746 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 747 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 747 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 748 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:102]   --->   Operation 748 'specloopname' 'specloopname_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 749 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 749 'add' 'ret_V' <Predicate = (!icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 750 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln4, i8 %dwbuf_V_addr_2"   --->   Operation 751 'store' 'store_ln708' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>
ST_99 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67"   --->   Operation 752 'br' 'br_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 100 <SV = 54> <Delay = 2.07>
ST_100 : Operation 753 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %dbbuf_V_2_9"   --->   Operation 753 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 754 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 101 <SV = 44> <Delay = 6.91>
ST_101 : Operation 755 [1/1] (0.00ns)   --->   "%indvar_flatten179 = phi i95 %add_ln114_1, void %._crit_edge357, i95 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:114]   --->   Operation 755 'phi' 'indvar_flatten179' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 756 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln115_3, void %._crit_edge357, i32 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:115]   --->   Operation 756 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 757 [1/1] (4.40ns)   --->   "%add_ln114_1 = add i95 %indvar_flatten179, i95 1" [conv_combined/main.cpp:114]   --->   Operation 757 'add' 'add_ln114_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %j_2" [conv_combined/main.cpp:115]   --->   Operation 758 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 759 [2/2] (6.91ns)   --->   "%empty_82 = mul i31 %trunc_ln115, i31 %empty_66" [conv_combined/main.cpp:115]   --->   Operation 759 'mul' 'empty_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %j_2" [conv_combined/main.cpp:118]   --->   Operation 760 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 761 [1/1] (3.11ns)   --->   "%icmp_ln114 = icmp_eq  i95 %indvar_flatten179, i95 %bound72" [conv_combined/main.cpp:114]   --->   Operation 761 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 45> <Delay = 7.30>
ST_102 : Operation 762 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %select_ln114_1, void %._crit_edge357, i31 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:114]   --->   Operation 762 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 763 [1/1] (0.00ns)   --->   "%indvar_flatten156 = phi i64 %select_ln115_4, void %._crit_edge357, i64 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:115]   --->   Operation 763 'phi' 'indvar_flatten156' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 764 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln116, void %._crit_edge357, i32 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:116]   --->   Operation 764 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 765 [1/2] (6.91ns)   --->   "%empty_82 = mul i31 %trunc_ln115, i31 %empty_66" [conv_combined/main.cpp:115]   --->   Operation 765 'mul' 'empty_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %._crit_edge367.loopexit, void %.lr.ph351" [conv_combined/main.cpp:114]   --->   Operation 766 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 767 [1/1] (2.52ns)   --->   "%add_ln114 = add i31 %i_4, i31 1" [conv_combined/main.cpp:114]   --->   Operation 767 'add' 'add_ln114' <Predicate = (!icmp_ln114)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 768 [1/1] (2.77ns)   --->   "%icmp_ln115 = icmp_eq  i64 %indvar_flatten156, i64 %bound61" [conv_combined/main.cpp:115]   --->   Operation 768 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 769 [1/1] (0.73ns)   --->   "%select_ln114_1 = select i1 %icmp_ln115, i31 %add_ln114, i31 %i_4" [conv_combined/main.cpp:114]   --->   Operation 769 'select' 'select_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i31 %select_ln114_1" [conv_combined/main.cpp:114]   --->   Operation 770 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 771 [1/1] (2.47ns)   --->   "%icmp_ln116 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:116]   --->   Operation 771 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 772 [1/1] (0.99ns)   --->   "%select_ln114_4 = select i1 %icmp_ln115, i1 %icmp_ln89, i1 %icmp_ln116" [conv_combined/main.cpp:114]   --->   Operation 772 'select' 'select_ln114_4' <Predicate = (!icmp_ln114)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln115)   --->   "%or_ln115 = or i1 %select_ln114_4, i1 %icmp_ln115" [conv_combined/main.cpp:115]   --->   Operation 773 'or' 'or_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 774 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln115 = select i1 %or_ln115, i32 0, i32 %k_2" [conv_combined/main.cpp:115]   --->   Operation 774 'select' 'select_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %select_ln115" [conv_combined/main.cpp:116]   --->   Operation 775 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:125]   --->   Operation 776 'partselect' 'trunc_ln1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i31 %trunc_ln1" [conv_combined/main.cpp:125]   --->   Operation 777 'sext' 'sext_ln125' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 778 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln125" [conv_combined/main.cpp:125]   --->   Operation 778 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_102 : Operation 779 [1/1] (7.30ns)   --->   "%empty_89 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:125]   --->   Operation 779 'writereq' 'empty_89' <Predicate = (icmp_ln114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 780 [1/1] (1.58ns)   --->   "%br_ln125 = br void" [conv_combined/main.cpp:125]   --->   Operation 780 'br' 'br_ln125' <Predicate = (icmp_ln114)> <Delay = 1.58>

State 103 <SV = 46> <Delay = 6.91>
ST_103 : Operation 781 [1/1] (0.69ns)   --->   "%select_ln114 = select i1 %icmp_ln115, i32 0, i32 %j_2" [conv_combined/main.cpp:114]   --->   Operation 781 'select' 'select_ln114' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 782 [2/2] (6.91ns)   --->   "%mul_ln114 = mul i31 %select_ln114_1, i31 %empty_67" [conv_combined/main.cpp:114]   --->   Operation 782 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i2 %trunc_ln114" [conv_combined/main.cpp:118]   --->   Operation 783 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln114, i2 0" [conv_combined/main.cpp:118]   --->   Operation 784 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i4 %tmp_10" [conv_combined/main.cpp:118]   --->   Operation 785 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 786 [1/1] (1.73ns)   --->   "%sub_ln118 = sub i5 %zext_ln118_1, i5 %zext_ln118" [conv_combined/main.cpp:118]   --->   Operation 786 'sub' 'sub_ln118' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln118)   --->   "%sext_ln115 = sext i5 %sub_ln118" [conv_combined/main.cpp:115]   --->   Operation 787 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln118)   --->   "%select_ln114_3 = select i1 %icmp_ln115, i4 0, i4 %trunc_ln118" [conv_combined/main.cpp:114]   --->   Operation 788 'select' 'select_ln114_3' <Predicate = (!select_ln114_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 789 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %select_ln114, i32 1" [conv_combined/main.cpp:115]   --->   Operation 789 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i32 %add_ln115" [conv_combined/main.cpp:115]   --->   Operation 790 'trunc' 'trunc_ln115_1' <Predicate = (select_ln114_4)> <Delay = 0.00>
ST_103 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node add_ln118)   --->   "%trunc_ln118_1 = trunc i32 %add_ln115" [conv_combined/main.cpp:118]   --->   Operation 791 'trunc' 'trunc_ln118_1' <Predicate = (select_ln114_4)> <Delay = 0.00>
ST_103 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln118)   --->   "%select_ln115_2 = select i1 %select_ln114_4, i4 %trunc_ln118_1, i4 %select_ln114_3" [conv_combined/main.cpp:115]   --->   Operation 792 'select' 'select_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln118)   --->   "%zext_ln118_2 = zext i4 %select_ln115_2" [conv_combined/main.cpp:118]   --->   Operation 793 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 794 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln118 = add i6 %sext_ln115, i6 %zext_ln118_2" [conv_combined/main.cpp:118]   --->   Operation 794 'add' 'add_ln118' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 795 [1/1] (0.69ns)   --->   "%select_ln115_3 = select i1 %select_ln114_4, i32 %add_ln115, i32 %select_ln114" [conv_combined/main.cpp:115]   --->   Operation 795 'select' 'select_ln115_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 796 [2/2] (6.91ns)   --->   "%empty_86 = mul i31 %trunc_ln116, i31 %trunc_ln87" [conv_combined/main.cpp:116]   --->   Operation 796 'mul' 'empty_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 47> <Delay = 6.91>
ST_104 : Operation 797 [1/2] (6.91ns)   --->   "%mul_ln114 = mul i31 %select_ln114_1, i31 %empty_67" [conv_combined/main.cpp:114]   --->   Operation 797 'mul' 'mul_ln114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 798 [2/2] (6.91ns)   --->   "%p_mid1154 = mul i31 %trunc_ln115_1, i31 %empty_66" [conv_combined/main.cpp:115]   --->   Operation 798 'mul' 'p_mid1154' <Predicate = (select_ln114_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 799 [1/2] (6.91ns)   --->   "%empty_86 = mul i31 %trunc_ln116, i31 %trunc_ln87" [conv_combined/main.cpp:116]   --->   Operation 799 'mul' 'empty_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 48> <Delay = 6.91>
ST_105 : Operation 800 [1/2] (6.91ns)   --->   "%p_mid1154 = mul i31 %trunc_ln115_1, i31 %empty_66" [conv_combined/main.cpp:115]   --->   Operation 800 'mul' 'p_mid1154' <Predicate = (select_ln114_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 49> <Delay = 5.07>
ST_106 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%select_ln114_2 = select i1 %icmp_ln115, i31 0, i31 %empty_82" [conv_combined/main.cpp:114]   --->   Operation 801 'select' 'select_ln114_2' <Predicate = (!select_ln114_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 802 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln115_1 = select i1 %select_ln114_4, i31 %p_mid1154, i31 %select_ln114_2" [conv_combined/main.cpp:115]   --->   Operation 802 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i31 %mul_ln114, i31 %empty_86" [conv_combined/main.cpp:114]   --->   Operation 803 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_106 : Operation 804 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_87 = add i31 %tmp20, i31 %select_ln115_1" [conv_combined/main.cpp:114]   --->   Operation 804 'add' 'empty_87' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 107 <SV = 50> <Delay = 5.65>
ST_107 : Operation 805 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_23_VITIS_LOOP_115_24_VITIS_LOOP_116_25_str"   --->   Operation 805 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 806 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_115_24_VITIS_LOOP_116_25_str"   --->   Operation 806 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i6 %add_ln118" [conv_combined/main.cpp:118]   --->   Operation 807 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln118, i2 0" [conv_combined/main.cpp:118]   --->   Operation 808 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i8 %tmp_11" [conv_combined/main.cpp:118]   --->   Operation 809 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 810 [1/1] (1.91ns)   --->   "%add_ln118_1 = add i30 %sext_ln118_1, i30 %sext_ln118" [conv_combined/main.cpp:118]   --->   Operation 810 'add' 'add_ln118_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 811 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:116]   --->   Operation 811 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_87, i1 0" [conv_combined/main.cpp:114]   --->   Operation 812 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 813 [1/1] (2.55ns)   --->   "%empty_88 = add i32 %tmp_12, i32 %dwt_read" [conv_combined/main.cpp:114]   --->   Operation 813 'add' 'empty_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %cmp147403, void %._crit_edge357, void %.lr.ph356" [conv_combined/main.cpp:117]   --->   Operation 814 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_88, i32 1, i32 31" [conv_combined/main.cpp:117]   --->   Operation 815 'partselect' 'trunc_ln2' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i31 %trunc_ln2" [conv_combined/main.cpp:117]   --->   Operation 816 'sext' 'sext_ln117' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 817 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln117" [conv_combined/main.cpp:117]   --->   Operation 817 'getelementptr' 'gmem_addr_5' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i32 %select_ln115" [conv_combined/main.cpp:118]   --->   Operation 818 'trunc' 'trunc_ln118_2' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i6 %trunc_ln118_2" [conv_combined/main.cpp:118]   --->   Operation 819 'zext' 'zext_ln118_3' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 820 [1/1] (1.82ns)   --->   "%add_ln118_2 = add i30 %add_ln118_1, i30 %zext_ln118_3" [conv_combined/main.cpp:118]   --->   Operation 820 'add' 'add_ln118_2' <Predicate = (cmp147403)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln118_3 = trunc i30 %add_ln118_2" [conv_combined/main.cpp:118]   --->   Operation 821 'trunc' 'trunc_ln118_3' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln118_4 = trunc i30 %add_ln118_2" [conv_combined/main.cpp:118]   --->   Operation 822 'trunc' 'trunc_ln118_4' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 823 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln118_4, i2 0" [conv_combined/main.cpp:118]   --->   Operation 823 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp147403)> <Delay = 0.00>
ST_107 : Operation 824 [1/1] (1.91ns)   --->   "%add_ln118_3 = add i8 %p_shl5_cast, i8 %trunc_ln118_3" [conv_combined/main.cpp:118]   --->   Operation 824 'add' 'add_ln118_3' <Predicate = (cmp147403)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 51> <Delay = 7.30>
ST_108 : Operation 825 [1/1] (7.30ns)   --->   "%empty_83 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:117]   --->   Operation 825 'writereq' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 826 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [conv_combined/main.cpp:117]   --->   Operation 826 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 109 <SV = 52> <Delay = 5.16>
ST_109 : Operation 827 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln117, void %.split19, i31 0, void %.lr.ph356" [conv_combined/main.cpp:117]   --->   Operation 827 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 828 [1/1] (2.52ns)   --->   "%add_ln117 = add i31 %l_2, i31 1" [conv_combined/main.cpp:117]   --->   Operation 828 'add' 'add_ln117' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 829 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:117]   --->   Operation 829 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 830 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 830 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 831 [1/1] (2.47ns)   --->   "%icmp_ln117 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:117]   --->   Operation 831 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 832 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 832 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split19, void %._crit_edge357.loopexit" [conv_combined/main.cpp:117]   --->   Operation 833 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln118_5 = trunc i31 %l_2" [conv_combined/main.cpp:118]   --->   Operation 834 'trunc' 'trunc_ln118_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_109 : Operation 835 [1/1] (1.91ns)   --->   "%add_ln118_4 = add i8 %add_ln118_3, i8 %trunc_ln118_5" [conv_combined/main.cpp:118]   --->   Operation 835 'add' 'add_ln118_4' <Predicate = (!icmp_ln117)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i8 %add_ln118_4" [conv_combined/main.cpp:118]   --->   Operation 836 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_109 : Operation 837 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln118_4" [conv_combined/main.cpp:118]   --->   Operation 837 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_109 : Operation 838 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i8 %dwbuf_V_addr_1" [conv_combined/main.cpp:118]   --->   Operation 838 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 110 <SV = 53> <Delay = 3.25>
ST_110 : Operation 839 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i8 %dwbuf_V_addr_1" [conv_combined/main.cpp:118]   --->   Operation 839 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 225> <RAM>

State 111 <SV = 54> <Delay = 7.30>
ST_111 : Operation 840 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:117]   --->   Operation 840 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_111 : Operation 841 [1/1] (7.30ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_5, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:118]   --->   Operation 841 'write' 'write_ln118' <Predicate = (!icmp_ln117)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 842 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 112 <SV = 53> <Delay = 7.30>
ST_112 : Operation 843 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:116]   --->   Operation 843 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 54> <Delay = 7.30>
ST_113 : Operation 844 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:116]   --->   Operation 844 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 55> <Delay = 7.30>
ST_114 : Operation 845 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:116]   --->   Operation 845 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 56> <Delay = 7.30>
ST_115 : Operation 846 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:116]   --->   Operation 846 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 57> <Delay = 7.30>
ST_116 : Operation 847 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:116]   --->   Operation 847 'writeresp' 'empty_85' <Predicate = (cmp147403)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge357" [conv_combined/main.cpp:116]   --->   Operation 848 'br' 'br_ln116' <Predicate = (cmp147403)> <Delay = 0.00>
ST_116 : Operation 849 [1/1] (2.55ns)   --->   "%add_ln116 = add i32 %select_ln115, i32 1" [conv_combined/main.cpp:116]   --->   Operation 849 'add' 'add_ln116' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 850 [1/1] (3.52ns)   --->   "%add_ln115_1 = add i64 %indvar_flatten156, i64 1" [conv_combined/main.cpp:115]   --->   Operation 850 'add' 'add_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 851 [1/1] (1.48ns)   --->   "%select_ln115_4 = select i1 %icmp_ln115, i64 1, i64 %add_ln115_1" [conv_combined/main.cpp:115]   --->   Operation 851 'select' 'select_ln115_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 852 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph371.preheader"   --->   Operation 852 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 117 <SV = 46> <Delay = 2.52>
ST_117 : Operation 853 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln125, void %.split17, i31 0, void %.lr.ph351" [conv_combined/main.cpp:125]   --->   Operation 853 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 854 [1/1] (2.52ns)   --->   "%add_ln125 = add i31 %i_5, i31 1" [conv_combined/main.cpp:125]   --->   Operation 854 'add' 'add_ln125' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 855 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 855 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 856 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp_eq  i31 %i_5, i31 %empty_65" [conv_combined/main.cpp:125]   --->   Operation 856 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 857 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 857 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %.split17, void %._crit_edge347.loopexit640" [conv_combined/main.cpp:125]   --->   Operation 858 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 859 [1/1] (0.00ns)   --->   "%dbbuf_V_0_3_load_2 = load i16 %dbbuf_V_0_3" [conv_combined/main.cpp:126]   --->   Operation 859 'load' 'dbbuf_V_0_3_load_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_117 : Operation 860 [1/1] (0.00ns)   --->   "%dbbuf_V_0_4_load = load i16 %dbbuf_V_0_4" [conv_combined/main.cpp:126]   --->   Operation 860 'load' 'dbbuf_V_0_4_load' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_117 : Operation 861 [1/1] (0.00ns)   --->   "%dbbuf_V_2_4_load = load i16 %dbbuf_V_2_4" [conv_combined/main.cpp:126]   --->   Operation 861 'load' 'dbbuf_V_2_4_load' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_117 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i31 %i_5" [conv_combined/main.cpp:126]   --->   Operation 862 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_117 : Operation 863 [1/1] (1.70ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %dbbuf_V_0_3_load_2, i16 %dbbuf_V_0_4_load, i16 %dbbuf_V_2_4_load, i2 %trunc_ln126" [conv_combined/main.cpp:126]   --->   Operation 863 'mux' 'tmp_3' <Predicate = (!icmp_ln125)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 47> <Delay = 7.30>
ST_118 : Operation 864 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_combined/main.cpp:125]   --->   Operation 864 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_118 : Operation 865 [1/1] (7.30ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %tmp_3, i2 3" [conv_combined/main.cpp:126]   --->   Operation 865 'write' 'write_ln126' <Predicate = (!icmp_ln125)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 866 'br' 'br_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 119 <SV = 47> <Delay = 7.30>
ST_119 : Operation 867 [5/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:131]   --->   Operation 867 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 48> <Delay = 7.30>
ST_120 : Operation 868 [4/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:131]   --->   Operation 868 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 49> <Delay = 7.30>
ST_121 : Operation 869 [3/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:131]   --->   Operation 869 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 50> <Delay = 7.30>
ST_122 : Operation 870 [2/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:131]   --->   Operation 870 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 51> <Delay = 7.30>
ST_123 : Operation 871 [1/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:131]   --->   Operation 871 'writeresp' 'empty_91' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln131 = br void %._crit_edge347" [conv_combined/main.cpp:131]   --->   Operation 872 'br' 'br_ln131' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_123 : Operation 873 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [conv_combined/main.cpp:131]   --->   Operation 873 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>

State 124 <SV = 29> <Delay = 6.91>
ST_124 : Operation 874 [1/1] (0.00ns)   --->   "%cast24 = zext i32 %sub_ln68_1" [conv_combined/main.cpp:68]   --->   Operation 874 'zext' 'cast24' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 875 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln68" [conv_combined/main.cpp:68]   --->   Operation 875 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 876 [2/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:68]   --->   Operation 876 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 30> <Delay = 6.91>
ST_125 : Operation 877 [1/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:68]   --->   Operation 877 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 31> <Delay = 6.97>
ST_126 : Operation 878 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %C_read"   --->   Operation 878 'zext' 'cast38' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 879 [1/1] (0.00ns)   --->   "%cast39 = zext i64 %bound26" [conv_combined/main.cpp:68]   --->   Operation 879 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 880 [5/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:68]   --->   Operation 880 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 32> <Delay = 6.97>
ST_127 : Operation 881 [4/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:68]   --->   Operation 881 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 33> <Delay = 6.97>
ST_128 : Operation 882 [3/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:68]   --->   Operation 882 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 34> <Delay = 6.97>
ST_129 : Operation 883 [2/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:68]   --->   Operation 883 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 35> <Delay = 6.97>
ST_130 : Operation 884 [1/1] (2.47ns)   --->   "%cmp106321 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 884 'icmp' 'cmp106321' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %W_read" [conv_combined/main.cpp:68]   --->   Operation 885 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 886 [1/1] (1.73ns)   --->   "%add_ln68_3 = add i10 %trunc_ln42, i10 1" [conv_combined/main.cpp:68]   --->   Operation 886 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i32 %F_read" [conv_combined/main.cpp:68]   --->   Operation 887 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 888 [1/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:68]   --->   Operation 888 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 889 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [conv_combined/main.cpp:68]   --->   Operation 889 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 131 <SV = 36> <Delay = 4.52>
ST_131 : Operation 890 [1/1] (0.00ns)   --->   "%f = phi i31 %add_ln68_2, void %._crit_edge342.loopexit, i31 0, void %.lr.ph346" [conv_combined/main.cpp:68]   --->   Operation 890 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 891 [1/1] (2.52ns)   --->   "%add_ln68_2 = add i31 %f, i31 1" [conv_combined/main.cpp:68]   --->   Operation 891 'add' 'add_ln68_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 892 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i31 %f, i31 %trunc_ln68_1" [conv_combined/main.cpp:68]   --->   Operation 892 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 893 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 893 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 894 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split15, void %._crit_edge347.loopexit" [conv_combined/main.cpp:68]   --->   Operation 894 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i31 %f" [conv_combined/main.cpp:68]   --->   Operation 895 'trunc' 'trunc_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_131 : Operation 896 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [conv_combined/main.cpp:68]   --->   Operation 896 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_131 : Operation 897 [1/1] (0.00ns)   --->   "%empty_56 = trunc i31 %f" [conv_combined/main.cpp:68]   --->   Operation 897 'trunc' 'empty_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_131 : Operation 898 [1/1] (4.52ns)   --->   "%empty_57 = mul i10 %trunc_ln68_2, i10 %outH" [conv_combined/main.cpp:68]   --->   Operation 898 'mul' 'empty_57' <Predicate = (!icmp_ln68)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 899 [1/1] (1.70ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %bbuf_V_0_2, i16 %bbuf_V_1_2, i16 %bbuf_V_2_2, i2 %empty_56" [conv_combined/main.cpp:68]   --->   Operation 899 'mux' 'tmp_1' <Predicate = (!icmp_ln68)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 900 [1/1] (1.58ns)   --->   "%br_ln69 = br void" [conv_combined/main.cpp:69]   --->   Operation 900 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_131 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge347"   --->   Operation 901 'br' 'br_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 132 <SV = 37> <Delay = 6.72>
ST_132 : Operation 902 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i96 0, void %.split15, i96 %add_ln69_1, void %._crit_edge327.loopexit" [conv_combined/main.cpp:69]   --->   Operation 902 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 903 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.split15, i32 %select_ln69_1, void %._crit_edge327.loopexit" [conv_combined/main.cpp:69]   --->   Operation 903 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 904 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i64 0, void %.split15, i64 %select_ln70_4, void %._crit_edge327.loopexit" [conv_combined/main.cpp:70]   --->   Operation 904 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 905 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.split15, i32 %select_ln70_3, void %._crit_edge327.loopexit" [conv_combined/main.cpp:70]   --->   Operation 905 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 906 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.split15, i32 %add_ln71, void %._crit_edge327.loopexit" [conv_combined/main.cpp:71]   --->   Operation 906 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 907 [1/1] (4.43ns)   --->   "%add_ln69_1 = add i96 %indvar_flatten56, i96 1" [conv_combined/main.cpp:69]   --->   Operation 907 'add' 'add_ln69_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %h" [conv_combined/main.cpp:70]   --->   Operation 908 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 909 [1/1] (1.73ns)   --->   "%empty_58 = add i10 %trunc_ln70, i10 %empty_57" [conv_combined/main.cpp:70]   --->   Operation 909 'add' 'empty_58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 910 [1/1] (3.12ns)   --->   "%icmp_ln69 = icmp_eq  i96 %indvar_flatten56, i96 %bound40" [conv_combined/main.cpp:69]   --->   Operation 910 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %._crit_edge337.loopexit, void %._crit_edge342.loopexit" [conv_combined/main.cpp:69]   --->   Operation 911 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 912 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %c, i32 1" [conv_combined/main.cpp:69]   --->   Operation 912 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 913 [1/1] (2.77ns)   --->   "%icmp_ln70 = icmp_eq  i64 %indvar_flatten35, i64 %bound26" [conv_combined/main.cpp:70]   --->   Operation 913 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 914 [1/1] (0.69ns)   --->   "%select_ln69 = select i1 %icmp_ln70, i32 0, i32 %h" [conv_combined/main.cpp:69]   --->   Operation 914 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 915 [1/1] (0.69ns)   --->   "%select_ln69_1 = select i1 %icmp_ln70, i32 %add_ln69, i32 %c" [conv_combined/main.cpp:69]   --->   Operation 915 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %select_ln69_1" [conv_combined/main.cpp:69]   --->   Operation 916 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 917 [1/1] (2.47ns)   --->   "%icmp_ln71_1 = icmp_eq  i32 %w, i32 %sub_ln68" [conv_combined/main.cpp:71]   --->   Operation 917 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 918 [1/1] (0.99ns)   --->   "%select_ln69_4 = select i1 %icmp_ln70, i1 %icmp_ln71, i1 %icmp_ln71_1" [conv_combined/main.cpp:69]   --->   Operation 918 'select' 'select_ln69_4' <Predicate = (!icmp_ln69)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 919 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %select_ln69, i32 1" [conv_combined/main.cpp:70]   --->   Operation 919 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i32 %add_ln70" [conv_combined/main.cpp:70]   --->   Operation 920 'trunc' 'trunc_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 921 [1/1] (0.69ns)   --->   "%select_ln70_3 = select i1 %select_ln69_4, i32 %add_ln70, i32 %select_ln69" [conv_combined/main.cpp:70]   --->   Operation 921 'select' 'select_ln70_3' <Predicate = (!icmp_ln69)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 922 'br' 'br_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 133 <SV = 38> <Delay = 3.46>
ST_133 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%select_ln69_2 = select i1 %icmp_ln70, i10 0, i10 %trunc_ln70" [conv_combined/main.cpp:69]   --->   Operation 923 'select' 'select_ln69_2' <Predicate = (!select_ln69_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_2)   --->   "%select_ln69_3 = select i1 %icmp_ln70, i10 %empty_57, i10 %empty_58" [conv_combined/main.cpp:69]   --->   Operation 924 'select' 'select_ln69_3' <Predicate = (!select_ln69_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 925 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln70_1 = select i1 %select_ln69_4, i10 %trunc_ln70_1, i10 %select_ln69_2" [conv_combined/main.cpp:70]   --->   Operation 925 'select' 'select_ln70_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 926 [1/1] (1.73ns)   --->   "%p_mid131 = add i10 %trunc_ln70_1, i10 %empty_57" [conv_combined/main.cpp:70]   --->   Operation 926 'add' 'p_mid131' <Predicate = (select_ln69_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 927 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln70_2 = select i1 %select_ln69_4, i10 %p_mid131, i10 %select_ln69_3" [conv_combined/main.cpp:70]   --->   Operation 927 'select' 'select_ln70_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 928 [3/3] (1.05ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln70 = mul i10 %select_ln70_2, i10 %add_ln68_3" [conv_combined/main.cpp:70]   --->   Operation 928 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 39> <Delay = 1.05>
ST_134 : Operation 929 [2/3] (1.05ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln70 = mul i10 %select_ln70_2, i10 %add_ln68_3" [conv_combined/main.cpp:70]   --->   Operation 929 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 135 <SV = 40> <Delay = 3.07>
ST_135 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%or_ln70 = or i1 %select_ln69_4, i1 %icmp_ln70" [conv_combined/main.cpp:70]   --->   Operation 930 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 931 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %or_ln70, i32 0, i32 %w" [conv_combined/main.cpp:70]   --->   Operation 931 'select' 'select_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 932 [1/3] (0.00ns) (grouped into DSP with root node add_ln72)   --->   "%mul_ln70 = mul i10 %select_ln70_2, i10 %add_ln68_3" [conv_combined/main.cpp:70]   --->   Operation 932 'mul' 'mul_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %select_ln70" [conv_combined/main.cpp:71]   --->   Operation 933 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 934 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i10 %trunc_ln71, i10 %mul_ln70" [conv_combined/main.cpp:72]   --->   Operation 934 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 136 <SV = 41> <Delay = 5.35>
ST_136 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_8_VITIS_LOOP_70_9_VITIS_LOOP_71_10_str"   --->   Operation 935 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 936 [1/1] (4.52ns)   --->   "%mul_ln69 = mul i10 %trunc_ln69, i10 %empty_43" [conv_combined/main.cpp:69]   --->   Operation 936 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 937 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_9_VITIS_LOOP_71_10_str"   --->   Operation 937 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 938 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [conv_combined/main.cpp:71]   --->   Operation 938 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 939 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln72 = add i10 %trunc_ln71, i10 %mul_ln70" [conv_combined/main.cpp:72]   --->   Operation 939 'add' 'add_ln72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i10 %add_ln72" [conv_combined/main.cpp:72]   --->   Operation 940 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 941 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln72" [conv_combined/main.cpp:72]   --->   Operation 941 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 942 [1/1] (3.25ns)   --->   "%store_ln72 = store i16 %tmp_1, i10 %y_addr" [conv_combined/main.cpp:72]   --->   Operation 942 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_136 : Operation 943 [1/1] (1.58ns)   --->   "%br_ln73 = br void" [conv_combined/main.cpp:73]   --->   Operation 943 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 137 <SV = 42> <Delay = 5.00>
ST_137 : Operation 944 [1/1] (0.00ns)   --->   "%empty_59 = phi i16 %empty_64, void %._crit_edge, i16 %tmp_1, void %._crit_edge337.loopexit"   --->   Operation 944 'phi' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 945 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln73, void %._crit_edge, i32 0, void %._crit_edge337.loopexit" [conv_combined/main.cpp:73]   --->   Operation 945 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 946 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %fh, i32 1" [conv_combined/main.cpp:73]   --->   Operation 946 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 947 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:73]   --->   Operation 947 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split, void %._crit_edge327.loopexit" [conv_combined/main.cpp:73]   --->   Operation 948 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %fh" [conv_combined/main.cpp:73]   --->   Operation 949 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_137 : Operation 950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i10 %mul_ln69, i10 %trunc_ln73" [conv_combined/main.cpp:69]   --->   Operation 950 'add' 'tmp17' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_137 : Operation 951 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_60 = add i10 %tmp17, i10 %select_ln70_1" [conv_combined/main.cpp:69]   --->   Operation 951 'add' 'empty_60' <Predicate = (!icmp_ln73)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_137 : Operation 952 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %select_ln70, i32 1" [conv_combined/main.cpp:71]   --->   Operation 952 'add' 'add_ln71' <Predicate = (icmp_ln73)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 953 [1/1] (3.52ns)   --->   "%add_ln70_1 = add i64 %indvar_flatten35, i64 1" [conv_combined/main.cpp:70]   --->   Operation 953 'add' 'add_ln70_1' <Predicate = (icmp_ln73 & !icmp_ln70)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 954 [1/1] (1.48ns)   --->   "%select_ln70_4 = select i1 %icmp_ln70, i64 1, i64 %add_ln70_1" [conv_combined/main.cpp:70]   --->   Operation 954 'select' 'select_ln70_4' <Predicate = (icmp_ln73)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 955 'br' 'br_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 138 <SV = 43> <Delay = 6.25>
ST_138 : Operation 956 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [conv_combined/main.cpp:73]   --->   Operation 956 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 957 [1/1] (4.52ns)   --->   "%empty_61 = mul i10 %empty_60, i10 %trunc_ln68" [conv_combined/main.cpp:69]   --->   Operation 957 'mul' 'empty_61' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 958 [1/1] (1.58ns)   --->   "%br_ln74 = br i1 %cmp106321, void %._crit_edge, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:74]   --->   Operation 958 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>
ST_138 : Operation 959 [1/1] (1.73ns)   --->   "%add_ln75 = add i10 %empty_61, i10 %trunc_ln71" [conv_combined/main.cpp:75]   --->   Operation 959 'add' 'add_ln75' <Predicate = (cmp106321)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 960 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 960 'br' 'br_ln0' <Predicate = (cmp106321)> <Delay = 1.58>

State 139 <SV = 44> <Delay = 3.41>
ST_139 : Operation 961 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln74, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:74]   --->   Operation 961 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 962 [1/1] (2.52ns)   --->   "%add_ln74 = add i31 %fw, i31 1" [conv_combined/main.cpp:74]   --->   Operation 962 'add' 'add_ln74' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 963 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:74]   --->   Operation 963 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 964 [1/1] (2.47ns)   --->   "%icmp_ln74 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:74]   --->   Operation 964 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:74]   --->   Operation 965 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i31 %fw" [conv_combined/main.cpp:75]   --->   Operation 966 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_139 : Operation 967 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln75, i10 %trunc_ln75"   --->   Operation 967 'add' 'add_ln1116' <Predicate = (!icmp_ln74)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 968 'zext' 'zext_ln1116' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_139 : Operation 969 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 969 'getelementptr' 'x_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_139 : Operation 970 [3/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 970 'load' 'x_load' <Predicate = (!icmp_ln74)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 140 <SV = 45> <Delay = 1.68>
ST_140 : Operation 971 [2/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 971 'load' 'x_load' <Predicate = (!icmp_ln74)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 141 <SV = 46> <Delay = 3.75>
ST_141 : Operation 972 [1/1] (0.00ns)   --->   "%empty_62 = phi i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %empty_59, void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 972 'phi' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 973 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 973 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 974 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 974 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 975 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv_combined/main.cpp:74]   --->   Operation 975 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_141 : Operation 976 [1/3] (1.68ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 976 'load' 'x_load' <Predicate = (!icmp_ln74)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_141 : Operation 977 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %x_load, i16 %empty_62"   --->   Operation 977 'add' 'add_ln703_1' <Predicate = (!icmp_ln74)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 978 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 142 <SV = 47> <Delay = 3.25>
ST_142 : Operation 979 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_62, i10 %y_addr"   --->   Operation 979 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_142 : Operation 980 [1/1] (1.58ns)   --->   "%br_ln73 = br void %._crit_edge" [conv_combined/main.cpp:73]   --->   Operation 980 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 143 <SV = 48> <Delay = 0.00>
ST_143 : Operation 981 [1/1] (0.00ns)   --->   "%empty_64 = phi i16 %empty_62, void %._crit_edge.loopexit, i16 %empty_59, void %.split"   --->   Operation 981 'phi' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 982 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [19]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [94]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [94]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [97]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [97]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [97]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [97]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [97]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:45) with incoming values : ('select_ln45_2', conv_combined/main.cpp:45) [102]  (0 ns)
	'mul' operation ('empty_46', conv_combined/main.cpp:45) [107]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_46', conv_combined/main.cpp:45) [107]  (6.91 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_combined/main.cpp:58) [198]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:45) [118]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:45) [118]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln45', conv_combined/main.cpp:45) [117]  (0.698 ns)
	'add' operation ('add_ln46', conv_combined/main.cpp:46) [131]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:46) [136]  (2.52 ns)
	'select' operation ('select_ln46_1', conv_combined/main.cpp:46) [137]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', conv_combined/main.cpp:46) [138]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', conv_combined/main.cpp:46) [138]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln46', conv_combined/main.cpp:46) [133]  (0 ns)
	'select' operation ('select_ln46', conv_combined/main.cpp:46) [134]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:47) [150]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_49', conv_combined/main.cpp:47) [151]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_49', conv_combined/main.cpp:47) [151]  (6.91 ns)

 <State 20>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln49_1', conv_combined/main.cpp:49) [146]  (1.92 ns)
	'add' operation ('add_ln49_2', conv_combined/main.cpp:49) [162]  (1.82 ns)
	'add' operation ('add_ln49_3', conv_combined/main.cpp:49) [166]  (1.92 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [159]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:48) with incoming values : ('add_ln48', conv_combined/main.cpp:48) [169]  (0 ns)
	'add' operation ('add_ln48', conv_combined/main.cpp:48) [170]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:49) [182]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:49) [181]  (0 ns)
	'store' operation ('store_ln49', conv_combined/main.cpp:49) of variable 'gmem_addr_2_read', conv_combined/main.cpp:49 on array 'wbuf.V', conv_combined/main.cpp:35 [183]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', conv_combined/main.cpp:46) [189]  (3.52 ns)
	'select' operation ('select_ln46_4', conv_combined/main.cpp:46) [190]  (1.48 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:58) [199]  (7.3 ns)

 <State 38>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:58) with incoming values : ('add_ln58', conv_combined/main.cpp:58) [202]  (0 ns)
	'add' operation ('add_ln58', conv_combined/main.cpp:58) [203]  (2.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:59) [214]  (7.3 ns)
	'store' operation ('store_ln59', conv_combined/main.cpp:59) of variable 'bbuf.V[0]', conv_combined/main.cpp:59 on local variable 'bbuf.V[2]' [217]  (0 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', conv_combined/main.cpp:61) [233]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:61) [234]  (7.3 ns)

 <State 47>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:61) with incoming values : ('add_ln61', conv_combined/main.cpp:61) [237]  (0 ns)
	'add' operation ('add_ln61', conv_combined/main.cpp:61) [238]  (2.52 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:62) [249]  (7.3 ns)
	'store' operation ('store_ln62', conv_combined/main.cpp:62) of variable 'dbbuf.V[0]', conv_combined/main.cpp:62 on local variable 'dbbuf.V[2]' [252]  (0 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound61') [284]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound61') [284]  (6.91 ns)

 <State 51>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound72') [287]  (6.98 ns)

 <State 52>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound72') [287]  (6.98 ns)

 <State 53>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound72') [287]  (6.98 ns)

 <State 54>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound72') [287]  (6.98 ns)

 <State 55>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound72') [287]  (6.98 ns)

 <State 56>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:88) with incoming values : ('select_ln88_3', conv_combined/main.cpp:88) [294]  (0 ns)
	'mul' operation ('empty_68', conv_combined/main.cpp:88) [298]  (6.91 ns)

 <State 57>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_68', conv_combined/main.cpp:88) [298]  (6.91 ns)

 <State 58>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln87', conv_combined/main.cpp:87) [303]  (2.52 ns)
	'select' operation ('select_ln87_1', conv_combined/main.cpp:87) [307]  (0.733 ns)
	'sub' operation ('sub_ln91', conv_combined/main.cpp:91) [313]  (1.74 ns)
	'add' operation ('add_ln91', conv_combined/main.cpp:91) [329]  (1.78 ns)

 <State 59>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln87', conv_combined/main.cpp:87) [308]  (6.91 ns)

 <State 60>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln87', conv_combined/main.cpp:87) [308]  (6.91 ns)

 <State 61>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln87_2', conv_combined/main.cpp:87) [315]  (0 ns)
	'select' operation ('select_ln88_1', conv_combined/main.cpp:88) [325]  (0.733 ns)
	'add' operation ('empty_72', conv_combined/main.cpp:87) [339]  (4.34 ns)

 <State 62>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln91_1', conv_combined/main.cpp:91) [333]  (1.92 ns)
	'add' operation ('add_ln91_2', conv_combined/main.cpp:91) [350]  (1.82 ns)
	'add' operation ('add_ln91_3', conv_combined/main.cpp:91) [354]  (1.92 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:90) [347]  (7.3 ns)

 <State 70>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:90) with incoming values : ('add_ln90', conv_combined/main.cpp:90) [357]  (0 ns)
	'add' operation ('add_ln90', conv_combined/main.cpp:90) [358]  (2.52 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:91) [370]  (7.3 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:91) [369]  (0 ns)
	'store' operation ('store_ln91', conv_combined/main.cpp:91) of variable 'gmem_addr_4_read', conv_combined/main.cpp:91 on array 'dwbuf.V', conv_combined/main.cpp:36 [371]  (3.25 ns)

 <State 73>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln88_1', conv_combined/main.cpp:88) [377]  (3.52 ns)
	'select' operation ('select_ln88_4', conv_combined/main.cpp:88) [378]  (1.48 ns)

 <State 74>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound95') [392]  (6.91 ns)

 <State 75>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound108') [395]  (6.98 ns)

 <State 76>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound108') [395]  (6.98 ns)

 <State 77>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound108') [395]  (6.98 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound108') [395]  (6.98 ns)

 <State 79>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound108') [395]  (6.98 ns)

 <State 80>: 4.47ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:97) with incoming values : ('select_ln97_1', conv_combined/main.cpp:97) [406]  (0 ns)
	'add' operation ('add_ln97_2', conv_combined/main.cpp:97) [415]  (2.52 ns)
	'icmp' operation ('icmp_ln703_2') [429]  (0.959 ns)
	'select' operation ('select_ln97_3', conv_combined/main.cpp:97) [430]  (0.993 ns)

 <State 81>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[435] ('mul_ln97', conv_combined/main.cpp:97) [421]  (1.05 ns)

 <State 82>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln97', conv_combined/main.cpp:97) [418]  (0.698 ns)
	'add' operation of DSP[435] ('empty_80', conv_combined/main.cpp:98) [435]  (2.1 ns)

 <State 83>: 6.62ns
The critical path consists of the following:
	'add' operation of DSP[435] ('empty_80', conv_combined/main.cpp:98) [435]  (2.1 ns)
	'mul' operation ('empty_81', conv_combined/main.cpp:98) [436]  (4.52 ns)

 <State 84>: 4.06ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:99) with incoming values : ('add_ln99', conv_combined/main.cpp:99) [446]  (0 ns)
	'add' operation ('empty_76', conv_combined/main.cpp:99) [454]  (1.73 ns)
	'getelementptr' operation ('dy_addr', conv_combined/main.cpp:99) [456]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:99) on array 'dy' [457]  (1.68 ns)
	blocking operation 0.648 ns on control path)

 <State 85>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:99) on array 'dy' [457]  (1.68 ns)

 <State 86>: 1.68ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:99) on array 'dy' [457]  (1.68 ns)

 <State 87>: 3.6ns
The critical path consists of the following:
	'phi' operation ('c', conv_combined/main.cpp:100) with incoming values : ('select_ln100_1', conv_combined/main.cpp:100) [465]  (0 ns)
	'add' operation ('add_ln100', conv_combined/main.cpp:100) [481]  (2.55 ns)
	'mul' operation of DSP[495] ('p_mid1114', conv_combined/main.cpp:100) [486]  (1.05 ns)

 <State 88>: 4.44ns
The critical path consists of the following:
	'add' operation ('add_ln100_1', conv_combined/main.cpp:100) [469]  (4.44 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:101) with incoming values : ('select_ln101_4', conv_combined/main.cpp:101) [467]  (0 ns)
	'select' operation ('select_ln100', conv_combined/main.cpp:100) [484]  (0.698 ns)
	'add' operation ('add_ln101', conv_combined/main.cpp:101) [503]  (2.55 ns)

 <State 90>: 7.2ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:102) with incoming values : ('add_ln102', conv_combined/main.cpp:102) [468]  (0 ns)
	'icmp' operation ('icmp_ln102_1', conv_combined/main.cpp:102) [501]  (2.47 ns)
	'select' operation ('select_ln100_6', conv_combined/main.cpp:100) [502]  (0.993 ns)
	'select' operation ('select_ln101_2', conv_combined/main.cpp:101) [518]  (0 ns)
	'add' operation ('add_ln1118_6') [520]  (1.82 ns)
	'add' operation ('add_ln1118_7') [524]  (1.92 ns)

 <State 91>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln1118_2') [547]  (0 ns)
	'add' operation ('add_ln1118_8') [548]  (3.67 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [550]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:35 [551]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:35 [551]  (3.25 ns)

 <State 93>: 6.3ns
The critical path consists of the following:
	'add' operation of DSP[527] ('add_ln101_1', conv_combined/main.cpp:101) [527]  (2.1 ns)
	'add' operation ('add_ln1118_1') [536]  (1.73 ns)
	'icmp' operation ('addr_cmp') [557]  (2.47 ns)

 <State 94>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load_1') on array 'x' [539]  (1.68 ns)

 <State 95>: 4.59ns
The critical path consists of the following:
	'load' operation ('dx_load') on array 'dx' [556]  (1.68 ns)
	'select' operation ('lhs') [558]  (0.805 ns)
	'add' operation of DSP[561] ('ret.V') [561]  (2.1 ns)

 <State 96>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[561] ('ret.V') [561]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dx' [563]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr_2') [535]  (0 ns)
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:36 [541]  (3.25 ns)

 <State 98>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:36 [541]  (3.25 ns)
	'add' operation of DSP[544] ('ret.V') [544]  (2.1 ns)

 <State 99>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[544] ('ret.V') [544]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln4' on array 'dwbuf.V', conv_combined/main.cpp:36 [546]  (3.25 ns)

 <State 100>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [571]  (2.08 ns)

 <State 101>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:115) with incoming values : ('select_ln115_3', conv_combined/main.cpp:115) [595]  (0 ns)
	'mul' operation ('empty_82', conv_combined/main.cpp:115) [599]  (6.91 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_combined/main.cpp:125) [685]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:125) [686]  (7.3 ns)

 <State 103>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln114', conv_combined/main.cpp:114) [609]  (6.91 ns)

 <State 104>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln114', conv_combined/main.cpp:114) [609]  (6.91 ns)

 <State 105>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1154', conv_combined/main.cpp:115) [625]  (6.91 ns)

 <State 106>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln114_2', conv_combined/main.cpp:114) [616]  (0 ns)
	'select' operation ('select_ln115_1', conv_combined/main.cpp:115) [626]  (0.733 ns)
	'add' operation ('empty_87', conv_combined/main.cpp:114) [640]  (4.34 ns)

 <State 107>: 5.65ns
The critical path consists of the following:
	'add' operation ('add_ln118_1', conv_combined/main.cpp:118) [634]  (1.92 ns)
	'add' operation ('add_ln118_2', conv_combined/main.cpp:118) [651]  (1.82 ns)
	'add' operation ('add_ln118_3', conv_combined/main.cpp:118) [655]  (1.92 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:117) [648]  (7.3 ns)

 <State 109>: 5.17ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:117) with incoming values : ('add_ln117', conv_combined/main.cpp:117) [658]  (0 ns)
	'add' operation ('add_ln118_4', conv_combined/main.cpp:118) [668]  (1.92 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:118) [670]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:118) on array 'dwbuf.V', conv_combined/main.cpp:36 [671]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:118) on array 'dwbuf.V', conv_combined/main.cpp:36 [671]  (3.25 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:118) [672]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:116) [675]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:116) [675]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:116) [675]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:116) [675]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:116) [675]  (7.3 ns)

 <State 117>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:125) with incoming values : ('add_ln125', conv_combined/main.cpp:125) [689]  (0 ns)
	'add' operation ('add_ln125', conv_combined/main.cpp:125) [690]  (2.52 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:126) [702]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [705]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [705]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [705]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [705]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:131) [705]  (7.3 ns)

 <State 124>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:68) [720]  (6.91 ns)

 <State 125>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:68) [720]  (6.91 ns)

 <State 126>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:68) [723]  (6.98 ns)

 <State 127>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:68) [723]  (6.98 ns)

 <State 128>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:68) [723]  (6.98 ns)

 <State 129>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:68) [723]  (6.98 ns)

 <State 130>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:68) [723]  (6.98 ns)

 <State 131>: 4.52ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:68) with incoming values : ('add_ln68_2', conv_combined/main.cpp:68) [727]  (0 ns)
	'mul' operation ('empty_57', conv_combined/main.cpp:68) [736]  (4.52 ns)

 <State 132>: 6.72ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten35', conv_combined/main.cpp:70) with incoming values : ('select_ln70_4', conv_combined/main.cpp:70) [742]  (0 ns)
	'icmp' operation ('icmp_ln70', conv_combined/main.cpp:70) [753]  (2.78 ns)
	'select' operation ('select_ln69', conv_combined/main.cpp:69) [754]  (0.698 ns)
	'add' operation ('add_ln70', conv_combined/main.cpp:70) [762]  (2.55 ns)
	'select' operation ('select_ln70_3', conv_combined/main.cpp:70) [771]  (0.698 ns)

 <State 133>: 3.47ns
The critical path consists of the following:
	'add' operation ('p_mid131', conv_combined/main.cpp:70) [768]  (1.73 ns)
	'select' operation ('select_ln70_2', conv_combined/main.cpp:70) [769]  (0.687 ns)
	'mul' operation of DSP[774] ('mul_ln70', conv_combined/main.cpp:70) [770]  (1.05 ns)

 <State 134>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[774] ('mul_ln70', conv_combined/main.cpp:70) [770]  (1.05 ns)

 <State 135>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln70', conv_combined/main.cpp:70) [764]  (0 ns)
	'select' operation ('select_ln70', conv_combined/main.cpp:70) [765]  (0.978 ns)
	'add' operation of DSP[774] ('add_ln72', conv_combined/main.cpp:72) [774]  (2.1 ns)

 <State 136>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[774] ('add_ln72', conv_combined/main.cpp:72) [774]  (2.1 ns)
	'getelementptr' operation ('y_addr', conv_combined/main.cpp:72) [776]  (0 ns)
	'store' operation ('store_ln72', conv_combined/main.cpp:72) of variable 'tmp_1', conv_combined/main.cpp:68 on array 'y' [777]  (3.25 ns)

 <State 137>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln70_1', conv_combined/main.cpp:70) [821]  (3.52 ns)
	'select' operation ('select_ln70_4', conv_combined/main.cpp:70) [822]  (1.48 ns)

 <State 138>: 6.25ns
The critical path consists of the following:
	'mul' operation ('empty_61', conv_combined/main.cpp:69) [790]  (4.52 ns)
	'add' operation ('add_ln75', conv_combined/main.cpp:75) [793]  (1.73 ns)

 <State 139>: 3.41ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:74) with incoming values : ('add_ln74', conv_combined/main.cpp:74) [796]  (0 ns)
	'add' operation ('add_ln1116') [807]  (1.73 ns)
	'getelementptr' operation ('x_addr') [809]  (0 ns)
	'load' operation ('x_load') on array 'x' [810]  (1.68 ns)

 <State 140>: 1.68ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [810]  (1.68 ns)

 <State 141>: 3.76ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [810]  (1.68 ns)
	'add' operation ('add_ln703_1') [811]  (2.08 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_62' on array 'y' [814]  (3.25 ns)

 <State 143>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
