//
// Written by Synplify Premier 
// Product Version "O-2018.09-SP1"
// Program "Synplify Premier", Mapper "maprc, Build 4745R"
// Tue Jan 24 23:53:42 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v "
// file 1 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v "
// file 2 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v "
// file 3 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v "
// file 4 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v "
// file 5 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v "
// file 6 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v "
// file 7 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v "
// file 8 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v "
// file 9 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh "
// file 10 "\/home/gfa2226/fpga/hw3/motion_detect/fifo.sv "
// file 11 "\/home/gfa2226/fpga/hw3/motion_detect/grayscale.sv "
// file 12 "\/home/gfa2226/fpga/hw3/motion_detect/highlight.sv "
// file 13 "\/home/gfa2226/fpga/hw3/motion_detect/motion_detect_tb.sv "
// file 14 "\/home/gfa2226/fpga/hw3/motion_detect/motion_detect_top.sv "
// file 15 "\/home/gfa2226/fpga/hw3/motion_detect/subtract.sv "
// file 16 "\/vol/synopsys/fpga/O-2018.09-SP1/lib/nlconst.dat "

// VQM4.1+ 
module fifo_24s_32s_6s (
  bg_din_c_0,
  bg_din_c_1,
  bg_din_c_2,
  bg_din_c_3,
  bg_din_c_4,
  bg_din_c_5,
  bg_din_c_6,
  bg_din_c_7,
  bg_din_c_8,
  bg_din_c_9,
  bg_din_c_10,
  bg_din_c_11,
  bg_din_c_12,
  bg_din_c_13,
  bg_din_c_14,
  bg_din_c_15,
  bg_din_c_16,
  bg_din_c_17,
  bg_din_c_18,
  bg_din_c_19,
  bg_din_c_20,
  bg_din_c_21,
  bg_din_c_22,
  bg_din_c_23,
  bg_dout_0,
  bg_dout_1,
  bg_dout_2,
  bg_dout_3,
  bg_dout_4,
  bg_dout_5,
  bg_dout_6,
  bg_dout_7,
  bg_dout_8,
  bg_dout_9,
  bg_dout_10,
  bg_dout_11,
  bg_dout_12,
  bg_dout_13,
  bg_dout_14,
  bg_dout_15,
  bg_dout_16,
  bg_dout_17,
  bg_dout_18,
  bg_dout_19,
  bg_dout_20,
  bg_dout_21,
  bg_dout_22,
  bg_dout_23,
  in_rd_en,
  bg_wr_en_c,
  full_1z,
  empty_1z,
  reset_buf,
  clock
)
;
input bg_din_c_0 ;
input bg_din_c_1 ;
input bg_din_c_2 ;
input bg_din_c_3 ;
input bg_din_c_4 ;
input bg_din_c_5 ;
input bg_din_c_6 ;
input bg_din_c_7 ;
input bg_din_c_8 ;
input bg_din_c_9 ;
input bg_din_c_10 ;
input bg_din_c_11 ;
input bg_din_c_12 ;
input bg_din_c_13 ;
input bg_din_c_14 ;
input bg_din_c_15 ;
input bg_din_c_16 ;
input bg_din_c_17 ;
input bg_din_c_18 ;
input bg_din_c_19 ;
input bg_din_c_20 ;
input bg_din_c_21 ;
input bg_din_c_22 ;
input bg_din_c_23 ;
output bg_dout_0 ;
output bg_dout_1 ;
output bg_dout_2 ;
output bg_dout_3 ;
output bg_dout_4 ;
output bg_dout_5 ;
output bg_dout_6 ;
output bg_dout_7 ;
output bg_dout_8 ;
output bg_dout_9 ;
output bg_dout_10 ;
output bg_dout_11 ;
output bg_dout_12 ;
output bg_dout_13 ;
output bg_dout_14 ;
output bg_dout_15 ;
output bg_dout_16 ;
output bg_dout_17 ;
output bg_dout_18 ;
output bg_dout_19 ;
output bg_dout_20 ;
output bg_dout_21 ;
output bg_dout_22 ;
output bg_dout_23 ;
input in_rd_en ;
input bg_wr_en_c ;
output full_1z ;
output empty_1z ;
input reset_buf ;
input clock ;
wire bg_din_c_0 ;
wire bg_din_c_1 ;
wire bg_din_c_2 ;
wire bg_din_c_3 ;
wire bg_din_c_4 ;
wire bg_din_c_5 ;
wire bg_din_c_6 ;
wire bg_din_c_7 ;
wire bg_din_c_8 ;
wire bg_din_c_9 ;
wire bg_din_c_10 ;
wire bg_din_c_11 ;
wire bg_din_c_12 ;
wire bg_din_c_13 ;
wire bg_din_c_14 ;
wire bg_din_c_15 ;
wire bg_din_c_16 ;
wire bg_din_c_17 ;
wire bg_din_c_18 ;
wire bg_din_c_19 ;
wire bg_din_c_20 ;
wire bg_din_c_21 ;
wire bg_din_c_22 ;
wire bg_din_c_23 ;
wire bg_dout_0 ;
wire bg_dout_1 ;
wire bg_dout_2 ;
wire bg_dout_3 ;
wire bg_dout_4 ;
wire bg_dout_5 ;
wire bg_dout_6 ;
wire bg_dout_7 ;
wire bg_dout_8 ;
wire bg_dout_9 ;
wire bg_dout_10 ;
wire bg_dout_11 ;
wire bg_dout_12 ;
wire bg_dout_13 ;
wire bg_dout_14 ;
wire bg_dout_15 ;
wire bg_dout_16 ;
wire bg_dout_17 ;
wire bg_dout_18 ;
wire bg_dout_19 ;
wire bg_dout_20 ;
wire bg_dout_21 ;
wire bg_dout_22 ;
wire bg_dout_23 ;
wire in_rd_en ;
wire bg_wr_en_c ;
wire full_1z ;
wire empty_1z ;
wire reset_buf ;
wire clock ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire full_3 ;
wire full_2 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_2 ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire rd_addr_t ;
wire un8_wr_addr_t_anc1 ;
wire un10_rd_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_253 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8888;
defparam empty_RNO_0.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(bg_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(in_rd_en),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8ccc;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(bg_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(bg_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc1_cZ (
	.combout(un10_rd_addr_t_anc1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un10_rd_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(rd_addr_t),
	.datac(un1_empty_NE_i_0_g0_1),
	.datad(un1_empty_NE_i_0_g0_2)
);
defparam empty_RNO.lut_mask=16'h9fff;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(un10_rd_addr_t_anc1),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(rd_addr[4]),
	.datad(un10_rd_addr_t_anc1)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(bg_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({bg_dout_23, bg_dout_22, bg_dout_21, bg_dout_20, bg_dout_19, bg_dout_18, bg_dout_17, bg_dout_16, bg_dout_15, bg_dout_14, bg_dout_13, bg_dout_12, bg_dout_11, bg_dout_10, bg_dout_9, bg_dout_8, bg_dout_7, bg_dout_6, bg_dout_5, bg_dout_4, bg_dout_3, bg_dout_2, bg_dout_1, bg_dout_0}),
	.data_a({bg_din_c_23, bg_din_c_22, bg_din_c_21, bg_din_c_20, bg_din_c_19, bg_din_c_18, bg_din_c_17, bg_din_c_16, bg_din_c_15, bg_din_c_14, bg_din_c_13, bg_din_c_12, bg_din_c_11, bg_din_c_10, bg_din_c_9, bg_din_c_8, bg_din_c_7, bg_din_c_6, bg_din_c_5, bg_din_c_4, bg_din_c_3, bg_din_c_2, bg_din_c_1, bg_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s */

// VQM4.1+ 
module fifo_24s_32s_6s_4 (
  fr_din_c_0,
  fr_din_c_1,
  fr_din_c_2,
  fr_din_c_3,
  fr_din_c_4,
  fr_din_c_5,
  fr_din_c_6,
  fr_din_c_7,
  fr_din_c_8,
  fr_din_c_9,
  fr_din_c_10,
  fr_din_c_11,
  fr_din_c_12,
  fr_din_c_13,
  fr_din_c_14,
  fr_din_c_15,
  fr_din_c_16,
  fr_din_c_17,
  fr_din_c_18,
  fr_din_c_19,
  fr_din_c_20,
  fr_din_c_21,
  fr_din_c_22,
  fr_din_c_23,
  fr_dout_0,
  fr_dout_1,
  fr_dout_2,
  fr_dout_3,
  fr_dout_4,
  fr_dout_5,
  fr_dout_6,
  fr_dout_7,
  fr_dout_8,
  fr_dout_9,
  fr_dout_10,
  fr_dout_11,
  fr_dout_12,
  fr_dout_13,
  fr_dout_14,
  fr_dout_15,
  fr_dout_16,
  fr_dout_17,
  fr_dout_18,
  fr_dout_19,
  fr_dout_20,
  fr_dout_21,
  fr_dout_22,
  fr_dout_23,
  state_0,
  gs_1_0_0__g0_i_o4,
  fr_wr_en_c,
  full_1z,
  empty_1z,
  reset_buf,
  clock
)
;
input fr_din_c_0 ;
input fr_din_c_1 ;
input fr_din_c_2 ;
input fr_din_c_3 ;
input fr_din_c_4 ;
input fr_din_c_5 ;
input fr_din_c_6 ;
input fr_din_c_7 ;
input fr_din_c_8 ;
input fr_din_c_9 ;
input fr_din_c_10 ;
input fr_din_c_11 ;
input fr_din_c_12 ;
input fr_din_c_13 ;
input fr_din_c_14 ;
input fr_din_c_15 ;
input fr_din_c_16 ;
input fr_din_c_17 ;
input fr_din_c_18 ;
input fr_din_c_19 ;
input fr_din_c_20 ;
input fr_din_c_21 ;
input fr_din_c_22 ;
input fr_din_c_23 ;
output fr_dout_0 ;
output fr_dout_1 ;
output fr_dout_2 ;
output fr_dout_3 ;
output fr_dout_4 ;
output fr_dout_5 ;
output fr_dout_6 ;
output fr_dout_7 ;
output fr_dout_8 ;
output fr_dout_9 ;
output fr_dout_10 ;
output fr_dout_11 ;
output fr_dout_12 ;
output fr_dout_13 ;
output fr_dout_14 ;
output fr_dout_15 ;
output fr_dout_16 ;
output fr_dout_17 ;
output fr_dout_18 ;
output fr_dout_19 ;
output fr_dout_20 ;
output fr_dout_21 ;
output fr_dout_22 ;
output fr_dout_23 ;
input state_0 ;
input gs_1_0_0__g0_i_o4 ;
input fr_wr_en_c ;
output full_1z ;
output empty_1z ;
input reset_buf ;
input clock ;
wire fr_din_c_0 ;
wire fr_din_c_1 ;
wire fr_din_c_2 ;
wire fr_din_c_3 ;
wire fr_din_c_4 ;
wire fr_din_c_5 ;
wire fr_din_c_6 ;
wire fr_din_c_7 ;
wire fr_din_c_8 ;
wire fr_din_c_9 ;
wire fr_din_c_10 ;
wire fr_din_c_11 ;
wire fr_din_c_12 ;
wire fr_din_c_13 ;
wire fr_din_c_14 ;
wire fr_din_c_15 ;
wire fr_din_c_16 ;
wire fr_din_c_17 ;
wire fr_din_c_18 ;
wire fr_din_c_19 ;
wire fr_din_c_20 ;
wire fr_din_c_21 ;
wire fr_din_c_22 ;
wire fr_din_c_23 ;
wire fr_dout_0 ;
wire fr_dout_1 ;
wire fr_dout_2 ;
wire fr_dout_3 ;
wire fr_dout_4 ;
wire fr_dout_5 ;
wire fr_dout_6 ;
wire fr_dout_7 ;
wire fr_dout_8 ;
wire fr_dout_9 ;
wire fr_dout_10 ;
wire fr_dout_11 ;
wire fr_dout_12 ;
wire fr_dout_13 ;
wire fr_dout_14 ;
wire fr_dout_15 ;
wire fr_dout_16 ;
wire fr_dout_17 ;
wire fr_dout_18 ;
wire fr_dout_19 ;
wire fr_dout_20 ;
wire fr_dout_21 ;
wire fr_dout_22 ;
wire fr_dout_23 ;
wire state_0 ;
wire gs_1_0_0__g0_i_o4 ;
wire fr_wr_en_c ;
wire full_1z ;
wire empty_1z ;
wire reset_buf ;
wire clock ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0_x ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire full_2 ;
wire full_3 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un1_empty_NE_i_0_g0_3 ;
wire empty_t_NE ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un10_rd_addr_t_anc1 ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_247 ;
wire N_246 ;
wire N_245 ;
wire N_244 ;
wire N_243 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0_x),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_1)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_cZ (
	.combout(empty_t_NE),
	.dataa(empty_t_NE_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam empty_t_NE_cZ.lut_mask=16'hbfbf;
defparam empty_t_NE_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(fr_wr_en_c),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(empty_1z),
	.datab(state_0),
	.datac(rd_addr[0]),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'hd2f0;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(fr_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(fr_wr_en_c),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(gs_1_0_0__g0_i_o4),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6ccc;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc1_cZ (
	.combout(un10_rd_addr_t_anc1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(gs_1_0_0__g0_i_o4),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_anc1_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[2]),
	.datab(un8_wr_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6666;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(gs_1_0_0__g0_i_o4),
	.datab(un1_empty_a_4_add0),
	.datac(empty_t_NE),
	.datad(un1_empty_NE_i_0_g0_3)
);
defparam empty_RNO.lut_mask=16'h93ff;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[2]),
	.datab(un10_rd_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[2]),
	.datab(un10_rd_addr_t_anc1),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8888;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(un10_rd_addr_t_anc1),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[2]),
	.datab(rd_addr[3]),
	.datac(rd_addr[4]),
	.datad(un10_rd_addr_t_anc1)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0_x),
	.dataa(fr_wr_en_c),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({fr_dout_23, fr_dout_22, fr_dout_21, fr_dout_20, fr_dout_19, fr_dout_18, fr_dout_17, fr_dout_16, fr_dout_15, fr_dout_14, fr_dout_13, fr_dout_12, fr_dout_11, fr_dout_10, fr_dout_9, fr_dout_8, fr_dout_7, fr_dout_6, fr_dout_5, fr_dout_4, fr_dout_3, fr_dout_2, fr_dout_1, fr_dout_0}),
	.data_a({fr_din_c_23, fr_din_c_22, fr_din_c_21, fr_din_c_20, fr_din_c_19, fr_din_c_18, fr_din_c_17, fr_din_c_16, fr_din_c_15, fr_din_c_14, fr_din_c_13, fr_din_c_12, fr_din_c_11, fr_din_c_10, fr_din_c_9, fr_din_c_8, fr_din_c_7, fr_din_c_6, fr_din_c_5, fr_din_c_4, fr_din_c_3, fr_din_c_2, fr_din_c_1, fr_din_c_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_4 */

// VQM4.1+ 
module grayscale (
  wr_addr_2,
  wr_addr_1,
  wr_addr_0,
  rd_addr_2,
  rd_addr_1,
  rd_addr_0,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  bg_dout_0,
  bg_dout_1,
  bg_dout_2,
  bg_dout_3,
  bg_dout_4,
  bg_dout_5,
  bg_dout_6,
  bg_dout_7,
  bg_dout_8,
  bg_dout_16,
  bg_dout_9,
  bg_dout_17,
  bg_dout_10,
  bg_dout_18,
  bg_dout_11,
  bg_dout_19,
  bg_dout_12,
  bg_dout_20,
  bg_dout_13,
  bg_dout_21,
  bg_dout_14,
  bg_dout_22,
  bg_dout_15,
  bg_dout_23,
  mult1_un40_sum_m_combout_0_0,
  mult1_un40_sum_0_sum2,
  mult1_un40_sum_1_anc2,
  full_2,
  empty_t_2,
  CO0_0,
  empty,
  out_wr_en_1z,
  un2_gs_c_add8_1z,
  in_rd_en_1z,
  reset_buf,
  clock
)
;
input wr_addr_2 ;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_2 ;
input rd_addr_1 ;
input rd_addr_0 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input bg_dout_0 ;
input bg_dout_1 ;
input bg_dout_2 ;
input bg_dout_3 ;
input bg_dout_4 ;
input bg_dout_5 ;
input bg_dout_6 ;
input bg_dout_7 ;
input bg_dout_8 ;
input bg_dout_16 ;
input bg_dout_9 ;
input bg_dout_17 ;
input bg_dout_10 ;
input bg_dout_18 ;
input bg_dout_11 ;
input bg_dout_19 ;
input bg_dout_12 ;
input bg_dout_20 ;
input bg_dout_13 ;
input bg_dout_21 ;
input bg_dout_14 ;
input bg_dout_22 ;
input bg_dout_15 ;
input bg_dout_23 ;
input mult1_un40_sum_m_combout_0_0 ;
output mult1_un40_sum_0_sum2 ;
output mult1_un40_sum_1_anc2 ;
input full_2 ;
input empty_t_2 ;
output CO0_0 ;
input empty ;
output out_wr_en_1z ;
output un2_gs_c_add8_1z ;
output in_rd_en_1z ;
input reset_buf ;
input clock ;
wire wr_addr_2 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_2 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire bg_dout_0 ;
wire bg_dout_1 ;
wire bg_dout_2 ;
wire bg_dout_3 ;
wire bg_dout_4 ;
wire bg_dout_5 ;
wire bg_dout_6 ;
wire bg_dout_7 ;
wire bg_dout_8 ;
wire bg_dout_16 ;
wire bg_dout_9 ;
wire bg_dout_17 ;
wire bg_dout_10 ;
wire bg_dout_18 ;
wire bg_dout_11 ;
wire bg_dout_19 ;
wire bg_dout_12 ;
wire bg_dout_20 ;
wire bg_dout_13 ;
wire bg_dout_21 ;
wire bg_dout_14 ;
wire bg_dout_22 ;
wire bg_dout_15 ;
wire bg_dout_23 ;
wire mult1_un40_sum_m_combout_0_0 ;
wire mult1_un40_sum_0_sum2 ;
wire mult1_un40_sum_1_anc2 ;
wire full_2 ;
wire empty_t_2 ;
wire CO0_0 ;
wire empty ;
wire out_wr_en_1z ;
wire un2_gs_c_add8_1z ;
wire in_rd_en_1z ;
wire reset_buf ;
wire clock ;
wire [7:0] gs;
wire [0:0] state;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] SUM_6_0_a2;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8_cout_0 ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout_0 ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout ;
wire mult1_un47_sum_add2_cout ;
wire ANC2_5 ;
wire state_0_0_0__g2_0 ;
wire state_0_0_0__g2_1 ;
wire mult1_un40_sum_0_sum2_1 ;
wire gs_1_0_0__g0_i_x4_a ;
wire mult1_un40_sum_0_sum2_a ;
wire VCC ;
wire reset_buf_i ;
//@14:99
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:17
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0_0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(in_rd_en_1z),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @11:17
  dffeas state_0_ (
	.q(state[0]),
	.d(state_0_0_0__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(bg_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(bg_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(bg_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(bg_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(bg_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(bg_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(bg_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(bg_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add8 (
	.combout(un2_gs_c_add8_1z),
	.cout(un2_gs_c_add8_cout_0),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8.lut_mask=16'h3cc0;
defparam un2_gs_c_add8.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(bg_dout_8),
	.datab(bg_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(bg_dout_9),
	.datab(bg_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(bg_dout_10),
	.datab(bg_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(bg_dout_11),
	.datab(bg_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(bg_dout_12),
	.datab(bg_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(bg_dout_13),
	.datab(bg_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(bg_dout_14),
	.datab(bg_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout_0),
	.dataa(bg_dout_15),
	.datab(bg_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
// @11:34
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @11:36
  cycloneive_lcell_comb in_rd_en (
	.combout(in_rd_en_1z),
	.dataa(state[0]),
	.datab(empty),
	.datac(VCC),
	.datad(VCC)
);
defparam in_rd_en.lut_mask=16'h4444;
defparam in_rd_en.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_5),
	.dataa(CO0_0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_0_cZ (
	.combout(state_0_0_0__g2_0),
	.dataa(rd_addr_2),
	.datab(wr_addr_2),
	.datac(rd_addr_1),
	.datad(wr_addr_1)
);
defparam state_0_0_0__g2_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g2_0_cZ.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add7_RNIPPNU (
	.combout(SUM_6_0_a2[1]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8_1z),
	.datad(VCC)
);
defparam un2_gs_c_add7_RNIPPNU.lut_mask=16'h9393;
defparam un2_gs_c_add7_RNIPPNU.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(empty),
	.datab(state[0]),
	.datac(gs[7]),
	.datad(ANC2_5)
);
defparam gs_RNO_7_.lut_mask=16'hf2d0;
defparam gs_RNO_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_1_cZ (
	.combout(state_0_0_0__g2_1),
	.dataa(rd_addr_0),
	.datab(wr_addr_0),
	.datac(empty_t_2),
	.datad(full_2)
);
defparam state_0_0_0__g2_1_cZ.lut_mask=16'h0900;
defparam state_0_0_0__g2_1_cZ.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1 (
	.combout(mult1_un40_sum_0_sum2_1),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.lut_mask=16'h9369;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_1.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state[0]),
	.datab(empty),
	.datac(state_0_0_0__g2_0),
	.datad(state_0_0_0__g2_1)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @11:44
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state[0]),
	.datab(state_0_0_0__g2_0),
	.datac(state_0_0_0__g2_1),
	.datad(VCC)
);
defparam out_wr_en.lut_mask=16'h2a2a;
defparam out_wr_en.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 (
	.combout(mult1_un40_sum_1_anc2),
	.dataa(CO0_0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(SUM_6_0_a2[1])
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.lut_mask=16'h0fd0;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a (
	.combout(mult1_un40_sum_0_sum2_a),
	.dataa(CO0_0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8_1z)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_a.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 (
	.combout(mult1_un40_sum_0_sum2),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_sum2_1),
	.datad(mult1_un40_sum_0_sum2_a)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.lut_mask=16'h2d4b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(CO0_0),
	.datab(un2_gs_c_add8_1z),
	.datac(mult1_un40_sum_1_anc2),
	.datad(mult1_un40_sum_0_sum2)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout_0)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout_0)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_buf_i = ~ reset_buf;
endmodule /* grayscale */

// VQM4.1+ 
module grayscale_0 (
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  SUM_0_1_i_o3_0,
  out_din_7,
  out_din_6,
  out_din_5,
  out_din_4,
  out_din_3,
  out_din_2,
  out_din_1,
  out_din_0,
  fr_dout_0,
  fr_dout_1,
  fr_dout_2,
  fr_dout_3,
  fr_dout_4,
  fr_dout_5,
  fr_dout_6,
  fr_dout_7,
  fr_dout_8,
  fr_dout_16,
  fr_dout_9,
  fr_dout_17,
  fr_dout_10,
  fr_dout_18,
  fr_dout_11,
  fr_dout_19,
  fr_dout_12,
  fr_dout_20,
  fr_dout_13,
  fr_dout_21,
  fr_dout_14,
  fr_dout_22,
  fr_dout_15,
  fr_dout_23,
  state_0,
  mult1_un40_sum_m_combout_0,
  mult1_un40_sum_0_c1,
  mult1_un40_sum_0_sum2_2,
  mult1_un40_sum_1_sum2,
  full_2,
  full_3,
  out_wr_en_1z,
  empty,
  gs_1_0_0__g0_i_o4,
  reset_buf,
  clock
)
;
input wr_addr_1 ;
input wr_addr_0 ;
input rd_addr_1 ;
input rd_addr_0 ;
output SUM_0_1_i_o3_0 ;
output out_din_7 ;
output out_din_6 ;
output out_din_5 ;
output out_din_4 ;
output out_din_3 ;
output out_din_2 ;
output out_din_1 ;
output out_din_0 ;
input fr_dout_0 ;
input fr_dout_1 ;
input fr_dout_2 ;
input fr_dout_3 ;
input fr_dout_4 ;
input fr_dout_5 ;
input fr_dout_6 ;
input fr_dout_7 ;
input fr_dout_8 ;
input fr_dout_16 ;
input fr_dout_9 ;
input fr_dout_17 ;
input fr_dout_10 ;
input fr_dout_18 ;
input fr_dout_11 ;
input fr_dout_19 ;
input fr_dout_12 ;
input fr_dout_20 ;
input fr_dout_13 ;
input fr_dout_21 ;
input fr_dout_14 ;
input fr_dout_22 ;
input fr_dout_15 ;
input fr_dout_23 ;
output state_0 ;
input mult1_un40_sum_m_combout_0 ;
output mult1_un40_sum_0_c1 ;
output mult1_un40_sum_0_sum2_2 ;
output mult1_un40_sum_1_sum2 ;
input full_2 ;
input full_3 ;
output out_wr_en_1z ;
input empty ;
output gs_1_0_0__g0_i_o4 ;
input reset_buf ;
input clock ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire SUM_0_1_i_o3_0 ;
wire out_din_7 ;
wire out_din_6 ;
wire out_din_5 ;
wire out_din_4 ;
wire out_din_3 ;
wire out_din_2 ;
wire out_din_1 ;
wire out_din_0 ;
wire fr_dout_0 ;
wire fr_dout_1 ;
wire fr_dout_2 ;
wire fr_dout_3 ;
wire fr_dout_4 ;
wire fr_dout_5 ;
wire fr_dout_6 ;
wire fr_dout_7 ;
wire fr_dout_8 ;
wire fr_dout_16 ;
wire fr_dout_9 ;
wire fr_dout_17 ;
wire fr_dout_10 ;
wire fr_dout_18 ;
wire fr_dout_11 ;
wire fr_dout_19 ;
wire fr_dout_12 ;
wire fr_dout_20 ;
wire fr_dout_13 ;
wire fr_dout_21 ;
wire fr_dout_14 ;
wire fr_dout_22 ;
wire fr_dout_15 ;
wire fr_dout_23 ;
wire state_0 ;
wire mult1_un40_sum_m_combout_0 ;
wire mult1_un40_sum_0_c1 ;
wire mult1_un40_sum_0_sum2_2 ;
wire mult1_un40_sum_1_sum2 ;
wire full_2 ;
wire full_3 ;
wire out_wr_en_1z ;
wire empty ;
wire gs_1_0_0__g0_i_o4 ;
wire reset_buf ;
wire clock ;
wire [7:0] gs;
wire [8:8] un2_gs_c_0;
wire [2:1] mult1_un40_sum_m;
wire [1:1] mult1_un40_sum_m_a;
wire gs_1_0_7__m3 ;
wire gs_1_0_6__g2 ;
wire mult1_un47_sum_carry_2 ;
wire mult1_un54_sum_add3 ;
wire mult1_un61_sum_add3 ;
wire mult1_un68_sum_add3 ;
wire gs_1_0_0__g0_i_x4 ;
wire state_0_0_0__g0 ;
wire un2_gs_c_add0 ;
wire un2_gs_c_carry_0 ;
wire un2_gs_c_0_add0 ;
wire un2_gs_c_add1 ;
wire un2_gs_c_carry_1 ;
wire un2_gs_c_0_add1 ;
wire un2_gs_c_add2 ;
wire un2_gs_c_carry_2 ;
wire un2_gs_c_0_add2 ;
wire un2_gs_c_add3 ;
wire un2_gs_c_carry_3 ;
wire un2_gs_c_0_add3 ;
wire un2_gs_c_add4 ;
wire un2_gs_c_carry_4 ;
wire un2_gs_c_0_add4 ;
wire un2_gs_c_add5 ;
wire un2_gs_c_carry_5 ;
wire un2_gs_c_0_add5 ;
wire un2_gs_c_add6 ;
wire un2_gs_c_carry_6 ;
wire un2_gs_c_0_add6 ;
wire un2_gs_c_add7 ;
wire un2_gs_c_carry_7 ;
wire un2_gs_c_0_add7 ;
wire un2_gs_c_add8 ;
wire un2_gs_c_add8_cout ;
wire GND ;
wire un2_gs_c_0_carry_0 ;
wire un2_gs_c_0_carry_1 ;
wire un2_gs_c_0_carry_2 ;
wire un2_gs_c_0_carry_3 ;
wire un2_gs_c_0_carry_4 ;
wire un2_gs_c_0_carry_5 ;
wire un2_gs_c_0_carry_6 ;
wire un2_gs_c_0_add7_cout ;
wire mult1_un68_sum_add1 ;
wire mult1_un68_sum_carry_1 ;
wire mult1_un68_sum_add1_start_cout_0 ;
wire mult1_un68_sum_add2 ;
wire mult1_un68_sum_carry_2 ;
wire mult1_un61_sum_add1 ;
wire mult1_un61_sum_add2 ;
wire mult1_un61_sum_carry_1 ;
wire mult1_un61_sum_add1_start_cout_0 ;
wire mult1_un61_sum_carry_2 ;
wire mult1_un54_sum_add1 ;
wire mult1_un54_sum_add2 ;
wire mult1_un54_sum_carry_1 ;
wire mult1_un54_sum_add1_start_cout_0 ;
wire mult1_un54_sum_carry_2 ;
wire mult1_un47_sum_add1 ;
wire mult1_un47_sum_add2 ;
wire mult1_un47_sum_carry_1 ;
wire mult1_un47_sum_add1_start_cout_0 ;
wire mult1_un47_sum_add2_cout_0 ;
wire ANC2_9 ;
wire CO0 ;
wire state_0_0_0__g2_0 ;
wire state_0_0_0__g2_1 ;
wire mult1_un40_sum_0_c1_a ;
wire gs_1_0_0__g0_i_x4_a ;
wire VCC ;
wire reset_buf_i ;
//@14:99
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:17
  dffeas gs_7_ (
	.q(gs[7]),
	.d(gs_1_0_7__m3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_7_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_6_ (
	.q(gs[6]),
	.d(gs_1_0_6__g2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_6_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_5_ (
	.q(gs[5]),
	.d(mult1_un40_sum_m_combout_0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_5_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_4_ (
	.q(gs[4]),
	.d(mult1_un47_sum_carry_2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_4_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_3_ (
	.q(gs[3]),
	.d(mult1_un54_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_3_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_2_ (
	.q(gs[2]),
	.d(mult1_un61_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_2_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_1_ (
	.q(gs[1]),
	.d(mult1_un68_sum_add3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_1_.is_wysiwyg="TRUE";
// @11:17
  dffeas gs_0_ (
	.q(gs[0]),
	.d(gs_1_0_0__g0_i_x4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(gs_1_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam gs_0_.is_wysiwyg="TRUE";
// @11:17
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add0_cZ (
	.combout(un2_gs_c_add0),
	.cout(un2_gs_c_carry_0),
	.dataa(fr_dout_0),
	.datab(un2_gs_c_0_add0),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_add0_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add1_cZ (
	.combout(un2_gs_c_add1),
	.cout(un2_gs_c_carry_1),
	.dataa(fr_dout_1),
	.datab(un2_gs_c_0_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_0)
);
defparam un2_gs_c_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add1_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add2_cZ (
	.combout(un2_gs_c_add2),
	.cout(un2_gs_c_carry_2),
	.dataa(fr_dout_2),
	.datab(un2_gs_c_0_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_1)
);
defparam un2_gs_c_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add2_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add3_cZ (
	.combout(un2_gs_c_add3),
	.cout(un2_gs_c_carry_3),
	.dataa(fr_dout_3),
	.datab(un2_gs_c_0_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_2)
);
defparam un2_gs_c_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add3_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add4_cZ (
	.combout(un2_gs_c_add4),
	.cout(un2_gs_c_carry_4),
	.dataa(fr_dout_4),
	.datab(un2_gs_c_0_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_3)
);
defparam un2_gs_c_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add4_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add5_cZ (
	.combout(un2_gs_c_add5),
	.cout(un2_gs_c_carry_5),
	.dataa(fr_dout_5),
	.datab(un2_gs_c_0_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_4)
);
defparam un2_gs_c_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add5_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add6_cZ (
	.combout(un2_gs_c_add6),
	.cout(un2_gs_c_carry_6),
	.dataa(fr_dout_6),
	.datab(un2_gs_c_0_add6),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_5)
);
defparam un2_gs_c_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add6_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add7_cZ (
	.combout(un2_gs_c_add7),
	.cout(un2_gs_c_carry_7),
	.dataa(fr_dout_7),
	.datab(un2_gs_c_0_add7),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_6)
);
defparam un2_gs_c_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_add7_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add8_cZ (
	.combout(un2_gs_c_add8),
	.cout(un2_gs_c_add8_cout),
	.dataa(GND),
	.datab(un2_gs_c_0[8]),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_carry_7)
);
defparam un2_gs_c_add8_cZ.lut_mask=16'h3cc0;
defparam un2_gs_c_add8_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add0_cZ (
	.combout(un2_gs_c_0_add0),
	.cout(un2_gs_c_0_carry_0),
	.dataa(fr_dout_8),
	.datab(fr_dout_16),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_0_add0_cZ.lut_mask=16'h6688;
defparam un2_gs_c_0_add0_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add1_cZ (
	.combout(un2_gs_c_0_add1),
	.cout(un2_gs_c_0_carry_1),
	.dataa(fr_dout_9),
	.datab(fr_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_0)
);
defparam un2_gs_c_0_add1_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add1_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add2_cZ (
	.combout(un2_gs_c_0_add2),
	.cout(un2_gs_c_0_carry_2),
	.dataa(fr_dout_10),
	.datab(fr_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_1)
);
defparam un2_gs_c_0_add2_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add2_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add3_cZ (
	.combout(un2_gs_c_0_add3),
	.cout(un2_gs_c_0_carry_3),
	.dataa(fr_dout_11),
	.datab(fr_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_2)
);
defparam un2_gs_c_0_add3_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add3_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add4_cZ (
	.combout(un2_gs_c_0_add4),
	.cout(un2_gs_c_0_carry_4),
	.dataa(fr_dout_12),
	.datab(fr_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_3)
);
defparam un2_gs_c_0_add4_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add4_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add5_cZ (
	.combout(un2_gs_c_0_add5),
	.cout(un2_gs_c_0_carry_5),
	.dataa(fr_dout_13),
	.datab(fr_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_4)
);
defparam un2_gs_c_0_add5_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add5_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add6_cZ (
	.combout(un2_gs_c_0_add6),
	.cout(un2_gs_c_0_carry_6),
	.dataa(fr_dout_14),
	.datab(fr_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_5)
);
defparam un2_gs_c_0_add6_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add6_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add7_cZ (
	.combout(un2_gs_c_0_add7),
	.cout(un2_gs_c_0_add7_cout),
	.dataa(fr_dout_15),
	.datab(fr_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_carry_6)
);
defparam un2_gs_c_0_add7_cZ.lut_mask=16'h96e8;
defparam un2_gs_c_0_add7_cZ.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1 (
	.combout(mult1_un68_sum_add1),
	.cout(mult1_un68_sum_carry_1),
	.dataa(mult1_un61_sum_add3),
	.datab(un2_gs_c_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add2 (
	.combout(mult1_un68_sum_add2),
	.cout(mult1_un68_sum_carry_2),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add3 (
	.combout(mult1_un68_sum_add3),
	.dataa(mult1_un61_sum_add3),
	.datab(mult1_un61_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un68_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1 (
	.combout(mult1_un61_sum_add1),
	.cout(mult1_un61_sum_carry_1),
	.dataa(mult1_un54_sum_add3),
	.datab(un2_gs_c_add3),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add2 (
	.combout(mult1_un61_sum_add2),
	.cout(mult1_un61_sum_carry_2),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add3 (
	.combout(mult1_un61_sum_add3),
	.dataa(mult1_un54_sum_add3),
	.datab(mult1_un54_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un61_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1 (
	.combout(mult1_un54_sum_add1),
	.cout(mult1_un54_sum_carry_1),
	.dataa(mult1_un47_sum_carry_2),
	.datab(un2_gs_c_add4),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add2 (
	.combout(mult1_un54_sum_add2),
	.cout(mult1_un54_sum_carry_2),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add1),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add2.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add3 (
	.combout(mult1_un54_sum_add3),
	.dataa(mult1_un47_sum_carry_2),
	.datab(mult1_un47_sum_add2),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un54_sum_carry_2)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.lut_mask=16'h6969;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add3.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1 (
	.combout(mult1_un47_sum_add1),
	.cout(mult1_un47_sum_carry_1),
	.dataa(mult1_un40_sum_m[2]),
	.datab(un2_gs_c_add5),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add1_start_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.lut_mask=16'h9671;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2 (
	.combout(mult1_un47_sum_add2),
	.cout(mult1_un47_sum_add2_cout_0),
	.dataa(mult1_un40_sum_m[2]),
	.datab(mult1_un40_sum_m[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_carry_1)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.lut_mask=16'h96e8;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2.sum_lutc_input="cin";
  cycloneive_lcell_comb state_RNIHQVC_0_ (
	.combout(gs_1_0_0__g0_i_o4),
	.dataa(state_0),
	.datab(empty),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNIHQVC_0_.lut_mask=16'h4444;
defparam state_RNIHQVC_0_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_7_ (
	.combout(out_din_7),
	.dataa(gs[7]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_7_.lut_mask=16'h8888;
defparam out_din_7_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_6_ (
	.combout(out_din_6),
	.dataa(gs[6]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_6_.lut_mask=16'h8888;
defparam out_din_6_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_5_ (
	.combout(out_din_5),
	.dataa(gs[5]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_5_.lut_mask=16'h8888;
defparam out_din_5_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_4_ (
	.combout(out_din_4),
	.dataa(gs[4]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_4_.lut_mask=16'h8888;
defparam out_din_4_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_3_ (
	.combout(out_din_3),
	.dataa(gs[3]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_3_.lut_mask=16'h8888;
defparam out_din_3_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_2_ (
	.combout(out_din_2),
	.dataa(gs[2]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_2_.lut_mask=16'h8888;
defparam out_din_2_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_1_ (
	.combout(out_din_1),
	.dataa(gs[1]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_1_.lut_mask=16'h8888;
defparam out_din_1_.sum_lutc_input="datac";
// @11:34
  cycloneive_lcell_comb out_din_0_ (
	.combout(out_din_0),
	.dataa(gs[0]),
	.datab(out_wr_en_1z),
	.datac(VCC),
	.datad(VCC)
);
defparam out_din_0_.lut_mask=16'h8888;
defparam out_din_0_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb gs_RNO_0_7_ (
	.combout(ANC2_9),
	.dataa(CO0),
	.datab(un2_gs_c_add7),
	.datac(un2_gs_c_add8),
	.datad(VCC)
);
defparam gs_RNO_0_7_.lut_mask=16'h4a4a;
defparam gs_RNO_0_7_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add8_RNINDQK (
	.combout(SUM_0_1_i_o3_0),
	.dataa(CO0),
	.datab(un2_gs_c_add8),
	.datac(VCC),
	.datad(VCC)
);
defparam un2_gs_c_add8_RNINDQK.lut_mask=16'h7777;
defparam un2_gs_c_add8_RNINDQK.sum_lutc_input="datac";
  cycloneive_lcell_comb state_0_0_0__g2_0_cZ (
	.combout(state_0_0_0__g2_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam state_0_0_0__g2_0_cZ.lut_mask=16'h6006;
defparam state_0_0_0__g2_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_7_ (
	.combout(gs_1_0_7__m3),
	.dataa(empty),
	.datab(state_0),
	.datac(gs[7]),
	.datad(ANC2_9)
);
defparam gs_RNO_7_.lut_mask=16'hf2d0;
defparam gs_RNO_7_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_0_ (
	.combout(state_0_0_0__g2_1),
	.dataa(full_3),
	.datab(full_2),
	.datac(VCC),
	.datad(VCC)
);
defparam state_RNO_0_0_.lut_mask=16'h8888;
defparam state_RNO_0_0_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2 (
	.combout(mult1_un40_sum_1_sum2),
	.dataa(CO0),
	.datab(un2_gs_c_add5),
	.datac(un2_gs_c_add6),
	.datad(un2_gs_c_add7)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2.lut_mask=16'ha52f;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_6_ (
	.combout(gs_1_0_6__g2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam gs_RNO_6_.lut_mask=16'h85e8;
defparam gs_RNO_6_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(state_0),
	.datab(empty),
	.datac(state_0_0_0__g2_0),
	.datad(state_0_0_0__g2_1)
);
defparam state_RNO_0_.lut_mask=16'he444;
defparam state_RNO_0_.sum_lutc_input="datac";
// @11:44
  cycloneive_lcell_comb out_wr_en (
	.combout(out_wr_en_1z),
	.dataa(state_0),
	.datab(state_0_0_0__g2_0),
	.datac(full_2),
	.datad(full_3)
);
defparam out_wr_en.lut_mask=16'h2aaa;
defparam out_wr_en.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 (
	.combout(mult1_un40_sum_0_sum2_2),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.lut_mask=16'h9681;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_ (
	.combout(mult1_un40_sum_m_a[1]),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.lut_mask=16'h4924;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_a_1_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_ (
	.combout(mult1_un40_sum_m[1]),
	.dataa(un2_gs_c_add5),
	.datab(mult1_un40_sum_m_a[1]),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.lut_mask=16'h6666;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_1_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a (
	.combout(mult1_un40_sum_0_c1_a),
	.dataa(CO0),
	.datab(un2_gs_c_add6),
	.datac(un2_gs_c_add7),
	.datad(un2_gs_c_add8)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.lut_mask=16'h05e8;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1_a.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 (
	.combout(mult1_un40_sum_0_c1),
	.dataa(un2_gs_c_add5),
	.datab(un2_gs_c_add6),
	.datac(mult1_un40_sum_0_c1_a),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.lut_mask=16'h2b2b;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_0_ (
	.combout(gs_1_0_0__g0_i_x4_a),
	.dataa(un2_gs_c_add1),
	.datab(un2_gs_c_add0),
	.datac(mult1_un68_sum_add1),
	.datad(VCC)
);
defparam gs_RNO_0_0_.lut_mask=16'h2424;
defparam gs_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb gs_RNO_0_ (
	.combout(gs_1_0_0__g0_i_x4),
	.dataa(mult1_un68_sum_add1),
	.datab(mult1_un68_sum_add3),
	.datac(mult1_un68_sum_add2),
	.datad(gs_1_0_0__g0_i_x4_a)
);
defparam gs_RNO_0_.lut_mask=16'h0f69;
defparam gs_RNO_0_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(mult1_un40_sum_m[2]),
	.dataa(mult1_un40_sum_1_sum2),
	.datab(SUM_0_1_i_o3_0),
	.datac(mult1_un40_sum_0_sum2_2),
	.datad(mult1_un40_sum_0_c1)
);
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h1dd1;
defparam un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term (
	.combout(mult1_un47_sum_carry_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(mult1_un47_sum_add2_cout_0)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.lut_mask=16'hf0f0;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add2_term.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start (
	.cout(mult1_un47_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un47_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start (
	.cout(mult1_un54_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un54_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start (
	.cout(mult1_un61_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un61_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start (
	.cout(mult1_un68_sum_add1_start_cout_0),
	.dataa(un2_gs_c_add1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.lut_mask=16'h00aa;
defparam un11_gs_c_if_generate_plus_mult1_un68_sum_add1_start.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_0_add7_term (
	.combout(un2_gs_c_0[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_0_add7_cout)
);
defparam un2_gs_c_0_add7_term.lut_mask=16'hf0f0;
defparam un2_gs_c_0_add7_term.sum_lutc_input="cin";
// @11:37
  cycloneive_lcell_comb un2_gs_c_add8_term (
	.combout(CO0),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.cin(un2_gs_c_add8_cout)
);
defparam un2_gs_c_add8_term.lut_mask=16'hf0f0;
defparam un2_gs_c_add8_term.sum_lutc_input="cin";
  assign  reset_buf_i = ~ reset_buf;
endmodule /* grayscale_0 */

// VQM4.1+ 
module fifo_24s_32s_6s_5 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  gray_bg_dout_0,
  gray_bg_dout_1,
  gray_bg_dout_2,
  gray_bg_dout_3,
  gray_bg_dout_4,
  gray_bg_dout_5,
  gray_bg_dout_6,
  gray_bg_dout_7,
  gray_bg_dout_8,
  gray_bg_dout_9,
  gray_bg_dout_10,
  gray_bg_dout_11,
  gray_bg_dout_12,
  gray_bg_dout_13,
  gray_bg_dout_14,
  gray_bg_dout_15,
  gray_bg_dout_16,
  gray_bg_dout_17,
  gray_bg_dout_18,
  gray_bg_dout_19,
  gray_bg_dout_20,
  gray_bg_dout_21,
  gray_bg_dout_22,
  gray_bg_dout_23,
  wr_addr_2,
  wr_addr_1,
  wr_addr_0,
  rd_addr_2,
  rd_addr_1,
  rd_addr_0,
  sub_0_0_0__g0_i_o4,
  full_2_1z,
  out_wr_en,
  empty_t_2_1z,
  empty_1z,
  reset_buf,
  clock
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output gray_bg_dout_0 ;
output gray_bg_dout_1 ;
output gray_bg_dout_2 ;
output gray_bg_dout_3 ;
output gray_bg_dout_4 ;
output gray_bg_dout_5 ;
output gray_bg_dout_6 ;
output gray_bg_dout_7 ;
output gray_bg_dout_8 ;
output gray_bg_dout_9 ;
output gray_bg_dout_10 ;
output gray_bg_dout_11 ;
output gray_bg_dout_12 ;
output gray_bg_dout_13 ;
output gray_bg_dout_14 ;
output gray_bg_dout_15 ;
output gray_bg_dout_16 ;
output gray_bg_dout_17 ;
output gray_bg_dout_18 ;
output gray_bg_dout_19 ;
output gray_bg_dout_20 ;
output gray_bg_dout_21 ;
output gray_bg_dout_22 ;
output gray_bg_dout_23 ;
output wr_addr_2 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_2 ;
output rd_addr_1 ;
output rd_addr_0 ;
input sub_0_0_0__g0_i_o4 ;
output full_2_1z ;
input out_wr_en ;
output empty_t_2_1z ;
output empty_1z ;
input reset_buf ;
input clock ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire gray_bg_dout_0 ;
wire gray_bg_dout_1 ;
wire gray_bg_dout_2 ;
wire gray_bg_dout_3 ;
wire gray_bg_dout_4 ;
wire gray_bg_dout_5 ;
wire gray_bg_dout_6 ;
wire gray_bg_dout_7 ;
wire gray_bg_dout_8 ;
wire gray_bg_dout_9 ;
wire gray_bg_dout_10 ;
wire gray_bg_dout_11 ;
wire gray_bg_dout_12 ;
wire gray_bg_dout_13 ;
wire gray_bg_dout_14 ;
wire gray_bg_dout_15 ;
wire gray_bg_dout_16 ;
wire gray_bg_dout_17 ;
wire gray_bg_dout_18 ;
wire gray_bg_dout_19 ;
wire gray_bg_dout_20 ;
wire gray_bg_dout_21 ;
wire gray_bg_dout_22 ;
wire gray_bg_dout_23 ;
wire wr_addr_2 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_2 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire sub_0_0_0__g0_i_o4 ;
wire full_2_1z ;
wire out_wr_en ;
wire empty_t_2_1z ;
wire empty_1z ;
wire reset_buf ;
wire clock ;
wire [2:0] rd_addr;
wire [2:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire un1_empty_NE_i_0_g0_2 ;
wire empty_t_NE_1 ;
wire rd_addr_t ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr_2),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr_1),
	.d(un10_rd_addr_t_sum4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_sum3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr_2),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_2),
	.datab(rd_addr_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @10:73
  cycloneive_lcell_comb empty_t_2 (
	.combout(empty_t_2_1z),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_t_2.lut_mask=16'h6666;
defparam empty_t_2.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(out_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_0.lut_mask=16'h8888;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr_1),
	.datab(wr_addr_0),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_2),
	.datab(wr_addr_2),
	.datac(rd_addr_1),
	.datad(wr_addr_1)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_2),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8080;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_1_cZ (
	.combout(empty_t_NE_1),
	.dataa(rd_addr_0),
	.datab(wr_addr_0),
	.datac(empty_t_2_1z),
	.datad(full_2_1z)
);
defparam empty_t_NE_1_cZ.lut_mask=16'hf6ff;
defparam empty_t_NE_1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_0),
	.datac(wr_addr_1),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_0),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr_2),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(empty_t_NE_0),
	.datab(sub_0_0_0__g0_i_o4),
	.datac(empty_t_NE_1),
	.datad(VCC)
);
defparam rd_addr_t_cZ.lut_mask=16'hc8c8;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(empty_t_NE_0),
	.datac(sub_0_0_0__g0_i_o4),
	.datad(empty_t_NE_1)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h5a6a;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_NE_i_0_g0_1),
	.datac(un1_empty_NE_i_0_g0_2),
	.datad(rd_addr_t)
);
defparam empty_RNO.lut_mask=16'hbf7f;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr_0),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(rd_addr_2),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr_0),
	.datab(rd_addr_1),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({gray_bg_dout_23, gray_bg_dout_22, gray_bg_dout_21, gray_bg_dout_20, gray_bg_dout_19, gray_bg_dout_18, gray_bg_dout_17, gray_bg_dout_16, gray_bg_dout_15, gray_bg_dout_14, gray_bg_dout_13, gray_bg_dout_12, gray_bg_dout_11, gray_bg_dout_10, gray_bg_dout_9, gray_bg_dout_8, gray_bg_dout_7, gray_bg_dout_6, gray_bg_dout_5, gray_bg_dout_4, gray_bg_dout_3, gray_bg_dout_2, gray_bg_dout_1, gray_bg_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0, out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0, out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a({wr_addr_1, wr_addr_0, wr_addr[2:0]}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_5 */

// VQM4.1+ 
module fifo_24s_32s_6s_6 (
  out_din_0,
  out_din_1,
  out_din_2,
  out_din_3,
  out_din_4,
  out_din_5,
  out_din_6,
  out_din_7,
  gray_fr_dout_0,
  gray_fr_dout_1,
  gray_fr_dout_2,
  gray_fr_dout_3,
  gray_fr_dout_4,
  gray_fr_dout_5,
  gray_fr_dout_6,
  gray_fr_dout_7,
  gray_fr_dout_8,
  gray_fr_dout_9,
  gray_fr_dout_10,
  gray_fr_dout_11,
  gray_fr_dout_12,
  gray_fr_dout_13,
  gray_fr_dout_14,
  gray_fr_dout_15,
  gray_fr_dout_16,
  gray_fr_dout_17,
  gray_fr_dout_18,
  gray_fr_dout_19,
  gray_fr_dout_20,
  gray_fr_dout_21,
  gray_fr_dout_22,
  gray_fr_dout_23,
  wr_addr_1,
  wr_addr_0,
  rd_addr_1,
  rd_addr_0,
  sub_0_0_0__g0_i_o4,
  full_2_1z,
  full_3_1z,
  out_wr_en,
  empty_1z,
  reset_buf,
  clock
)
;
input out_din_0 ;
input out_din_1 ;
input out_din_2 ;
input out_din_3 ;
input out_din_4 ;
input out_din_5 ;
input out_din_6 ;
input out_din_7 ;
output gray_fr_dout_0 ;
output gray_fr_dout_1 ;
output gray_fr_dout_2 ;
output gray_fr_dout_3 ;
output gray_fr_dout_4 ;
output gray_fr_dout_5 ;
output gray_fr_dout_6 ;
output gray_fr_dout_7 ;
output gray_fr_dout_8 ;
output gray_fr_dout_9 ;
output gray_fr_dout_10 ;
output gray_fr_dout_11 ;
output gray_fr_dout_12 ;
output gray_fr_dout_13 ;
output gray_fr_dout_14 ;
output gray_fr_dout_15 ;
output gray_fr_dout_16 ;
output gray_fr_dout_17 ;
output gray_fr_dout_18 ;
output gray_fr_dout_19 ;
output gray_fr_dout_20 ;
output gray_fr_dout_21 ;
output gray_fr_dout_22 ;
output gray_fr_dout_23 ;
output wr_addr_1 ;
output wr_addr_0 ;
output rd_addr_1 ;
output rd_addr_0 ;
input sub_0_0_0__g0_i_o4 ;
output full_2_1z ;
output full_3_1z ;
input out_wr_en ;
output empty_1z ;
input reset_buf ;
input clock ;
wire out_din_0 ;
wire out_din_1 ;
wire out_din_2 ;
wire out_din_3 ;
wire out_din_4 ;
wire out_din_5 ;
wire out_din_6 ;
wire out_din_7 ;
wire gray_fr_dout_0 ;
wire gray_fr_dout_1 ;
wire gray_fr_dout_2 ;
wire gray_fr_dout_3 ;
wire gray_fr_dout_4 ;
wire gray_fr_dout_5 ;
wire gray_fr_dout_6 ;
wire gray_fr_dout_7 ;
wire gray_fr_dout_8 ;
wire gray_fr_dout_9 ;
wire gray_fr_dout_10 ;
wire gray_fr_dout_11 ;
wire gray_fr_dout_12 ;
wire gray_fr_dout_13 ;
wire gray_fr_dout_14 ;
wire gray_fr_dout_15 ;
wire gray_fr_dout_16 ;
wire gray_fr_dout_17 ;
wire gray_fr_dout_18 ;
wire gray_fr_dout_19 ;
wire gray_fr_dout_20 ;
wire gray_fr_dout_21 ;
wire gray_fr_dout_22 ;
wire gray_fr_dout_23 ;
wire wr_addr_1 ;
wire wr_addr_0 ;
wire rd_addr_1 ;
wire rd_addr_0 ;
wire sub_0_0_0__g0_i_o4 ;
wire full_2_1z ;
wire full_3_1z ;
wire out_wr_en ;
wire empty_1z ;
wire reset_buf ;
wire clock ;
wire [3:0] rd_addr;
wire [3:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire un1_empty_NE_i_0_g0_1 ;
wire un8_wr_addr_t_anc1 ;
wire empty_t_NE_0 ;
wire un8_wr_addr_t_anc2 ;
wire un1_empty_NE_i_0_g0_3 ;
wire empty_t_NE ;
wire un10_rd_addr_t_anb0 ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr_1),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr_0),
	.d(un10_rd_addr_t_sum4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr_1),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr_0),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty (
	.q(empty_1z),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty.is_wysiwyg="TRUE";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr_0),
	.datab(rd_addr_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr_1),
	.datab(rd_addr_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(wr_addr[0]),
	.datab(out_wr_en),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'h6666;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_1 (
	.combout(un1_empty_NE_i_0_g0_1),
	.dataa(un1_empty_a_4_add3),
	.datab(un1_empty_a_4_add4),
	.datac(VCC),
	.datad(VCC)
);
defparam empty_RNO_1.lut_mask=16'h8888;
defparam empty_RNO_1.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_3 (
	.combout(full_3_1z),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3.lut_mask=16'h9009;
defparam full_3.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2 (
	.combout(full_2_1z),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2.lut_mask=16'h9009;
defparam full_2.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(out_wr_en),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr_1),
	.datab(wr_addr_1),
	.datac(rd_addr_0),
	.datad(wr_addr_0)
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam wr_addr_RNO_2_.lut_mask=16'h78f0;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[0]),
	.datab(wr_addr[1]),
	.datac(wr_addr[2]),
	.datad(out_wr_en)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_3),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add5),
	.datad(un1_empty_NE_i_0_g0_1)
);
defparam empty_RNO_0.lut_mask=16'h8000;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_cZ (
	.combout(empty_t_NE),
	.dataa(empty_t_NE_0),
	.datab(full_2_1z),
	.datac(full_3_1z),
	.datad(VCC)
);
defparam empty_t_NE_cZ.lut_mask=16'hbfbf;
defparam empty_t_NE_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr_0),
	.datac(wr_addr_1),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anb0_cZ (
	.combout(un10_rd_addr_t_anb0),
	.dataa(rd_addr[0]),
	.datab(sub_0_0_0__g0_i_o4),
	.datac(empty_t_NE),
	.datad(VCC)
);
defparam un10_rd_addr_t_anb0_cZ.lut_mask=16'h8080;
defparam un10_rd_addr_t_anb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(sub_0_0_0__g0_i_o4),
	.datac(empty_t_NE),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6a6a;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(sub_0_0_0__g0_i_o4),
	.datad(empty_t_NE)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6ccc;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(sub_0_0_0__g0_i_o4),
	.datab(un1_empty_a_4_add0),
	.datac(empty_t_NE),
	.datad(un1_empty_NE_i_0_g0_3)
);
defparam empty_RNO.lut_mask=16'h93ff;
defparam empty_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[1]),
	.datab(rd_addr[2]),
	.datac(un10_rd_addr_t_anb0),
	.datad(VCC)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8080;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[1]),
	.datab(rd_addr[2]),
	.datac(un10_rd_addr_t_anb0),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[1]),
	.datab(rd_addr[2]),
	.datac(rd_addr[3]),
	.datad(un10_rd_addr_t_anb0)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(rd_addr_1),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr_0),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({gray_fr_dout_23, gray_fr_dout_22, gray_fr_dout_21, gray_fr_dout_20, gray_fr_dout_19, gray_fr_dout_18, gray_fr_dout_17, gray_fr_dout_16, gray_fr_dout_15, gray_fr_dout_14, gray_fr_dout_13, gray_fr_dout_12, gray_fr_dout_11, gray_fr_dout_10, gray_fr_dout_9, gray_fr_dout_8, gray_fr_dout_7, gray_fr_dout_6, gray_fr_dout_5, gray_fr_dout_4, gray_fr_dout_3, gray_fr_dout_2, gray_fr_dout_1, gray_fr_dout_0}),
	.data_a({out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0, out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0, out_din_7, out_din_6, out_din_5, out_din_4, out_din_3, out_din_2, out_din_1, out_din_0}),
	.address_a({wr_addr_0, wr_addr[3:0]}),
	.wren_a(out_wr_en),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_6 */

// VQM4.1+ 
module subtract (
  out_din_1_0,
  gray_fr_dout_0,
  gray_fr_dout_1,
  gray_fr_dout_2,
  gray_fr_dout_3,
  gray_fr_dout_4,
  gray_fr_dout_5,
  gray_fr_dout_6,
  gray_fr_dout_7,
  gray_fr_dout_8,
  gray_fr_dout_9,
  gray_fr_dout_10,
  gray_fr_dout_11,
  gray_fr_dout_12,
  gray_fr_dout_13,
  gray_fr_dout_14,
  gray_fr_dout_15,
  gray_fr_dout_16,
  gray_fr_dout_17,
  gray_fr_dout_18,
  gray_fr_dout_19,
  gray_fr_dout_20,
  gray_fr_dout_21,
  gray_fr_dout_22,
  gray_fr_dout_23,
  gray_bg_dout_0,
  gray_bg_dout_1,
  gray_bg_dout_2,
  gray_bg_dout_3,
  gray_bg_dout_4,
  gray_bg_dout_5,
  gray_bg_dout_6,
  gray_bg_dout_7,
  gray_bg_dout_8,
  gray_bg_dout_9,
  gray_bg_dout_10,
  gray_bg_dout_11,
  gray_bg_dout_12,
  gray_bg_dout_13,
  gray_bg_dout_14,
  gray_bg_dout_15,
  gray_bg_dout_16,
  gray_bg_dout_17,
  gray_bg_dout_18,
  gray_bg_dout_19,
  gray_bg_dout_20,
  gray_bg_dout_21,
  gray_bg_dout_22,
  gray_bg_dout_23,
  state_0,
  full,
  empty_0,
  empty,
  sub_0_0_0__g0_i_o4,
  reset_buf,
  clock
)
;
output out_din_1_0 ;
input gray_fr_dout_0 ;
input gray_fr_dout_1 ;
input gray_fr_dout_2 ;
input gray_fr_dout_3 ;
input gray_fr_dout_4 ;
input gray_fr_dout_5 ;
input gray_fr_dout_6 ;
input gray_fr_dout_7 ;
input gray_fr_dout_8 ;
input gray_fr_dout_9 ;
input gray_fr_dout_10 ;
input gray_fr_dout_11 ;
input gray_fr_dout_12 ;
input gray_fr_dout_13 ;
input gray_fr_dout_14 ;
input gray_fr_dout_15 ;
input gray_fr_dout_16 ;
input gray_fr_dout_17 ;
input gray_fr_dout_18 ;
input gray_fr_dout_19 ;
input gray_fr_dout_20 ;
input gray_fr_dout_21 ;
input gray_fr_dout_22 ;
input gray_fr_dout_23 ;
input gray_bg_dout_0 ;
input gray_bg_dout_1 ;
input gray_bg_dout_2 ;
input gray_bg_dout_3 ;
input gray_bg_dout_4 ;
input gray_bg_dout_5 ;
input gray_bg_dout_6 ;
input gray_bg_dout_7 ;
input gray_bg_dout_8 ;
input gray_bg_dout_9 ;
input gray_bg_dout_10 ;
input gray_bg_dout_11 ;
input gray_bg_dout_12 ;
input gray_bg_dout_13 ;
input gray_bg_dout_14 ;
input gray_bg_dout_15 ;
input gray_bg_dout_16 ;
input gray_bg_dout_17 ;
input gray_bg_dout_18 ;
input gray_bg_dout_19 ;
input gray_bg_dout_20 ;
input gray_bg_dout_21 ;
input gray_bg_dout_22 ;
input gray_bg_dout_23 ;
output state_0 ;
input full ;
input empty_0 ;
input empty ;
output sub_0_0_0__g0_i_o4 ;
input reset_buf ;
input clock ;
wire out_din_1_0 ;
wire gray_fr_dout_0 ;
wire gray_fr_dout_1 ;
wire gray_fr_dout_2 ;
wire gray_fr_dout_3 ;
wire gray_fr_dout_4 ;
wire gray_fr_dout_5 ;
wire gray_fr_dout_6 ;
wire gray_fr_dout_7 ;
wire gray_fr_dout_8 ;
wire gray_fr_dout_9 ;
wire gray_fr_dout_10 ;
wire gray_fr_dout_11 ;
wire gray_fr_dout_12 ;
wire gray_fr_dout_13 ;
wire gray_fr_dout_14 ;
wire gray_fr_dout_15 ;
wire gray_fr_dout_16 ;
wire gray_fr_dout_17 ;
wire gray_fr_dout_18 ;
wire gray_fr_dout_19 ;
wire gray_fr_dout_20 ;
wire gray_fr_dout_21 ;
wire gray_fr_dout_22 ;
wire gray_fr_dout_23 ;
wire gray_bg_dout_0 ;
wire gray_bg_dout_1 ;
wire gray_bg_dout_2 ;
wire gray_bg_dout_3 ;
wire gray_bg_dout_4 ;
wire gray_bg_dout_5 ;
wire gray_bg_dout_6 ;
wire gray_bg_dout_7 ;
wire gray_bg_dout_8 ;
wire gray_bg_dout_9 ;
wire gray_bg_dout_10 ;
wire gray_bg_dout_11 ;
wire gray_bg_dout_12 ;
wire gray_bg_dout_13 ;
wire gray_bg_dout_14 ;
wire gray_bg_dout_15 ;
wire gray_bg_dout_16 ;
wire gray_bg_dout_17 ;
wire gray_bg_dout_18 ;
wire gray_bg_dout_19 ;
wire gray_bg_dout_20 ;
wire gray_bg_dout_21 ;
wire gray_bg_dout_22 ;
wire gray_bg_dout_23 ;
wire state_0 ;
wire full ;
wire empty_0 ;
wire empty ;
wire sub_0_0_0__g0_i_o4 ;
wire reset_buf ;
wire clock ;
wire [0:0] sub;
wire state_0_0_0__g0 ;
wire sub_0_0_0__g3 ;
wire un1_sub_c_add0 ;
wire un1_sub_c_carry_0 ;
wire un1_sub_c_add0_start_cout ;
wire un1_sub_c_add1 ;
wire un1_sub_c_carry_1 ;
wire un1_sub_c_add2 ;
wire un1_sub_c_carry_2 ;
wire un1_sub_c_add3 ;
wire un1_sub_c_carry_3 ;
wire un1_sub_c_add4 ;
wire un1_sub_c_carry_4 ;
wire un1_sub_c_add5 ;
wire un1_sub_c_carry_5 ;
wire un1_sub_c_add6 ;
wire un1_sub_c_carry_6 ;
wire un1_sub_c_add7 ;
wire un1_sub_c_carry_7 ;
wire un1_sub_c_add8 ;
wire un1_sub_c_carry_8 ;
wire un1_sub_c_add9 ;
wire un1_sub_c_carry_9 ;
wire un1_sub_c_add10 ;
wire un1_sub_c_carry_10 ;
wire un1_sub_c_add11 ;
wire un1_sub_c_carry_11 ;
wire un1_sub_c_add12 ;
wire un1_sub_c_carry_12 ;
wire un1_sub_c_add13 ;
wire un1_sub_c_carry_13 ;
wire un1_sub_c_add14 ;
wire un1_sub_c_carry_14 ;
wire un1_sub_c_add15 ;
wire un1_sub_c_carry_15 ;
wire un1_sub_c_add16 ;
wire un1_sub_c_carry_16 ;
wire un1_sub_c_add17 ;
wire un1_sub_c_carry_17 ;
wire un1_sub_c_add18 ;
wire un1_sub_c_carry_18 ;
wire un1_sub_c_add19 ;
wire un1_sub_c_carry_19 ;
wire un1_sub_c_add20 ;
wire un1_sub_c_carry_20 ;
wire un1_sub_c_add21 ;
wire un1_sub_c_carry_21 ;
wire un1_sub_c_add22 ;
wire un1_sub_c_carry_22 ;
wire un1_sub_c_add23 ;
wire sub_0_0_0__g3_14 ;
wire m20_0_a2_1 ;
wire m12_0_a2_4 ;
wire m20_0_a2_5 ;
wire m12_0_a2_5 ;
wire m12_0_a2_9 ;
wire m20_0_a2_4 ;
wire m12_0_a2_10 ;
wire VCC ;
wire GND ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@14:99
  assign GND = 1'b0;
// @15:20
  dffeas state_0_ (
	.q(state_0),
	.d(state_0_0_0__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam state_0_.is_wysiwyg="TRUE";
// @15:20
  dffeas sub_0_ (
	.q(sub[0]),
	.d(sub_0_0_0__g3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(sub_0_0_0__g0_i_o4),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam sub_0_.is_wysiwyg="TRUE";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add0_cZ (
	.combout(un1_sub_c_add0),
	.cout(un1_sub_c_carry_0),
	.dataa(gray_bg_dout_0),
	.datab(gray_fr_dout_0),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_add0_start_cout)
);
defparam un1_sub_c_add0_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add0_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add1_cZ (
	.combout(un1_sub_c_add1),
	.cout(un1_sub_c_carry_1),
	.dataa(gray_bg_dout_1),
	.datab(gray_fr_dout_1),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_0)
);
defparam un1_sub_c_add1_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add1_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add2_cZ (
	.combout(un1_sub_c_add2),
	.cout(un1_sub_c_carry_2),
	.dataa(gray_bg_dout_2),
	.datab(gray_fr_dout_2),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_1)
);
defparam un1_sub_c_add2_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add2_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add3_cZ (
	.combout(un1_sub_c_add3),
	.cout(un1_sub_c_carry_3),
	.dataa(gray_bg_dout_3),
	.datab(gray_fr_dout_3),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_2)
);
defparam un1_sub_c_add3_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add3_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add4_cZ (
	.combout(un1_sub_c_add4),
	.cout(un1_sub_c_carry_4),
	.dataa(gray_bg_dout_4),
	.datab(gray_fr_dout_4),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_3)
);
defparam un1_sub_c_add4_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add4_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add5_cZ (
	.combout(un1_sub_c_add5),
	.cout(un1_sub_c_carry_5),
	.dataa(gray_bg_dout_5),
	.datab(gray_fr_dout_5),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_4)
);
defparam un1_sub_c_add5_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add5_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add6_cZ (
	.combout(un1_sub_c_add6),
	.cout(un1_sub_c_carry_6),
	.dataa(gray_bg_dout_6),
	.datab(gray_fr_dout_6),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_5)
);
defparam un1_sub_c_add6_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add6_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add7_cZ (
	.combout(un1_sub_c_add7),
	.cout(un1_sub_c_carry_7),
	.dataa(gray_bg_dout_7),
	.datab(gray_fr_dout_7),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_6)
);
defparam un1_sub_c_add7_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add7_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add8_cZ (
	.combout(un1_sub_c_add8),
	.cout(un1_sub_c_carry_8),
	.dataa(gray_bg_dout_8),
	.datab(gray_fr_dout_8),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_7)
);
defparam un1_sub_c_add8_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add8_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add9_cZ (
	.combout(un1_sub_c_add9),
	.cout(un1_sub_c_carry_9),
	.dataa(gray_bg_dout_9),
	.datab(gray_fr_dout_9),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_8)
);
defparam un1_sub_c_add9_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add9_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add10_cZ (
	.combout(un1_sub_c_add10),
	.cout(un1_sub_c_carry_10),
	.dataa(gray_bg_dout_10),
	.datab(gray_fr_dout_10),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_9)
);
defparam un1_sub_c_add10_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add10_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add11_cZ (
	.combout(un1_sub_c_add11),
	.cout(un1_sub_c_carry_11),
	.dataa(gray_bg_dout_11),
	.datab(gray_fr_dout_11),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_10)
);
defparam un1_sub_c_add11_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add11_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add12_cZ (
	.combout(un1_sub_c_add12),
	.cout(un1_sub_c_carry_12),
	.dataa(gray_bg_dout_12),
	.datab(gray_fr_dout_12),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_11)
);
defparam un1_sub_c_add12_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add12_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add13_cZ (
	.combout(un1_sub_c_add13),
	.cout(un1_sub_c_carry_13),
	.dataa(gray_bg_dout_13),
	.datab(gray_fr_dout_13),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_12)
);
defparam un1_sub_c_add13_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add13_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add14_cZ (
	.combout(un1_sub_c_add14),
	.cout(un1_sub_c_carry_14),
	.dataa(gray_bg_dout_14),
	.datab(gray_fr_dout_14),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_13)
);
defparam un1_sub_c_add14_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add14_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add15_cZ (
	.combout(un1_sub_c_add15),
	.cout(un1_sub_c_carry_15),
	.dataa(gray_bg_dout_15),
	.datab(gray_fr_dout_15),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_14)
);
defparam un1_sub_c_add15_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add15_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add16_cZ (
	.combout(un1_sub_c_add16),
	.cout(un1_sub_c_carry_16),
	.dataa(gray_bg_dout_16),
	.datab(gray_fr_dout_16),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_15)
);
defparam un1_sub_c_add16_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add16_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add17_cZ (
	.combout(un1_sub_c_add17),
	.cout(un1_sub_c_carry_17),
	.dataa(gray_bg_dout_17),
	.datab(gray_fr_dout_17),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_16)
);
defparam un1_sub_c_add17_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add17_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add18_cZ (
	.combout(un1_sub_c_add18),
	.cout(un1_sub_c_carry_18),
	.dataa(gray_bg_dout_18),
	.datab(gray_fr_dout_18),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_17)
);
defparam un1_sub_c_add18_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add18_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add19_cZ (
	.combout(un1_sub_c_add19),
	.cout(un1_sub_c_carry_19),
	.dataa(gray_bg_dout_19),
	.datab(gray_fr_dout_19),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_18)
);
defparam un1_sub_c_add19_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add19_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add20_cZ (
	.combout(un1_sub_c_add20),
	.cout(un1_sub_c_carry_20),
	.dataa(gray_bg_dout_20),
	.datab(gray_fr_dout_20),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_19)
);
defparam un1_sub_c_add20_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add20_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add21_cZ (
	.combout(un1_sub_c_add21),
	.cout(un1_sub_c_carry_21),
	.dataa(gray_bg_dout_21),
	.datab(gray_fr_dout_21),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_20)
);
defparam un1_sub_c_add21_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add21_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add22_cZ (
	.combout(un1_sub_c_add22),
	.cout(un1_sub_c_carry_22),
	.dataa(gray_bg_dout_22),
	.datab(gray_fr_dout_22),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_21)
);
defparam un1_sub_c_add22_cZ.lut_mask=16'h69d4;
defparam un1_sub_c_add22_cZ.sum_lutc_input="cin";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add23_cZ (
	.combout(un1_sub_c_add23),
	.dataa(gray_bg_dout_23),
	.datab(gray_fr_dout_23),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_sub_c_carry_22)
);
defparam un1_sub_c_add23_cZ.lut_mask=16'h6969;
defparam un1_sub_c_add23_cZ.sum_lutc_input="cin";
  cycloneive_lcell_comb state_RNIV0OI_0_ (
	.combout(sub_0_0_0__g0_i_o4),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(VCC)
);
defparam state_RNIV0OI_0_.lut_mask=16'h0808;
defparam state_RNIV0OI_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_7_0_ (
	.combout(sub_0_0_0__g3_14),
	.dataa(un1_sub_c_add6),
	.datab(un1_sub_c_add7),
	.datac(un1_sub_c_add13),
	.datad(un1_sub_c_add20)
);
defparam sub_RNO_7_0_.lut_mask=16'hfffe;
defparam sub_RNO_7_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb state_RNO_0_ (
	.combout(state_0_0_0__g0),
	.dataa(empty),
	.datab(empty_0),
	.datac(state_0),
	.datad(full)
);
defparam state_RNO_0_.lut_mask=16'hf808;
defparam state_RNO_0_.sum_lutc_input="datac";
// @15:38
  cycloneive_lcell_comb out_din_1_0_ (
	.combout(out_din_1_0),
	.dataa(state_0),
	.datab(sub[0]),
	.datac(full),
	.datad(VCC)
);
defparam out_din_1_0_.lut_mask=16'h0808;
defparam out_din_1_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_6_0_ (
	.combout(m20_0_a2_1),
	.dataa(un1_sub_c_add14),
	.datab(un1_sub_c_add18),
	.datac(VCC),
	.datad(VCC)
);
defparam sub_RNO_6_0_.lut_mask=16'h1111;
defparam sub_RNO_6_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_4_0_ (
	.combout(m12_0_a2_4),
	.dataa(un1_sub_c_add2),
	.datab(un1_sub_c_add3),
	.datac(un1_sub_c_add10),
	.datad(VCC)
);
defparam sub_RNO_4_0_.lut_mask=16'h0101;
defparam sub_RNO_4_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_3_0_ (
	.combout(m20_0_a2_5),
	.dataa(un1_sub_c_add21),
	.datab(un1_sub_c_add23),
	.datac(sub_0_0_0__g3_14),
	.datad(VCC)
);
defparam sub_RNO_3_0_.lut_mask=16'h0101;
defparam sub_RNO_3_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_5_0_ (
	.combout(m12_0_a2_5),
	.dataa(un1_sub_c_add0),
	.datab(un1_sub_c_add1),
	.datac(un1_sub_c_add4),
	.datad(un1_sub_c_add11)
);
defparam sub_RNO_5_0_.lut_mask=16'h0001;
defparam sub_RNO_5_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_1_0_ (
	.combout(m12_0_a2_9),
	.dataa(un1_sub_c_add8),
	.datab(un1_sub_c_add9),
	.datac(un1_sub_c_add15),
	.datad(un1_sub_c_add22)
);
defparam sub_RNO_1_0_.lut_mask=16'h0001;
defparam sub_RNO_1_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_2_0_ (
	.combout(m20_0_a2_4),
	.dataa(un1_sub_c_add5),
	.datab(un1_sub_c_add12),
	.datac(un1_sub_c_add19),
	.datad(m20_0_a2_1)
);
defparam sub_RNO_2_0_.lut_mask=16'h0100;
defparam sub_RNO_2_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_0_0_ (
	.combout(m12_0_a2_10),
	.dataa(un1_sub_c_add16),
	.datab(un1_sub_c_add17),
	.datac(m12_0_a2_4),
	.datad(m12_0_a2_5)
);
defparam sub_RNO_0_0_.lut_mask=16'h1000;
defparam sub_RNO_0_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb sub_RNO_0_ (
	.combout(sub_0_0_0__g3),
	.dataa(m12_0_a2_10),
	.datab(m12_0_a2_9),
	.datac(m20_0_a2_4),
	.datad(m20_0_a2_5)
);
defparam sub_RNO_0_.lut_mask=16'h7fff;
defparam sub_RNO_0_.sum_lutc_input="datac";
// @15:41
  cycloneive_lcell_comb un1_sub_c_add0_start (
	.cout(un1_sub_c_add0_start_cout),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC)
);
defparam un1_sub_c_add0_start.lut_mask=16'h00aa;
defparam un1_sub_c_add0_start.sum_lutc_input="cin";
  assign  reset_buf_i = ~ reset_buf;
endmodule /* subtract */

// VQM4.1+ 
module fifo_24s_32s_6s_7 (
  out_din_1_0,
  sub_fifo_dout_0,
  sub_fifo_dout_1,
  sub_fifo_dout_2,
  sub_fifo_dout_3,
  sub_fifo_dout_4,
  sub_fifo_dout_5,
  sub_fifo_dout_6,
  sub_fifo_dout_7,
  sub_fifo_dout_8,
  sub_fifo_dout_9,
  sub_fifo_dout_10,
  sub_fifo_dout_11,
  sub_fifo_dout_12,
  sub_fifo_dout_13,
  sub_fifo_dout_14,
  sub_fifo_dout_15,
  sub_fifo_dout_16,
  sub_fifo_dout_17,
  sub_fifo_dout_18,
  sub_fifo_dout_19,
  sub_fifo_dout_20,
  sub_fifo_dout_21,
  sub_fifo_dout_22,
  sub_fifo_dout_23,
  state_0,
  highlight_sub_rd_en,
  full_1z,
  empty_RNIA3F8_1z,
  reset_buf,
  clock
)
;
input out_din_1_0 ;
output sub_fifo_dout_0 ;
output sub_fifo_dout_1 ;
output sub_fifo_dout_2 ;
output sub_fifo_dout_3 ;
output sub_fifo_dout_4 ;
output sub_fifo_dout_5 ;
output sub_fifo_dout_6 ;
output sub_fifo_dout_7 ;
output sub_fifo_dout_8 ;
output sub_fifo_dout_9 ;
output sub_fifo_dout_10 ;
output sub_fifo_dout_11 ;
output sub_fifo_dout_12 ;
output sub_fifo_dout_13 ;
output sub_fifo_dout_14 ;
output sub_fifo_dout_15 ;
output sub_fifo_dout_16 ;
output sub_fifo_dout_17 ;
output sub_fifo_dout_18 ;
output sub_fifo_dout_19 ;
output sub_fifo_dout_20 ;
output sub_fifo_dout_21 ;
output sub_fifo_dout_22 ;
output sub_fifo_dout_23 ;
input state_0 ;
input highlight_sub_rd_en ;
output full_1z ;
output empty_RNIA3F8_1z ;
input reset_buf ;
input clock ;
wire out_din_1_0 ;
wire sub_fifo_dout_0 ;
wire sub_fifo_dout_1 ;
wire sub_fifo_dout_2 ;
wire sub_fifo_dout_3 ;
wire sub_fifo_dout_4 ;
wire sub_fifo_dout_5 ;
wire sub_fifo_dout_6 ;
wire sub_fifo_dout_7 ;
wire sub_fifo_dout_8 ;
wire sub_fifo_dout_9 ;
wire sub_fifo_dout_10 ;
wire sub_fifo_dout_11 ;
wire sub_fifo_dout_12 ;
wire sub_fifo_dout_13 ;
wire sub_fifo_dout_14 ;
wire sub_fifo_dout_15 ;
wire sub_fifo_dout_16 ;
wire sub_fifo_dout_17 ;
wire sub_fifo_dout_18 ;
wire sub_fifo_dout_19 ;
wire sub_fifo_dout_20 ;
wire sub_fifo_dout_21 ;
wire sub_fifo_dout_22 ;
wire sub_fifo_dout_23 ;
wire state_0 ;
wire highlight_sub_rd_en ;
wire full_1z ;
wire empty_RNIA3F8_1z ;
wire reset_buf ;
wire clock ;
wire [5:0] rd_addr;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un10_rd_addr_t_sum5_0_g0 ;
wire un10_rd_addr_t_sum4 ;
wire un10_rd_addr_t_sum3 ;
wire un10_rd_addr_t_sum2 ;
wire un10_rd_addr_t_sum1 ;
wire un10_rd_addr_t_axb0 ;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire empty ;
wire un1_empty_NE_i_0_g0 ;
wire un1_empty_a_4_add0 ;
wire un1_empty_a_4_carry_0 ;
wire un1_empty_a_4_add1 ;
wire un1_empty_a_4_carry_1 ;
wire un1_empty_a_4_add2 ;
wire un1_empty_a_4_carry_2 ;
wire un1_empty_a_4_add3 ;
wire un1_empty_a_4_carry_3 ;
wire un1_empty_a_4_add4 ;
wire un1_empty_a_4_carry_4 ;
wire un1_empty_a_4_add5 ;
wire full_3 ;
wire full_2 ;
wire empty_t_NE_0 ;
wire full_0 ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire rd_addr_t ;
wire un8_wr_addr_t_sum1_0_g1 ;
wire un8_wr_addr_t_anc1 ;
wire un8_wr_addr_t_anc2 ;
wire un1_empty_NE_i_0_g0_a ;
wire un10_rd_addr_t_anc2 ;
wire GND ;
wire VCC ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:55
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(un10_rd_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(un10_rd_addr_t_sum4),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(un10_rd_addr_t_sum3),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(un10_rd_addr_t_sum2),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(un10_rd_addr_t_sum1),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un10_rd_addr_t_axb0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty_Z (
	.q(empty),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
  assign  empty_RNIA3F8_1z = ~ empty;
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add0 (
	.combout(un1_empty_a_4_add0),
	.cout(un1_empty_a_4_carry_0),
	.dataa(wr_addr[0]),
	.datab(rd_addr[0]),
	.datac(VCC),
	.datad(VCC)
);
defparam p_empty_un1_empty_a_4_add0.lut_mask=16'h9944;
defparam p_empty_un1_empty_a_4_add0.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add1 (
	.combout(un1_empty_a_4_add1),
	.cout(un1_empty_a_4_carry_1),
	.dataa(wr_addr[1]),
	.datab(rd_addr[1]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_0)
);
defparam p_empty_un1_empty_a_4_add1.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add1.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add2 (
	.combout(un1_empty_a_4_add2),
	.cout(un1_empty_a_4_carry_2),
	.dataa(wr_addr[2]),
	.datab(rd_addr[2]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_1)
);
defparam p_empty_un1_empty_a_4_add2.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add2.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add3 (
	.combout(un1_empty_a_4_add3),
	.cout(un1_empty_a_4_carry_3),
	.dataa(wr_addr[3]),
	.datab(rd_addr[3]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_2)
);
defparam p_empty_un1_empty_a_4_add3.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add3.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add4 (
	.combout(un1_empty_a_4_add4),
	.cout(un1_empty_a_4_carry_4),
	.dataa(wr_addr[4]),
	.datab(rd_addr[4]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_3)
);
defparam p_empty_un1_empty_a_4_add4.lut_mask=16'h69d4;
defparam p_empty_un1_empty_a_4_add4.sum_lutc_input="cin";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_add5 (
	.combout(un1_empty_a_4_add5),
	.dataa(wr_addr[5]),
	.datab(rd_addr[5]),
	.datac(VCC),
	.datad(VCC),
	.cin(un1_empty_a_4_carry_4)
);
defparam p_empty_un1_empty_a_4_add5.lut_mask=16'h6969;
defparam p_empty_un1_empty_a_4_add5.sum_lutc_input="cin";
// @10:74
  cycloneive_lcell_comb full_3_cZ (
	.combout(full_3),
	.dataa(rd_addr[3]),
	.datab(wr_addr[3]),
	.datac(rd_addr[2]),
	.datad(wr_addr[2])
);
defparam full_3_cZ.lut_mask=16'h9009;
defparam full_3_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_2_cZ (
	.combout(full_2),
	.dataa(rd_addr[1]),
	.datab(wr_addr[1]),
	.datac(rd_addr[0]),
	.datad(wr_addr[0])
);
defparam full_2_cZ.lut_mask=16'h9009;
defparam full_2_cZ.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_0_cZ (
	.combout(empty_t_NE_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam empty_t_NE_0_cZ.lut_mask=16'h6ff6;
defparam empty_t_NE_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full_0_cZ (
	.combout(full_0),
	.dataa(rd_addr[5]),
	.datab(wr_addr[5]),
	.datac(rd_addr[4]),
	.datad(wr_addr[4])
);
defparam full_0_cZ.lut_mask=16'h6006;
defparam full_0_cZ.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(full_0),
	.datab(full_2),
	.datac(full_3),
	.datad(VCC)
);
defparam full.lut_mask=16'h8080;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(state_0),
	.datab(full_0),
	.datac(full_2),
	.datad(full_3)
);
defparam fifo_buf_RNO.lut_mask=16'h2aaa;
defparam fifo_buf_RNO.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb rd_addr_t_cZ (
	.combout(rd_addr_t),
	.dataa(highlight_sub_rd_en),
	.datab(empty_t_NE_0),
	.datac(full_2),
	.datad(full_3)
);
defparam rd_addr_t_cZ.lut_mask=16'h8aaa;
defparam rd_addr_t_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb full_RNIKUJS (
	.combout(un8_wr_addr_t_sum1_0_g1),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(full_1z),
	.datad(VCC)
);
defparam full_RNIKUJS.lut_mask=16'h0808;
defparam full_RNIKUJS.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam wr_addr_RNO_1_.lut_mask=16'hf078;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(state_0),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_axb0_cZ (
	.combout(un10_rd_addr_t_axb0),
	.dataa(rd_addr[0]),
	.datab(rd_addr_t),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_axb0_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_axb0_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(wr_addr[0]),
	.datab(state_0),
	.datac(wr_addr[1]),
	.datad(full_1z)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h0080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1),
	.datad(VCC)
);
defparam wr_addr_RNO_2_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum1_cZ (
	.combout(un10_rd_addr_t_sum1),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr_t),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum1_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum1_cZ.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc2_cZ (
	.combout(un8_wr_addr_t_anc2),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(un8_wr_addr_t_sum1_0_g1),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc2_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO_0 (
	.combout(un1_empty_NE_i_0_g0_a),
	.dataa(un1_empty_a_4_add1),
	.datab(un1_empty_a_4_add2),
	.datac(un1_empty_a_4_add3),
	.datad(un1_empty_a_4_add4)
);
defparam empty_RNO_0.lut_mask=16'h7fff;
defparam empty_RNO_0.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(un1_empty_a_4_add0),
	.datab(un1_empty_a_4_add5),
	.datac(rd_addr_t),
	.datad(un1_empty_NE_i_0_g0_a)
);
defparam empty_RNO.lut_mask=16'hffb7;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[1]),
	.datab(wr_addr[2]),
	.datac(wr_addr[3]),
	.datad(un8_wr_addr_t_sum1_0_g1)
);
defparam wr_addr_RNO_3_.lut_mask=16'h78f0;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_anc2_cZ (
	.combout(un10_rd_addr_t_anc2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_anc2_cZ.lut_mask=16'h8000;
defparam un10_rd_addr_t_anc2_cZ.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum2_cZ (
	.combout(un10_rd_addr_t_sum2),
	.dataa(rd_addr[0]),
	.datab(rd_addr[1]),
	.datac(rd_addr[2]),
	.datad(rd_addr_t)
);
defparam un10_rd_addr_t_sum2_cZ.lut_mask=16'h78f0;
defparam un10_rd_addr_t_sum2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[3]),
	.datab(wr_addr[4]),
	.datac(wr_addr[5]),
	.datad(un8_wr_addr_t_anc2)
);
defparam wr_addr_RNO_5_.lut_mask=16'h78f0;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum3_cZ (
	.combout(un10_rd_addr_t_sum3),
	.dataa(rd_addr[3]),
	.datab(un10_rd_addr_t_anc2),
	.datac(VCC),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum3_cZ.lut_mask=16'h6666;
defparam un10_rd_addr_t_sum3_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_5_ (
	.combout(un10_rd_addr_t_sum5_0_g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr[5]),
	.datad(un10_rd_addr_t_anc2)
);
defparam rd_addr_RNO_5_.lut_mask=16'h78f0;
defparam rd_addr_RNO_5_.sum_lutc_input="datac";
// @10:71
  cycloneive_lcell_comb un10_rd_addr_t_sum4_cZ (
	.combout(un10_rd_addr_t_sum4),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(un10_rd_addr_t_anc2),
	.datad(VCC)
);
defparam un10_rd_addr_t_sum4_cZ.lut_mask=16'h6c6c;
defparam un10_rd_addr_t_sum4_cZ.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({sub_fifo_dout_23, sub_fifo_dout_22, sub_fifo_dout_21, sub_fifo_dout_20, sub_fifo_dout_19, sub_fifo_dout_18, sub_fifo_dout_17, sub_fifo_dout_16, sub_fifo_dout_15, sub_fifo_dout_14, sub_fifo_dout_13, sub_fifo_dout_12, sub_fifo_dout_11, sub_fifo_dout_10, sub_fifo_dout_9, sub_fifo_dout_8, sub_fifo_dout_7, sub_fifo_dout_6, sub_fifo_dout_5, sub_fifo_dout_4, sub_fifo_dout_3, sub_fifo_dout_2, sub_fifo_dout_1, sub_fifo_dout_0}),
	.data_a({out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0, out_din_1_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({un10_rd_addr_t_sum4, un10_rd_addr_t_sum3, un10_rd_addr_t_sum2, un10_rd_addr_t_sum1, un10_rd_addr_t_axb0}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_7 */

// VQM4.1+ 
module fifo_24s_32s_6s_1 (
  highlight_fr_rd_en,
  empty_RNI8JC8_1z,
  reset_buf,
  clock
)
;
input highlight_fr_rd_en ;
output empty_RNI8JC8_1z ;
input reset_buf ;
input clock ;
wire highlight_fr_rd_en ;
wire empty_RNI8JC8_1z ;
wire reset_buf ;
wire clock ;
wire [5:0] rd_addr;
wire rd_addr_0_0_1__g0 ;
wire rd_addr_0_0_2__g0 ;
wire rd_addr_0_0_3__g0 ;
wire rd_addr_0_0_4__g0 ;
wire rd_addr_0_0_5__g0 ;
wire un1_empty_0 ;
wire empty ;
wire un1_empty_NE_i_0_g0 ;
wire rd_addr_c2 ;
wire un1_empty_a_4_c3 ;
wire empty_t_NE_1 ;
wire rd_addr_0_0_4__g1_0 ;
wire rd_addr_e0_0_g1 ;
wire N_124 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire GND ;
wire VCC ;
wire reset_buf_i ;
//@14:99
  assign VCC = 1'b1;
//@14:99
  assign GND = 1'b0;
  dffeas rd_addr_1_ (
	.q(rd_addr[1]),
	.d(rd_addr_0_0_1__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_1_.is_wysiwyg="TRUE";
  dffeas rd_addr_2_ (
	.q(rd_addr[2]),
	.d(rd_addr_0_0_2__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_2_.is_wysiwyg="TRUE";
  dffeas rd_addr_3_ (
	.q(rd_addr[3]),
	.d(rd_addr_0_0_3__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_3_.is_wysiwyg="TRUE";
  dffeas rd_addr_4_ (
	.q(rd_addr[4]),
	.d(rd_addr_0_0_4__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_4_.is_wysiwyg="TRUE";
  dffeas rd_addr_5_ (
	.q(rd_addr[5]),
	.d(rd_addr_0_0_5__g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_5_.is_wysiwyg="TRUE";
// @10:55
  dffeas rd_addr_0_ (
	.q(rd_addr[0]),
	.d(un1_empty_0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam rd_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty_Z (
	.q(empty),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
  assign  empty_RNI8JC8_1z = ~ empty;
// @10:55
  cycloneive_lcell_comb rd_addr_c2_cZ (
	.combout(rd_addr_c2),
	.dataa(rd_addr[1]),
	.datab(rd_addr[0]),
	.datac(rd_addr[2]),
	.datad(VCC)
);
defparam rd_addr_c2_cZ.lut_mask=16'h8080;
defparam rd_addr_c2_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_1_ (
	.combout(rd_addr_0_0_1__g0),
	.dataa(highlight_fr_rd_en),
	.datab(rd_addr[0]),
	.datac(rd_addr[1]),
	.datad(VCC)
);
defparam rd_addr_RNO_1_.lut_mask=16'h7878;
defparam rd_addr_RNO_1_.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_a_4_c3 (
	.combout(un1_empty_a_4_c3),
	.dataa(rd_addr[1]),
	.datab(rd_addr[0]),
	.datac(rd_addr[2]),
	.datad(rd_addr[3])
);
defparam p_empty_un1_empty_a_4_c3.lut_mask=16'hfffe;
defparam p_empty_un1_empty_a_4_c3.sum_lutc_input="datac";
// @10:73
  cycloneive_lcell_comb empty_t_NE_1_cZ (
	.combout(empty_t_NE_1),
	.dataa(rd_addr[4]),
	.datab(rd_addr[5]),
	.datac(rd_addr[2]),
	.datad(rd_addr[3])
);
defparam empty_t_NE_1_cZ.lut_mask=16'hfffe;
defparam empty_t_NE_1_cZ.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNIA0U7_2_ (
	.combout(rd_addr_0_0_4__g1_0),
	.dataa(rd_addr[1]),
	.datab(rd_addr[0]),
	.datac(rd_addr[2]),
	.datad(rd_addr[3])
);
defparam rd_addr_RNIA0U7_2_.lut_mask=16'h8000;
defparam rd_addr_RNIA0U7_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_t_NE_1_RNIFKCF (
	.combout(rd_addr_e0_0_g1),
	.dataa(highlight_fr_rd_en),
	.datab(rd_addr[1]),
	.datac(rd_addr[0]),
	.datad(empty_t_NE_1)
);
defparam empty_t_NE_1_RNIFKCF.lut_mask=16'haaa8;
defparam empty_t_NE_1_RNIFKCF.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_0_ (
	.combout(un1_empty_0),
	.dataa(highlight_fr_rd_en),
	.datab(rd_addr[1]),
	.datac(rd_addr[0]),
	.datad(empty_t_NE_1)
);
defparam rd_addr_RNO_0_.lut_mask=16'h5a58;
defparam rd_addr_RNO_0_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_4_ (
	.combout(rd_addr_0_0_4__g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr[4]),
	.datac(rd_addr_c2),
	.datad(rd_addr_e0_0_g1)
);
defparam rd_addr_RNO_4_.lut_mask=16'h6ccc;
defparam rd_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_3_ (
	.combout(rd_addr_0_0_3__g0),
	.dataa(rd_addr[3]),
	.datab(rd_addr_c2),
	.datac(rd_addr_e0_0_g1),
	.datad(VCC)
);
defparam rd_addr_RNO_3_.lut_mask=16'h6a6a;
defparam rd_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNO_2_ (
	.combout(rd_addr_0_0_2__g0),
	.dataa(rd_addr[1]),
	.datab(rd_addr[0]),
	.datac(rd_addr[2]),
	.datad(rd_addr_e0_0_g1)
);
defparam rd_addr_RNO_2_.lut_mask=16'h78f0;
defparam rd_addr_RNO_2_.sum_lutc_input="datac";
  cycloneive_lcell_comb rd_addr_RNI4R9R_5_ (
	.combout(rd_addr_0_0_5__g0),
	.dataa(rd_addr[4]),
	.datab(rd_addr[5]),
	.datac(rd_addr_0_0_4__g1_0),
	.datad(rd_addr_e0_0_g1)
);
defparam rd_addr_RNI4R9R_5_.lut_mask=16'h6ccc;
defparam rd_addr_RNI4R9R_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(rd_addr[4]),
	.datab(rd_addr[5]),
	.datac(un1_empty_a_4_c3),
	.datad(rd_addr_0_0_5__g0)
);
defparam empty_RNO.lut_mask=16'hff7e;
defparam empty_RNO.sum_lutc_input="datac";
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_1 */

// VQM4.1+ 
module fifo_24s_32s_6s_0 (
  final_fifo_din_0,
  final_fifo_din_1,
  final_fifo_din_2,
  final_fifo_din_3,
  final_fifo_din_4,
  final_fifo_din_5,
  final_fifo_din_6,
  final_fifo_din_7,
  final_fifo_din_8,
  final_fifo_din_9,
  final_fifo_din_10,
  final_fifo_din_11,
  final_fifo_din_12,
  final_fifo_din_13,
  final_fifo_din_14,
  final_fifo_din_15,
  final_fifo_din_16,
  final_fifo_din_17,
  final_fifo_din_18,
  final_fifo_din_19,
  final_fifo_din_20,
  final_fifo_din_21,
  final_fifo_din_22,
  final_fifo_din_23,
  dout_c_0,
  dout_c_1,
  dout_c_2,
  dout_c_3,
  dout_c_4,
  dout_c_5,
  dout_c_6,
  dout_c_7,
  dout_c_8,
  dout_c_9,
  dout_c_10,
  dout_c_11,
  dout_c_12,
  dout_c_13,
  dout_c_14,
  dout_c_15,
  dout_c_16,
  dout_c_17,
  dout_c_18,
  dout_c_19,
  dout_c_20,
  dout_c_21,
  dout_c_22,
  dout_c_23,
  full_1z,
  final_fifo_wr_en,
  empty_RNIAU72_1z,
  reset_buf,
  clock
)
;
input final_fifo_din_0 ;
input final_fifo_din_1 ;
input final_fifo_din_2 ;
input final_fifo_din_3 ;
input final_fifo_din_4 ;
input final_fifo_din_5 ;
input final_fifo_din_6 ;
input final_fifo_din_7 ;
input final_fifo_din_8 ;
input final_fifo_din_9 ;
input final_fifo_din_10 ;
input final_fifo_din_11 ;
input final_fifo_din_12 ;
input final_fifo_din_13 ;
input final_fifo_din_14 ;
input final_fifo_din_15 ;
input final_fifo_din_16 ;
input final_fifo_din_17 ;
input final_fifo_din_18 ;
input final_fifo_din_19 ;
input final_fifo_din_20 ;
input final_fifo_din_21 ;
input final_fifo_din_22 ;
input final_fifo_din_23 ;
output dout_c_0 ;
output dout_c_1 ;
output dout_c_2 ;
output dout_c_3 ;
output dout_c_4 ;
output dout_c_5 ;
output dout_c_6 ;
output dout_c_7 ;
output dout_c_8 ;
output dout_c_9 ;
output dout_c_10 ;
output dout_c_11 ;
output dout_c_12 ;
output dout_c_13 ;
output dout_c_14 ;
output dout_c_15 ;
output dout_c_16 ;
output dout_c_17 ;
output dout_c_18 ;
output dout_c_19 ;
output dout_c_20 ;
output dout_c_21 ;
output dout_c_22 ;
output dout_c_23 ;
output full_1z ;
input final_fifo_wr_en ;
output empty_RNIAU72_1z ;
input reset_buf ;
input clock ;
wire final_fifo_din_0 ;
wire final_fifo_din_1 ;
wire final_fifo_din_2 ;
wire final_fifo_din_3 ;
wire final_fifo_din_4 ;
wire final_fifo_din_5 ;
wire final_fifo_din_6 ;
wire final_fifo_din_7 ;
wire final_fifo_din_8 ;
wire final_fifo_din_9 ;
wire final_fifo_din_10 ;
wire final_fifo_din_11 ;
wire final_fifo_din_12 ;
wire final_fifo_din_13 ;
wire final_fifo_din_14 ;
wire final_fifo_din_15 ;
wire final_fifo_din_16 ;
wire final_fifo_din_17 ;
wire final_fifo_din_18 ;
wire final_fifo_din_19 ;
wire final_fifo_din_20 ;
wire final_fifo_din_21 ;
wire final_fifo_din_22 ;
wire final_fifo_din_23 ;
wire dout_c_0 ;
wire dout_c_1 ;
wire dout_c_2 ;
wire dout_c_3 ;
wire dout_c_4 ;
wire dout_c_5 ;
wire dout_c_6 ;
wire dout_c_7 ;
wire dout_c_8 ;
wire dout_c_9 ;
wire dout_c_10 ;
wire dout_c_11 ;
wire dout_c_12 ;
wire dout_c_13 ;
wire dout_c_14 ;
wire dout_c_15 ;
wire dout_c_16 ;
wire dout_c_17 ;
wire dout_c_18 ;
wire dout_c_19 ;
wire dout_c_20 ;
wire dout_c_21 ;
wire dout_c_22 ;
wire dout_c_23 ;
wire full_1z ;
wire final_fifo_wr_en ;
wire empty_RNIAU72_1z ;
wire reset_buf ;
wire clock ;
wire [5:0] wr_addr;
wire [23:0] q_a;
wire un8_wr_addr_t_sum5_0_g0 ;
wire un8_wr_addr_t_sum4_0_g0 ;
wire un8_wr_addr_t_sum3_0_g0 ;
wire un8_wr_addr_t_sum2_0_g0 ;
wire un8_wr_addr_t_sum1_0_g0 ;
wire un8_wr_addr_t_axb0_0_g0 ;
wire empty ;
wire un1_empty_NE_i_0_g0 ;
wire un8_wr_addr_t_sum5_0_g1_0 ;
wire un8_wr_addr_t_anc1 ;
wire un1_empty_NE_4 ;
wire un8_wr_addr_t_axb0_0_g1 ;
wire GND ;
wire VCC ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire reset_buf_i ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @10:42
  dffeas wr_addr_5_ (
	.q(wr_addr[5]),
	.d(un8_wr_addr_t_sum5_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_5_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_4_ (
	.q(wr_addr[4]),
	.d(un8_wr_addr_t_sum4_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_4_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_3_ (
	.q(wr_addr[3]),
	.d(un8_wr_addr_t_sum3_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_3_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_2_ (
	.q(wr_addr[2]),
	.d(un8_wr_addr_t_sum2_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_2_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_1_ (
	.q(wr_addr[1]),
	.d(un8_wr_addr_t_sum1_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_1_.is_wysiwyg="TRUE";
// @10:42
  dffeas wr_addr_0_ (
	.q(wr_addr[0]),
	.d(un8_wr_addr_t_axb0_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam wr_addr_0_.is_wysiwyg="TRUE";
// @10:63
  dffeas empty_Z (
	.q(empty),
	.d(un1_empty_NE_i_0_g0),
	.clk(clock),
	.clrn(reset_buf_i),
	.prn(VCC),
	.ena(VCC),
	.asdata(GND),
	.aload(GND),
	.sclr(GND),
	.sload(GND)
);
defparam empty_Z.is_wysiwyg="TRUE";
  assign  empty_RNIAU72_1z = ~ empty;
  cycloneive_lcell_comb wr_addr_RNO_0_5_ (
	.combout(un8_wr_addr_t_sum5_0_g1_0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[3]),
	.datac(VCC),
	.datad(VCC)
);
defparam wr_addr_RNO_0_5_.lut_mask=16'h8888;
defparam wr_addr_RNO_0_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_1_ (
	.combout(un8_wr_addr_t_sum1_0_g0),
	.dataa(final_fifo_wr_en),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(VCC)
);
defparam wr_addr_RNO_1_.lut_mask=16'h7878;
defparam wr_addr_RNO_1_.sum_lutc_input="datac";
// @10:72
  cycloneive_lcell_comb un8_wr_addr_t_anc1_cZ (
	.combout(un8_wr_addr_t_anc1),
	.dataa(final_fifo_wr_en),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(VCC)
);
defparam un8_wr_addr_t_anc1_cZ.lut_mask=16'h8080;
defparam un8_wr_addr_t_anc1_cZ.sum_lutc_input="datac";
// @10:68
  cycloneive_lcell_comb p_empty_un1_empty_NE_4 (
	.combout(un1_empty_NE_4),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[0]),
	.datad(wr_addr[1])
);
defparam p_empty_un1_empty_NE_4.lut_mask=16'hfffe;
defparam p_empty_un1_empty_NE_4.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_2_ (
	.combout(un8_wr_addr_t_sum2_0_g0),
	.dataa(final_fifo_wr_en),
	.datab(wr_addr[0]),
	.datac(wr_addr[1]),
	.datad(wr_addr[2])
);
defparam wr_addr_RNO_2_.lut_mask=16'h7f80;
defparam wr_addr_RNO_2_.sum_lutc_input="datac";
// @10:74
  cycloneive_lcell_comb full (
	.combout(full_1z),
	.dataa(wr_addr[5]),
	.datab(wr_addr[4]),
	.datac(un1_empty_NE_4),
	.datad(VCC)
);
defparam full.lut_mask=16'h0202;
defparam full.sum_lutc_input="datac";
  cycloneive_lcell_comb empty_RNO (
	.combout(un1_empty_NE_i_0_g0),
	.dataa(wr_addr[4]),
	.datab(wr_addr[5]),
	.datac(un1_empty_NE_4),
	.datad(VCC)
);
defparam empty_RNO.lut_mask=16'hfefe;
defparam empty_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_4_ (
	.combout(un8_wr_addr_t_sum4_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(wr_addr[4]),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_4_.lut_mask=16'h78f0;
defparam wr_addr_RNO_4_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_3_ (
	.combout(un8_wr_addr_t_sum3_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[3]),
	.datac(un8_wr_addr_t_anc1),
	.datad(VCC)
);
defparam wr_addr_RNO_3_.lut_mask=16'h6c6c;
defparam wr_addr_RNO_3_.sum_lutc_input="datac";
  cycloneive_lcell_comb fifo_buf_RNO (
	.combout(un8_wr_addr_t_axb0_0_g1),
	.dataa(final_fifo_wr_en),
	.datab(wr_addr[5]),
	.datac(wr_addr[4]),
	.datad(un1_empty_NE_4)
);
defparam fifo_buf_RNO.lut_mask=16'haaa2;
defparam fifo_buf_RNO.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_5_ (
	.combout(un8_wr_addr_t_sum5_0_g0),
	.dataa(wr_addr[2]),
	.datab(wr_addr[5]),
	.datac(un8_wr_addr_t_sum5_0_g1_0),
	.datad(un8_wr_addr_t_anc1)
);
defparam wr_addr_RNO_5_.lut_mask=16'h6ccc;
defparam wr_addr_RNO_5_.sum_lutc_input="datac";
  cycloneive_lcell_comb wr_addr_RNO_0_ (
	.combout(un8_wr_addr_t_axb0_0_g0),
	.dataa(final_fifo_wr_en),
	.datab(wr_addr[0]),
	.datac(full_1z),
	.datad(VCC)
);
defparam wr_addr_RNO_0_.lut_mask=16'hc6c6;
defparam wr_addr_RNO_0_.sum_lutc_input="datac";
// @10:35
  altsyncram fifo_buf (
	.q_b({dout_c_23, dout_c_22, dout_c_21, dout_c_20, dout_c_19, dout_c_18, dout_c_17, dout_c_16, dout_c_15, dout_c_14, dout_c_13, dout_c_12, dout_c_11, dout_c_10, dout_c_9, dout_c_8, dout_c_7, dout_c_6, dout_c_5, dout_c_4, dout_c_3, dout_c_2, dout_c_1, dout_c_0}),
	.data_a({final_fifo_din_23, final_fifo_din_22, final_fifo_din_21, final_fifo_din_20, final_fifo_din_19, final_fifo_din_18, final_fifo_din_17, final_fifo_din_16, final_fifo_din_15, final_fifo_din_14, final_fifo_din_13, final_fifo_din_12, final_fifo_din_11, final_fifo_din_10, final_fifo_din_9, final_fifo_din_8, final_fifo_din_7, final_fifo_din_6, final_fifo_din_5, final_fifo_din_4, final_fifo_din_3, final_fifo_din_2, final_fifo_din_1, final_fifo_din_0}),
	.address_a(wr_addr[4:0]),
	.wren_a(un8_wr_addr_t_axb0_0_g1),
	.rden_a(GND),
	.data_b({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.address_b({GND, GND, GND, GND, GND}),
	.wren_b(GND),
	.rden_b(VCC),
	.clock0(clock),
	.clock1(VCC),
	.clocken0(VCC),
	.clocken1(VCC),
	.clocken2(VCC),
	.clocken3(VCC),
	.addressstall_a(GND),
	.addressstall_b(GND),
	.aclr0(GND),
	.aclr1(GND)
);
defparam fifo_buf.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam fifo_buf.wrcontrol_aclr_b =  "NONE";
defparam fifo_buf.rdcontrol_aclr_b =  "NONE";
defparam fifo_buf.indata_aclr_b =  "NONE";
defparam fifo_buf.address_aclr_b =  "NONE";
defparam fifo_buf.outdata_aclr_b =  "NONE";
defparam fifo_buf.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam fifo_buf.rdcontrol_reg_b =  "CLOCK0";
defparam fifo_buf.indata_reg_b =  "CLOCK0";
defparam fifo_buf.address_reg_b =  "CLOCK0";
defparam fifo_buf.outdata_reg_b =  "UNREGISTERED";
defparam fifo_buf.wrcontrol_aclr_a =  "NONE";
defparam fifo_buf.indata_aclr_a =  "NONE";
defparam fifo_buf.address_aclr_a =  "NONE";
defparam fifo_buf.outdata_aclr_a =  "NONE";
defparam fifo_buf.outdata_reg_a =  "UNREGISTERED";
defparam fifo_buf.operation_mode =  "DUAL_PORT";
defparam fifo_buf.clock_enable_input_b =  "ALTERNATE";
defparam fifo_buf.clock_enable_input_a =  "ALTERNATE";
defparam fifo_buf.clock_enable_output_b =  "NORMAL";
defparam fifo_buf.clock_enable_output_a =  "NORMAL";
defparam fifo_buf.intended_device_family =  "CYCLONE IVE";
defparam fifo_buf.numwords_b =  32;
defparam fifo_buf.numwords_a =  32;
defparam fifo_buf.lpm_type =  "altsyncram";
defparam fifo_buf.init_file =  "UNUSED";
defparam fifo_buf.ram_block_type =  "AUTO";
defparam fifo_buf.widthad_b =  5;
defparam fifo_buf.width_b =  24;
defparam fifo_buf.widthad_a =  5;
defparam fifo_buf.width_a =  24;
  assign  reset_buf_i = ~ reset_buf;
endmodule /* fifo_24s_32s_6s_0 */

// VQM4.1+ 
module motion_detect_top (
  clock,
  reset,
  bg_wr_en,
  bg_din,
  bg_full,
  fr_wr_en,
  fr_din,
  fr_full,
  rd_en,
  dout,
  empty
)
;

/*  Synopsys
.origName=motion_detect_top
.langParams="DATA_WIDTH FIFO_BUFFER_SIZE"
DATA_WIDTH=24
FIFO_BUFFER_SIZE=32
 */
input clock ;
input reset ;
input bg_wr_en ;
input [23:0] bg_din ;
output bg_full ;
input fr_wr_en ;
input [23:0] fr_din ;
output fr_full ;
output rd_en ;
output [23:0] dout ;
output empty ;
wire clock ;
wire reset ;
wire bg_wr_en ;
wire bg_full ;
wire fr_wr_en ;
wire fr_full ;
wire rd_en ;
wire empty ;
wire [23:0] bg_dout;
wire [23:0] fr_dout;
wire [7:0] bg_grayscale_out_din;
wire [7:0] fr_grayscale_out_din;
wire [23:0] gray_bg_dout;
wire [23:0] gray_fr_dout;
wire [23:0] sub_fifo_dout;
wire [23:0] final_fifo_din;
wire [0:0] subtractor_state;
wire [0:0] fr_grayscale_state;
wire [5:4] gray_fr_wr_addr;
wire [5:4] gray_fr_rd_addr;
wire [5:3] gray_bg_wr_addr;
wire [5:3] gray_bg_rd_addr;
wire [23:0] dout_c;
wire [23:0] bg_din_c;
wire [23:0] fr_din_c;
wire [3:3] fr_grayscale_SUM_0_1_i_o3;
wire [0:0] subtractor_out_din_1;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout_0 ;
wire [2:2] \if_generate_plus.mult1_un40_sum_m_combout ;
wire bg_grayscale_in_rd_en ;
wire highlight_sub_rd_en ;
wire GND ;
wire highlight_fr_rd_en ;
wire final_fifo_wr_en ;
wire final_fifo_full ;
wire VCC ;
wire bg_grayscale_un2_gs_c_add8 ;
wire CO0_0 ;
wire subtractor_sub_0_0_0__g0_i_o4 ;
wire fr_grayscale_gs_1_0_0__g0_i_o4 ;
wire gray_fr_empty ;
wire gray_bg_empty ;
wire frame_empty ;
wire background_empty ;
wire background_full ;
wire frame_full ;
wire bg_wr_en_c ;
wire fr_wr_en_c ;
wire gray_bg_full_2 ;
wire gray_bg_empty_t_2 ;
wire gray_fr_full_3 ;
wire gray_fr_full_2 ;
wire sub_fifo_full ;
wire fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1 ;
wire fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2 ;
wire bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2 ;
wire bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2 ;
wire fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2 ;
wire bg_grayscale_out_wr_en ;
wire fr_grayscale_out_wr_en ;
wire empty_RNIAU72 ;
wire empty_RNI8JC8 ;
wire empty_RNIA3F8 ;
  assign VCC = 1'b1;
//@0:1
  assign GND = 1'b0;
// @11:37
  cycloneive_lcell_comb retbg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.dataa(CO0_0),
	.datab(bg_grayscale_un2_gs_c_add8),
	.datac(bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.datad(bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2)
);
defparam retbg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'hf780;
defparam retbg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @11:37
  cycloneive_lcell_comb retfr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_ (
	.combout(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.dataa(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2),
	.datab(fr_grayscale_SUM_0_1_i_o3[3]),
	.datac(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.datad(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1)
);
defparam retfr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.lut_mask=16'h1dd1;
defparam retfr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_m_2_.sum_lutc_input="datac";
// @14:12
  cycloneive_io_ibuf fr_din_in_23_ (
	.o(fr_din_c[23]),
	.i(fr_din[23]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_22_ (
	.o(fr_din_c[22]),
	.i(fr_din[22]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_21_ (
	.o(fr_din_c[21]),
	.i(fr_din[21]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_20_ (
	.o(fr_din_c[20]),
	.i(fr_din[20]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_19_ (
	.o(fr_din_c[19]),
	.i(fr_din[19]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_18_ (
	.o(fr_din_c[18]),
	.i(fr_din[18]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_17_ (
	.o(fr_din_c[17]),
	.i(fr_din[17]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_16_ (
	.o(fr_din_c[16]),
	.i(fr_din[16]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_15_ (
	.o(fr_din_c[15]),
	.i(fr_din[15]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_14_ (
	.o(fr_din_c[14]),
	.i(fr_din[14]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_13_ (
	.o(fr_din_c[13]),
	.i(fr_din[13]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_12_ (
	.o(fr_din_c[12]),
	.i(fr_din[12]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_11_ (
	.o(fr_din_c[11]),
	.i(fr_din[11]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_10_ (
	.o(fr_din_c[10]),
	.i(fr_din[10]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_9_ (
	.o(fr_din_c[9]),
	.i(fr_din[9]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_8_ (
	.o(fr_din_c[8]),
	.i(fr_din[8]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_7_ (
	.o(fr_din_c[7]),
	.i(fr_din[7]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_6_ (
	.o(fr_din_c[6]),
	.i(fr_din[6]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_5_ (
	.o(fr_din_c[5]),
	.i(fr_din[5]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_4_ (
	.o(fr_din_c[4]),
	.i(fr_din[4]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_3_ (
	.o(fr_din_c[3]),
	.i(fr_din[3]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_2_ (
	.o(fr_din_c[2]),
	.i(fr_din[2]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_1_ (
	.o(fr_din_c[1]),
	.i(fr_din[1]),
	.ibar(GND)
);
// @14:12
  cycloneive_io_ibuf fr_din_in_0_ (
	.o(fr_din_c[0]),
	.i(fr_din[0]),
	.ibar(GND)
);
// @14:11
  cycloneive_io_ibuf fr_wr_en_in (
	.o(fr_wr_en_c),
	.i(fr_wr_en),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_23_ (
	.o(bg_din_c[23]),
	.i(bg_din[23]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_22_ (
	.o(bg_din_c[22]),
	.i(bg_din[22]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_21_ (
	.o(bg_din_c[21]),
	.i(bg_din[21]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_20_ (
	.o(bg_din_c[20]),
	.i(bg_din[20]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_19_ (
	.o(bg_din_c[19]),
	.i(bg_din[19]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_18_ (
	.o(bg_din_c[18]),
	.i(bg_din[18]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_17_ (
	.o(bg_din_c[17]),
	.i(bg_din[17]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_16_ (
	.o(bg_din_c[16]),
	.i(bg_din[16]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_15_ (
	.o(bg_din_c[15]),
	.i(bg_din[15]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_14_ (
	.o(bg_din_c[14]),
	.i(bg_din[14]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_13_ (
	.o(bg_din_c[13]),
	.i(bg_din[13]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_12_ (
	.o(bg_din_c[12]),
	.i(bg_din[12]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_11_ (
	.o(bg_din_c[11]),
	.i(bg_din[11]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_10_ (
	.o(bg_din_c[10]),
	.i(bg_din[10]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_9_ (
	.o(bg_din_c[9]),
	.i(bg_din[9]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_8_ (
	.o(bg_din_c[8]),
	.i(bg_din[8]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_7_ (
	.o(bg_din_c[7]),
	.i(bg_din[7]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_6_ (
	.o(bg_din_c[6]),
	.i(bg_din[6]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_5_ (
	.o(bg_din_c[5]),
	.i(bg_din[5]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_4_ (
	.o(bg_din_c[4]),
	.i(bg_din[4]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_3_ (
	.o(bg_din_c[3]),
	.i(bg_din[3]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_2_ (
	.o(bg_din_c[2]),
	.i(bg_din[2]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_1_ (
	.o(bg_din_c[1]),
	.i(bg_din[1]),
	.ibar(GND)
);
// @14:9
  cycloneive_io_ibuf bg_din_in_0_ (
	.o(bg_din_c[0]),
	.i(bg_din[0]),
	.ibar(GND)
);
// @14:8
  cycloneive_io_ibuf bg_wr_en_in (
	.o(bg_wr_en_c),
	.i(bg_wr_en),
	.ibar(GND)
);
// @14:16
  cycloneive_io_obuf empty_out (
	.o(empty),
	.i(empty_RNIAU72),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_23_ (
	.o(dout[23]),
	.i(dout_c[23]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_22_ (
	.o(dout[22]),
	.i(dout_c[22]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_21_ (
	.o(dout[21]),
	.i(dout_c[21]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_20_ (
	.o(dout[20]),
	.i(dout_c[20]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_19_ (
	.o(dout[19]),
	.i(dout_c[19]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_18_ (
	.o(dout[18]),
	.i(dout_c[18]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_17_ (
	.o(dout[17]),
	.i(dout_c[17]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_16_ (
	.o(dout[16]),
	.i(dout_c[16]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_15_ (
	.o(dout[15]),
	.i(dout_c[15]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_14_ (
	.o(dout[14]),
	.i(dout_c[14]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_13_ (
	.o(dout[13]),
	.i(dout_c[13]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_12_ (
	.o(dout[12]),
	.i(dout_c[12]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_11_ (
	.o(dout[11]),
	.i(dout_c[11]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_10_ (
	.o(dout[10]),
	.i(dout_c[10]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_9_ (
	.o(dout[9]),
	.i(dout_c[9]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_8_ (
	.o(dout[8]),
	.i(dout_c[8]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_7_ (
	.o(dout[7]),
	.i(dout_c[7]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_6_ (
	.o(dout[6]),
	.i(dout_c[6]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_5_ (
	.o(dout[5]),
	.i(dout_c[5]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_4_ (
	.o(dout[4]),
	.i(dout_c[4]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_3_ (
	.o(dout[3]),
	.i(dout_c[3]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_2_ (
	.o(dout[2]),
	.i(dout_c[2]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_1_ (
	.o(dout[1]),
	.i(dout_c[1]),
	.oe(VCC)
);
// @14:15
  cycloneive_io_obuf dout_out_0_ (
	.o(dout[0]),
	.i(dout_c[0]),
	.oe(VCC)
);
// @14:14
  cycloneive_io_obuf rd_en_out (
	.o(rd_en),
	.i(GND),
	.oe(VCC)
);
// @14:13
  cycloneive_io_obuf fr_full_out (
	.o(fr_full),
	.i(frame_full),
	.oe(VCC)
);
// @14:10
  cycloneive_io_obuf bg_full_out (
	.o(bg_full),
	.i(background_full),
	.oe(VCC)
);
// @14:176
  highlight highlighter (
	.clock(clock),
	.reset(reset),
	.img_rd_en(highlight_sub_rd_en),
	.img_empty(empty_RNIA3F8),
	.img_dout(sub_fifo_dout[23:0]),
	.fr_rd_en(highlight_fr_rd_en),
	.fr_empty(empty_RNI8JC8),
	.fr_dout({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.out_wr_en(final_fifo_wr_en),
	.out_full(final_fifo_full),
	.out_din(final_fifo_din[23:0])
);
// @14:43
  fifo_24s_32s_6s background (
	.bg_din_c_0(bg_din_c[0]),
	.bg_din_c_1(bg_din_c[1]),
	.bg_din_c_2(bg_din_c[2]),
	.bg_din_c_3(bg_din_c[3]),
	.bg_din_c_4(bg_din_c[4]),
	.bg_din_c_5(bg_din_c[5]),
	.bg_din_c_6(bg_din_c[6]),
	.bg_din_c_7(bg_din_c[7]),
	.bg_din_c_8(bg_din_c[8]),
	.bg_din_c_9(bg_din_c[9]),
	.bg_din_c_10(bg_din_c[10]),
	.bg_din_c_11(bg_din_c[11]),
	.bg_din_c_12(bg_din_c[12]),
	.bg_din_c_13(bg_din_c[13]),
	.bg_din_c_14(bg_din_c[14]),
	.bg_din_c_15(bg_din_c[15]),
	.bg_din_c_16(bg_din_c[16]),
	.bg_din_c_17(bg_din_c[17]),
	.bg_din_c_18(bg_din_c[18]),
	.bg_din_c_19(bg_din_c[19]),
	.bg_din_c_20(bg_din_c[20]),
	.bg_din_c_21(bg_din_c[21]),
	.bg_din_c_22(bg_din_c[22]),
	.bg_din_c_23(bg_din_c[23]),
	.bg_dout_0(bg_dout[0]),
	.bg_dout_1(bg_dout[1]),
	.bg_dout_2(bg_dout[2]),
	.bg_dout_3(bg_dout[3]),
	.bg_dout_4(bg_dout[4]),
	.bg_dout_5(bg_dout[5]),
	.bg_dout_6(bg_dout[6]),
	.bg_dout_7(bg_dout[7]),
	.bg_dout_8(bg_dout[8]),
	.bg_dout_9(bg_dout[9]),
	.bg_dout_10(bg_dout[10]),
	.bg_dout_11(bg_dout[11]),
	.bg_dout_12(bg_dout[12]),
	.bg_dout_13(bg_dout[13]),
	.bg_dout_14(bg_dout[14]),
	.bg_dout_15(bg_dout[15]),
	.bg_dout_16(bg_dout[16]),
	.bg_dout_17(bg_dout[17]),
	.bg_dout_18(bg_dout[18]),
	.bg_dout_19(bg_dout[19]),
	.bg_dout_20(bg_dout[20]),
	.bg_dout_21(bg_dout[21]),
	.bg_dout_22(bg_dout[22]),
	.bg_dout_23(bg_dout[23]),
	.in_rd_en(bg_grayscale_in_rd_en),
	.bg_wr_en_c(bg_wr_en_c),
	.full_1z(background_full),
	.empty_1z(background_empty),
	.reset_buf(reset),
	.clock(clock)
);
// @14:58
  fifo_24s_32s_6s_4 frame (
	.fr_din_c_0(fr_din_c[0]),
	.fr_din_c_1(fr_din_c[1]),
	.fr_din_c_2(fr_din_c[2]),
	.fr_din_c_3(fr_din_c[3]),
	.fr_din_c_4(fr_din_c[4]),
	.fr_din_c_5(fr_din_c[5]),
	.fr_din_c_6(fr_din_c[6]),
	.fr_din_c_7(fr_din_c[7]),
	.fr_din_c_8(fr_din_c[8]),
	.fr_din_c_9(fr_din_c[9]),
	.fr_din_c_10(fr_din_c[10]),
	.fr_din_c_11(fr_din_c[11]),
	.fr_din_c_12(fr_din_c[12]),
	.fr_din_c_13(fr_din_c[13]),
	.fr_din_c_14(fr_din_c[14]),
	.fr_din_c_15(fr_din_c[15]),
	.fr_din_c_16(fr_din_c[16]),
	.fr_din_c_17(fr_din_c[17]),
	.fr_din_c_18(fr_din_c[18]),
	.fr_din_c_19(fr_din_c[19]),
	.fr_din_c_20(fr_din_c[20]),
	.fr_din_c_21(fr_din_c[21]),
	.fr_din_c_22(fr_din_c[22]),
	.fr_din_c_23(fr_din_c[23]),
	.fr_dout_0(fr_dout[0]),
	.fr_dout_1(fr_dout[1]),
	.fr_dout_2(fr_dout[2]),
	.fr_dout_3(fr_dout[3]),
	.fr_dout_4(fr_dout[4]),
	.fr_dout_5(fr_dout[5]),
	.fr_dout_6(fr_dout[6]),
	.fr_dout_7(fr_dout[7]),
	.fr_dout_8(fr_dout[8]),
	.fr_dout_9(fr_dout[9]),
	.fr_dout_10(fr_dout[10]),
	.fr_dout_11(fr_dout[11]),
	.fr_dout_12(fr_dout[12]),
	.fr_dout_13(fr_dout[13]),
	.fr_dout_14(fr_dout[14]),
	.fr_dout_15(fr_dout[15]),
	.fr_dout_16(fr_dout[16]),
	.fr_dout_17(fr_dout[17]),
	.fr_dout_18(fr_dout[18]),
	.fr_dout_19(fr_dout[19]),
	.fr_dout_20(fr_dout[20]),
	.fr_dout_21(fr_dout[21]),
	.fr_dout_22(fr_dout[22]),
	.fr_dout_23(fr_dout[23]),
	.state_0(fr_grayscale_state[0]),
	.gs_1_0_0__g0_i_o4(fr_grayscale_gs_1_0_0__g0_i_o4),
	.fr_wr_en_c(fr_wr_en_c),
	.full_1z(frame_full),
	.empty_1z(frame_empty),
	.reset_buf(reset),
	.clock(clock)
);
// @14:72
  grayscale bg_grayscale (
	.wr_addr_2(gray_bg_wr_addr[5]),
	.wr_addr_1(gray_bg_wr_addr[4]),
	.wr_addr_0(gray_bg_wr_addr[3]),
	.rd_addr_2(gray_bg_rd_addr[5]),
	.rd_addr_1(gray_bg_rd_addr[4]),
	.rd_addr_0(gray_bg_rd_addr[3]),
	.out_din_7(bg_grayscale_out_din[7]),
	.out_din_6(bg_grayscale_out_din[6]),
	.out_din_5(bg_grayscale_out_din[5]),
	.out_din_4(bg_grayscale_out_din[4]),
	.out_din_3(bg_grayscale_out_din[3]),
	.out_din_2(bg_grayscale_out_din[2]),
	.out_din_1(bg_grayscale_out_din[1]),
	.out_din_0(bg_grayscale_out_din[0]),
	.bg_dout_0(bg_dout[0]),
	.bg_dout_1(bg_dout[1]),
	.bg_dout_2(bg_dout[2]),
	.bg_dout_3(bg_dout[3]),
	.bg_dout_4(bg_dout[4]),
	.bg_dout_5(bg_dout[5]),
	.bg_dout_6(bg_dout[6]),
	.bg_dout_7(bg_dout[7]),
	.bg_dout_8(bg_dout[8]),
	.bg_dout_16(bg_dout[16]),
	.bg_dout_9(bg_dout[9]),
	.bg_dout_17(bg_dout[17]),
	.bg_dout_10(bg_dout[10]),
	.bg_dout_18(bg_dout[18]),
	.bg_dout_11(bg_dout[11]),
	.bg_dout_19(bg_dout[19]),
	.bg_dout_12(bg_dout[12]),
	.bg_dout_20(bg_dout[20]),
	.bg_dout_13(bg_dout[13]),
	.bg_dout_21(bg_dout[21]),
	.bg_dout_14(bg_dout[14]),
	.bg_dout_22(bg_dout[22]),
	.bg_dout_15(bg_dout[15]),
	.bg_dout_23(bg_dout[23]),
	.mult1_un40_sum_m_combout_0_0(\if_generate_plus.mult1_un40_sum_m_combout_0 [2]),
	.mult1_un40_sum_0_sum2(bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2),
	.mult1_un40_sum_1_anc2(bg_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_anc2),
	.full_2(gray_bg_full_2),
	.empty_t_2(gray_bg_empty_t_2),
	.CO0_0(CO0_0),
	.empty(background_empty),
	.out_wr_en_1z(bg_grayscale_out_wr_en),
	.un2_gs_c_add8_1z(bg_grayscale_un2_gs_c_add8),
	.in_rd_en_1z(bg_grayscale_in_rd_en),
	.reset_buf(reset),
	.clock(clock)
);
// @14:83
  grayscale_0 fr_grayscale (
	.wr_addr_1(gray_fr_wr_addr[5]),
	.wr_addr_0(gray_fr_wr_addr[4]),
	.rd_addr_1(gray_fr_rd_addr[5]),
	.rd_addr_0(gray_fr_rd_addr[4]),
	.SUM_0_1_i_o3_0(fr_grayscale_SUM_0_1_i_o3[3]),
	.out_din_7(fr_grayscale_out_din[7]),
	.out_din_6(fr_grayscale_out_din[6]),
	.out_din_5(fr_grayscale_out_din[5]),
	.out_din_4(fr_grayscale_out_din[4]),
	.out_din_3(fr_grayscale_out_din[3]),
	.out_din_2(fr_grayscale_out_din[2]),
	.out_din_1(fr_grayscale_out_din[1]),
	.out_din_0(fr_grayscale_out_din[0]),
	.fr_dout_0(fr_dout[0]),
	.fr_dout_1(fr_dout[1]),
	.fr_dout_2(fr_dout[2]),
	.fr_dout_3(fr_dout[3]),
	.fr_dout_4(fr_dout[4]),
	.fr_dout_5(fr_dout[5]),
	.fr_dout_6(fr_dout[6]),
	.fr_dout_7(fr_dout[7]),
	.fr_dout_8(fr_dout[8]),
	.fr_dout_16(fr_dout[16]),
	.fr_dout_9(fr_dout[9]),
	.fr_dout_17(fr_dout[17]),
	.fr_dout_10(fr_dout[10]),
	.fr_dout_18(fr_dout[18]),
	.fr_dout_11(fr_dout[11]),
	.fr_dout_19(fr_dout[19]),
	.fr_dout_12(fr_dout[12]),
	.fr_dout_20(fr_dout[20]),
	.fr_dout_13(fr_dout[13]),
	.fr_dout_21(fr_dout[21]),
	.fr_dout_14(fr_dout[14]),
	.fr_dout_22(fr_dout[22]),
	.fr_dout_15(fr_dout[15]),
	.fr_dout_23(fr_dout[23]),
	.state_0(fr_grayscale_state[0]),
	.mult1_un40_sum_m_combout_0(\if_generate_plus.mult1_un40_sum_m_combout [2]),
	.mult1_un40_sum_0_c1(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_c1),
	.mult1_un40_sum_0_sum2_2(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_0_sum2_2),
	.mult1_un40_sum_1_sum2(fr_grayscale_un11_gs_c_if_generate_plus_mult1_un40_sum_1_sum2),
	.full_2(gray_fr_full_2),
	.full_3(gray_fr_full_3),
	.out_wr_en_1z(fr_grayscale_out_wr_en),
	.empty(frame_empty),
	.gs_1_0_0__g0_i_o4(fr_grayscale_gs_1_0_0__g0_i_o4),
	.reset_buf(reset),
	.clock(clock)
);
// @14:99
  fifo_24s_32s_6s_5 gray_bg (
	.out_din_0(bg_grayscale_out_din[0]),
	.out_din_1(bg_grayscale_out_din[1]),
	.out_din_2(bg_grayscale_out_din[2]),
	.out_din_3(bg_grayscale_out_din[3]),
	.out_din_4(bg_grayscale_out_din[4]),
	.out_din_5(bg_grayscale_out_din[5]),
	.out_din_6(bg_grayscale_out_din[6]),
	.out_din_7(bg_grayscale_out_din[7]),
	.gray_bg_dout_0(gray_bg_dout[0]),
	.gray_bg_dout_1(gray_bg_dout[1]),
	.gray_bg_dout_2(gray_bg_dout[2]),
	.gray_bg_dout_3(gray_bg_dout[3]),
	.gray_bg_dout_4(gray_bg_dout[4]),
	.gray_bg_dout_5(gray_bg_dout[5]),
	.gray_bg_dout_6(gray_bg_dout[6]),
	.gray_bg_dout_7(gray_bg_dout[7]),
	.gray_bg_dout_8(gray_bg_dout[8]),
	.gray_bg_dout_9(gray_bg_dout[9]),
	.gray_bg_dout_10(gray_bg_dout[10]),
	.gray_bg_dout_11(gray_bg_dout[11]),
	.gray_bg_dout_12(gray_bg_dout[12]),
	.gray_bg_dout_13(gray_bg_dout[13]),
	.gray_bg_dout_14(gray_bg_dout[14]),
	.gray_bg_dout_15(gray_bg_dout[15]),
	.gray_bg_dout_16(gray_bg_dout[16]),
	.gray_bg_dout_17(gray_bg_dout[17]),
	.gray_bg_dout_18(gray_bg_dout[18]),
	.gray_bg_dout_19(gray_bg_dout[19]),
	.gray_bg_dout_20(gray_bg_dout[20]),
	.gray_bg_dout_21(gray_bg_dout[21]),
	.gray_bg_dout_22(gray_bg_dout[22]),
	.gray_bg_dout_23(gray_bg_dout[23]),
	.wr_addr_2(gray_bg_wr_addr[5]),
	.wr_addr_1(gray_bg_wr_addr[4]),
	.wr_addr_0(gray_bg_wr_addr[3]),
	.rd_addr_2(gray_bg_rd_addr[5]),
	.rd_addr_1(gray_bg_rd_addr[4]),
	.rd_addr_0(gray_bg_rd_addr[3]),
	.sub_0_0_0__g0_i_o4(subtractor_sub_0_0_0__g0_i_o4),
	.full_2_1z(gray_bg_full_2),
	.out_wr_en(bg_grayscale_out_wr_en),
	.empty_t_2_1z(gray_bg_empty_t_2),
	.empty_1z(gray_bg_empty),
	.reset_buf(reset),
	.clock(clock)
);
// @14:114
  fifo_24s_32s_6s_6 gray_fr (
	.out_din_0(fr_grayscale_out_din[0]),
	.out_din_1(fr_grayscale_out_din[1]),
	.out_din_2(fr_grayscale_out_din[2]),
	.out_din_3(fr_grayscale_out_din[3]),
	.out_din_4(fr_grayscale_out_din[4]),
	.out_din_5(fr_grayscale_out_din[5]),
	.out_din_6(fr_grayscale_out_din[6]),
	.out_din_7(fr_grayscale_out_din[7]),
	.gray_fr_dout_0(gray_fr_dout[0]),
	.gray_fr_dout_1(gray_fr_dout[1]),
	.gray_fr_dout_2(gray_fr_dout[2]),
	.gray_fr_dout_3(gray_fr_dout[3]),
	.gray_fr_dout_4(gray_fr_dout[4]),
	.gray_fr_dout_5(gray_fr_dout[5]),
	.gray_fr_dout_6(gray_fr_dout[6]),
	.gray_fr_dout_7(gray_fr_dout[7]),
	.gray_fr_dout_8(gray_fr_dout[8]),
	.gray_fr_dout_9(gray_fr_dout[9]),
	.gray_fr_dout_10(gray_fr_dout[10]),
	.gray_fr_dout_11(gray_fr_dout[11]),
	.gray_fr_dout_12(gray_fr_dout[12]),
	.gray_fr_dout_13(gray_fr_dout[13]),
	.gray_fr_dout_14(gray_fr_dout[14]),
	.gray_fr_dout_15(gray_fr_dout[15]),
	.gray_fr_dout_16(gray_fr_dout[16]),
	.gray_fr_dout_17(gray_fr_dout[17]),
	.gray_fr_dout_18(gray_fr_dout[18]),
	.gray_fr_dout_19(gray_fr_dout[19]),
	.gray_fr_dout_20(gray_fr_dout[20]),
	.gray_fr_dout_21(gray_fr_dout[21]),
	.gray_fr_dout_22(gray_fr_dout[22]),
	.gray_fr_dout_23(gray_fr_dout[23]),
	.wr_addr_1(gray_fr_wr_addr[5]),
	.wr_addr_0(gray_fr_wr_addr[4]),
	.rd_addr_1(gray_fr_rd_addr[5]),
	.rd_addr_0(gray_fr_rd_addr[4]),
	.sub_0_0_0__g0_i_o4(subtractor_sub_0_0_0__g0_i_o4),
	.full_2_1z(gray_fr_full_2),
	.full_3_1z(gray_fr_full_3),
	.out_wr_en(fr_grayscale_out_wr_en),
	.empty_1z(gray_fr_empty),
	.reset_buf(reset),
	.clock(clock)
);
// @14:128
  subtract subtractor (
	.out_din_1_0(subtractor_out_din_1[0]),
	.gray_fr_dout_0(gray_fr_dout[0]),
	.gray_fr_dout_1(gray_fr_dout[1]),
	.gray_fr_dout_2(gray_fr_dout[2]),
	.gray_fr_dout_3(gray_fr_dout[3]),
	.gray_fr_dout_4(gray_fr_dout[4]),
	.gray_fr_dout_5(gray_fr_dout[5]),
	.gray_fr_dout_6(gray_fr_dout[6]),
	.gray_fr_dout_7(gray_fr_dout[7]),
	.gray_fr_dout_8(gray_fr_dout[8]),
	.gray_fr_dout_9(gray_fr_dout[9]),
	.gray_fr_dout_10(gray_fr_dout[10]),
	.gray_fr_dout_11(gray_fr_dout[11]),
	.gray_fr_dout_12(gray_fr_dout[12]),
	.gray_fr_dout_13(gray_fr_dout[13]),
	.gray_fr_dout_14(gray_fr_dout[14]),
	.gray_fr_dout_15(gray_fr_dout[15]),
	.gray_fr_dout_16(gray_fr_dout[16]),
	.gray_fr_dout_17(gray_fr_dout[17]),
	.gray_fr_dout_18(gray_fr_dout[18]),
	.gray_fr_dout_19(gray_fr_dout[19]),
	.gray_fr_dout_20(gray_fr_dout[20]),
	.gray_fr_dout_21(gray_fr_dout[21]),
	.gray_fr_dout_22(gray_fr_dout[22]),
	.gray_fr_dout_23(gray_fr_dout[23]),
	.gray_bg_dout_0(gray_bg_dout[0]),
	.gray_bg_dout_1(gray_bg_dout[1]),
	.gray_bg_dout_2(gray_bg_dout[2]),
	.gray_bg_dout_3(gray_bg_dout[3]),
	.gray_bg_dout_4(gray_bg_dout[4]),
	.gray_bg_dout_5(gray_bg_dout[5]),
	.gray_bg_dout_6(gray_bg_dout[6]),
	.gray_bg_dout_7(gray_bg_dout[7]),
	.gray_bg_dout_8(gray_bg_dout[8]),
	.gray_bg_dout_9(gray_bg_dout[9]),
	.gray_bg_dout_10(gray_bg_dout[10]),
	.gray_bg_dout_11(gray_bg_dout[11]),
	.gray_bg_dout_12(gray_bg_dout[12]),
	.gray_bg_dout_13(gray_bg_dout[13]),
	.gray_bg_dout_14(gray_bg_dout[14]),
	.gray_bg_dout_15(gray_bg_dout[15]),
	.gray_bg_dout_16(gray_bg_dout[16]),
	.gray_bg_dout_17(gray_bg_dout[17]),
	.gray_bg_dout_18(gray_bg_dout[18]),
	.gray_bg_dout_19(gray_bg_dout[19]),
	.gray_bg_dout_20(gray_bg_dout[20]),
	.gray_bg_dout_21(gray_bg_dout[21]),
	.gray_bg_dout_22(gray_bg_dout[22]),
	.gray_bg_dout_23(gray_bg_dout[23]),
	.state_0(subtractor_state[0]),
	.full(sub_fifo_full),
	.empty_0(gray_fr_empty),
	.empty(gray_bg_empty),
	.sub_0_0_0__g0_i_o4(subtractor_sub_0_0_0__g0_i_o4),
	.reset_buf(reset),
	.clock(clock)
);
// @14:147
  fifo_24s_32s_6s_7 sub_fifo (
	.out_din_1_0(subtractor_out_din_1[0]),
	.sub_fifo_dout_0(sub_fifo_dout[0]),
	.sub_fifo_dout_1(sub_fifo_dout[1]),
	.sub_fifo_dout_2(sub_fifo_dout[2]),
	.sub_fifo_dout_3(sub_fifo_dout[3]),
	.sub_fifo_dout_4(sub_fifo_dout[4]),
	.sub_fifo_dout_5(sub_fifo_dout[5]),
	.sub_fifo_dout_6(sub_fifo_dout[6]),
	.sub_fifo_dout_7(sub_fifo_dout[7]),
	.sub_fifo_dout_8(sub_fifo_dout[8]),
	.sub_fifo_dout_9(sub_fifo_dout[9]),
	.sub_fifo_dout_10(sub_fifo_dout[10]),
	.sub_fifo_dout_11(sub_fifo_dout[11]),
	.sub_fifo_dout_12(sub_fifo_dout[12]),
	.sub_fifo_dout_13(sub_fifo_dout[13]),
	.sub_fifo_dout_14(sub_fifo_dout[14]),
	.sub_fifo_dout_15(sub_fifo_dout[15]),
	.sub_fifo_dout_16(sub_fifo_dout[16]),
	.sub_fifo_dout_17(sub_fifo_dout[17]),
	.sub_fifo_dout_18(sub_fifo_dout[18]),
	.sub_fifo_dout_19(sub_fifo_dout[19]),
	.sub_fifo_dout_20(sub_fifo_dout[20]),
	.sub_fifo_dout_21(sub_fifo_dout[21]),
	.sub_fifo_dout_22(sub_fifo_dout[22]),
	.sub_fifo_dout_23(sub_fifo_dout[23]),
	.state_0(subtractor_state[0]),
	.highlight_sub_rd_en(highlight_sub_rd_en),
	.full_1z(sub_fifo_full),
	.empty_RNIA3F8_1z(empty_RNIA3F8),
	.reset_buf(reset),
	.clock(clock)
);
// @14:162
  fifo_24s_32s_6s_1 pre_highlight_frame_fifo (
	.highlight_fr_rd_en(highlight_fr_rd_en),
	.empty_RNI8JC8_1z(empty_RNI8JC8),
	.reset_buf(reset),
	.clock(clock)
);
// @14:195
  fifo_24s_32s_6s_0 final_fifo (
	.final_fifo_din_0(final_fifo_din[0]),
	.final_fifo_din_1(final_fifo_din[1]),
	.final_fifo_din_2(final_fifo_din[2]),
	.final_fifo_din_3(final_fifo_din[3]),
	.final_fifo_din_4(final_fifo_din[4]),
	.final_fifo_din_5(final_fifo_din[5]),
	.final_fifo_din_6(final_fifo_din[6]),
	.final_fifo_din_7(final_fifo_din[7]),
	.final_fifo_din_8(final_fifo_din[8]),
	.final_fifo_din_9(final_fifo_din[9]),
	.final_fifo_din_10(final_fifo_din[10]),
	.final_fifo_din_11(final_fifo_din[11]),
	.final_fifo_din_12(final_fifo_din[12]),
	.final_fifo_din_13(final_fifo_din[13]),
	.final_fifo_din_14(final_fifo_din[14]),
	.final_fifo_din_15(final_fifo_din[15]),
	.final_fifo_din_16(final_fifo_din[16]),
	.final_fifo_din_17(final_fifo_din[17]),
	.final_fifo_din_18(final_fifo_din[18]),
	.final_fifo_din_19(final_fifo_din[19]),
	.final_fifo_din_20(final_fifo_din[20]),
	.final_fifo_din_21(final_fifo_din[21]),
	.final_fifo_din_22(final_fifo_din[22]),
	.final_fifo_din_23(final_fifo_din[23]),
	.dout_c_0(dout_c[0]),
	.dout_c_1(dout_c[1]),
	.dout_c_2(dout_c[2]),
	.dout_c_3(dout_c[3]),
	.dout_c_4(dout_c[4]),
	.dout_c_5(dout_c[5]),
	.dout_c_6(dout_c[6]),
	.dout_c_7(dout_c[7]),
	.dout_c_8(dout_c[8]),
	.dout_c_9(dout_c[9]),
	.dout_c_10(dout_c[10]),
	.dout_c_11(dout_c[11]),
	.dout_c_12(dout_c[12]),
	.dout_c_13(dout_c[13]),
	.dout_c_14(dout_c[14]),
	.dout_c_15(dout_c[15]),
	.dout_c_16(dout_c[16]),
	.dout_c_17(dout_c[17]),
	.dout_c_18(dout_c[18]),
	.dout_c_19(dout_c[19]),
	.dout_c_20(dout_c[20]),
	.dout_c_21(dout_c[21]),
	.dout_c_22(dout_c[22]),
	.dout_c_23(dout_c[23]),
	.full_1z(final_fifo_full),
	.final_fifo_wr_en(final_fifo_wr_en),
	.empty_RNIAU72_1z(empty_RNIAU72),
	.reset_buf(reset),
	.clock(clock)
);
endmodule /* motion_detect_top */

