{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508546939588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508546939591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 19:48:59 2017 " "Processing started: Fri Oct 20 19:48:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508546939591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508546939591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508546939591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508546939919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory_dp " "Found entity 1: magic_memory_dp" {  } { { "magic_dual_port.sv" "" { Text "/home/bdamisc2/ece411/mp3/magic_dual_port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/bdamisc2/ece411/mp3/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/bdamisc2/ece411/mp3/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file magic_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 magic_memory " "Found entity 1: magic_memory" {  } { { "magic_memory.sv" "" { Text "/home/bdamisc2/ece411/mp3/magic_memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mp3_tb.sv(34) " "Verilog HDL Module Instantiation warning at mp3_tb.sv(34): ignored dangling comma in List of Port Connections" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1508546940192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3_tb " "Found entity 1: mp3_tb" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/bdamisc2/ece411/mp3/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/bdamisc2/ece411/mp3/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/bdamisc2/ece411/mp3/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/bdamisc2/ece411/mp3/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/bdamisc2/ece411/mp3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/bdamisc2/ece411/mp3/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/bdamisc2/ece411/mp3/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_comp " "Found entity 1: nzp_comp" {  } { { "nzp_comp.sv" "" { Text "/home/bdamisc2/ece411/mp3/nzp_comp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/bdamisc2/ece411/mp3/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.sv" "" { Text "/home/bdamisc2/ece411/mp3/if_id.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.sv" "" { Text "/home/bdamisc2/ece411/mp3/id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.sv" "" { Text "/home/bdamisc2/ece411/mp3/ex_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mem_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ext " "Found entity 1: shift_ext" {  } { { "shift_ext.sv" "" { Text "/home/bdamisc2/ece411/mp3/shift_ext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "control_rom.sv" "" { Text "/home/bdamisc2/ece411/mp3/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "/home/bdamisc2/ece411/mp3/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldb_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file ldb_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ldb_shift " "Found entity 1: ldb_shift" {  } { { "ldb_shift.sv" "" { Text "/home/bdamisc2/ece411/mp3/ldb_shift.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stb_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file stb_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stb_shift " "Found entity 1: stb_shift" {  } { { "stb_shift.sv" "" { Text "/home/bdamisc2/ece411/mp3/stb_shift.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508546940336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_resp_a mp3_tb.sv(21) " "Verilog HDL Implicit Net warning at mp3_tb.sv(21): created implicit net for \"pmem_resp_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_rdata_a mp3_tb.sv(22) " "Verilog HDL Implicit Net warning at mp3_tb.sv(22): created implicit net for \"pmem_rdata_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_read_a mp3_tb.sv(23) " "Verilog HDL Implicit Net warning at mp3_tb.sv(23): created implicit net for \"pmem_read_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_write_a mp3_tb.sv(24) " "Verilog HDL Implicit Net warning at mp3_tb.sv(24): created implicit net for \"pmem_write_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_address_a mp3_tb.sv(25) " "Verilog HDL Implicit Net warning at mp3_tb.sv(25): created implicit net for \"pmem_address_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_wdata_a mp3_tb.sv(26) " "Verilog HDL Implicit Net warning at mp3_tb.sv(26): created implicit net for \"pmem_wdata_a\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_resp_b mp3_tb.sv(28) " "Verilog HDL Implicit Net warning at mp3_tb.sv(28): created implicit net for \"pmem_resp_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_rdata_b mp3_tb.sv(29) " "Verilog HDL Implicit Net warning at mp3_tb.sv(29): created implicit net for \"pmem_rdata_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_read_b mp3_tb.sv(30) " "Verilog HDL Implicit Net warning at mp3_tb.sv(30): created implicit net for \"pmem_read_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_write_b mp3_tb.sv(31) " "Verilog HDL Implicit Net warning at mp3_tb.sv(31): created implicit net for \"pmem_write_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_address_b mp3_tb.sv(32) " "Verilog HDL Implicit Net warning at mp3_tb.sv(32): created implicit net for \"pmem_address_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_wdata_b mp3_tb.sv(33) " "Verilog HDL Implicit Net warning at mp3_tb.sv(33): created implicit net for \"pmem_wdata_b\"" {  } { { "mp3_tb.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3_tb.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_execute cpu.sv(252) " "Verilog HDL Implicit Net warning at cpu.sv(252): created implicit net for \"pc_execute\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trapvect_execute cpu.sv(273) " "Verilog HDL Implicit Net warning at cpu.sv(273): created implicit net for \"trapvect_execute\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trapvect_mem cpu.sv(281) " "Verilog HDL Implicit Net warning at cpu.sv(281): created implicit net for \"trapvect_mem\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr2_wb cpu.sv(357) " "Verilog HDL Implicit Net warning at cpu.sv(357): created implicit net for \"sr2_wb\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_rdata_wb cpu.sv(362) " "Verilog HDL Implicit Net warning at cpu.sv(362): created implicit net for \"d_rdata_wb\"" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mp3.sv 1 1 " "Using design file mp3.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/bdamisc2/ece411/mp3/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508546940564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1508546940564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508546940568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mp3_cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mp3_cpu\"" {  } { { "mp3.sv" "mp3_cpu" { Text "/home/bdamisc2/ece411/mp3/mp3.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508546940605 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array enum enum target requires cast cpu.sv(182) " "SystemVerilog error at cpu.sv(182): packed array type cannot be assigned to enum type - enum target requires cast" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 182 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Quartus II" 0 -1 1508546940608 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "opcode cpu.sv(182) " "SystemVerilog error at cpu.sv(182): can't pass value from actual to formal input \"opcode\" with incompatible type" {  } { { "cpu.sv" "" { Text "/home/bdamisc2/ece411/mp3/cpu.sv" 182 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Quartus II" 0 -1 1508546940608 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:mp3_cpu " "Can't elaborate user hierarchy \"cpu:mp3_cpu\"" {  } { { "mp3.sv" "mp3_cpu" { Text "/home/bdamisc2/ece411/mp3/mp3.sv" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508546940609 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508546940758 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 20 19:49:00 2017 " "Processing ended: Fri Oct 20 19:49:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508546940758 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508546940758 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508546940758 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508546940758 ""}
