
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [e:/class/Project/project_4/project_4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [E:/class/Project/project_4/project_4.srcs/constrs_1/imports/lab2/lab2.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [E:/class/Project/project_4/project_4.srcs/constrs_1/imports/lab3/lab4_system.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.srcs/constrs_1/imports/lab3/lab4_system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 478.359 ; gain = 291.371
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 478.359 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12cceb319

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 948.641 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 210 cells.
Phase 2 Constant Propagation | Checksum: df126585

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 948.641 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 914 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 856 unconnected cells.
Phase 3 Sweep | Checksum: fa04fe6c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 948.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fa04fe6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 948.641 ; gain = 0.000
Implement Debug Cores | Checksum: 8d5d64e9
Logic Optimization | Checksum: 8d5d64e9

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: fa04fe6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 948.641 ; gain = 0.000
Ending Power Optimization Task | Checksum: fa04fe6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 948.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 948.641 ; gain = 470.281
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 948.641 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/class/Project/project_4/project_4.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e3c923ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 948.641 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 948.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 948.641 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 2ef70d68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.565 . Memory (MB): peak = 948.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 2ef70d68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 2ef70d68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c903f1b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e93111bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 16798f7d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2.1.2.1 Place Init Design | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2.1 Placer Initialization Core | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 2 Placer Initialization | Checksum: 1b4506a5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19c7a5ecd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19c7a5ecd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: fa09507a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: c0bcfa49

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: c0bcfa49

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 17f19e9f0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 169973535

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 176bbf372

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 176bbf372

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 176bbf372

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 176bbf372

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 4.6 Small Shape Detail Placement | Checksum: 176bbf372

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 176bbf372

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 4 Detail Placement | Checksum: 176bbf372

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1f10ff876

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1f10ff876

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 109c91dc2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 962.344 ; gain = 13.703
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.616. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 109c91dc2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 5.2.2 Post Placement Optimization | Checksum: 109c91dc2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 5.2 Post Commit Optimization | Checksum: 109c91dc2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 109c91dc2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 109c91dc2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 109c91dc2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 5.5 Placer Reporting | Checksum: 109c91dc2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 14ccbe991

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 14ccbe991

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703
Ending Placer Task | Checksum: 13bd3e568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 962.344 ; gain = 13.703
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 962.344 ; gain = 13.703
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 962.344 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 962.344 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 962.344 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 962.344 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: faa653aa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1012.406 ; gain = 50.063

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: faa653aa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1014.172 ; gain = 51.828

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: faa653aa

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1021.195 ; gain = 58.852
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19fbcf92e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.624  | TNS=0      | WHS=-0.283 | THS=-71.6  |

Phase 2 Router Initialization | Checksum: 259eaceec

Time (s): cpu = 00:00:59 ; elapsed = 00:00:52 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d999d2ca

Time (s): cpu = 00:01:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 847
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 117b7b5af

Time (s): cpu = 00:01:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.292  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5f34fb9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1034.426 ; gain = 72.082
Phase 4 Rip-up And Reroute | Checksum: 1d5f34fb9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 110a0bb0b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.407  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 110a0bb0b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 110a0bb0b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15221ada8

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.407  | TNS=0      | WHS=0.025  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 106b3d942

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23972 %
  Global Horizontal Routing Utilization  = 2.89384 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: ee006996

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: ee006996

Time (s): cpu = 00:01:25 ; elapsed = 00:01:10 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1448dfc15

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1034.426 ; gain = 72.082

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.407  | TNS=0      | WHS=0.025  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1448dfc15

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1034.426 ; gain = 72.082
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1034.426 ; gain = 72.082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.426 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/class/Project/project_4/project_4.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.711 ; gain = 1.285
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.711 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1381.215 ; gain = 326.691
bdTcl: E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-6024-Samsung-PC/HWH/led_ip.tcl
bdTcl: E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-6024-Samsung-PC/HWH/system_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Wed May 27 13:52:19 2015...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-7608-Samsung-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-7608-Samsung-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-7608-Samsung-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-7608-Samsung-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 473.934 ; gain = 5.582
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 473.934 ; gain = 5.582
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 474.016 ; gain = 301.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 831.184 ; gain = 357.168
INFO: [Common 17-206] Exiting Vivado at Wed May 27 14:33:19 2015...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at F:/vivado/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-8680-Samsung-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-8680-Samsung-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-8680-Samsung-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [E:/class/Project/project_4/project_4.runs/impl_1/.Xil/Vivado-8680-Samsung-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.027 ; gain = 5.965
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.027 ; gain = 5.965
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 475.055 ; gain = 301.578
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 830.938 ; gain = 355.883
INFO: [Common 17-206] Exiting Vivado at Wed May 27 17:22:39 2015...
