#ifndef MEMORY_H_INCLUDED
#define MEMORY_H_INCLUDED

#include <stdint.h>

#define PA_ODR (*(volatile uint8_t*)0x5000)
#define PA_IDR (*(volatile uint8_t*)0x5001)
#define PA_DDR (*(volatile uint8_t*)0x5002)
#define PA_CR1 (*(volatile uint8_t*)0x5003)
#define PA_CR2 (*(volatile uint8_t*)0x5004)

#define PB_ODR (*(volatile uint8_t*)0x5005)
#define PB_IDR (*(volatile uint8_t*)0x5006)
#define PB_DDR (*(volatile uint8_t*)0x5007)
#define PB_CR1 (*(volatile uint8_t*)0x5008)
#define PB_CR2 (*(volatile uint8_t*)0x5009)

#define PC_ODR (*(volatile uint8_t*)0x500A)
#define PC_IDR (*(volatile uint8_t*)0x500B)
#define PC_DDR (*(volatile uint8_t*)0x500C)
#define PC_CR1 (*(volatile uint8_t*)0x500D)
#define PC_CR2 (*(volatile uint8_t*)0x500E)

#define PE_ODR (*(volatile uint8_t*)0x5014)
#define PE_IDR (*(volatile uint8_t*)0x5015)
#define PE_DDR (*(volatile uint8_t*)0x5016)
#define PE_CR1 (*(volatile uint8_t*)0x5017)
#define PE_CR2 (*(volatile uint8_t*)0x5018)

#define SPI_CR1 (*(volatile uint8_t*)0x5200)
#define SPI_CR2 (*(volatile uint8_t*)0x5201)
#define SPI_ICR (*(volatile uint8_t*)0x5202)
#define SPI_SR (*(volatile uint8_t*)0x5203)
#define SPI_DR (*(volatile uint8_t*)0x5204)
#define SPI_CRCPR (*(volatile uint8_t*)0x5205)
#define SPI_RXCRCR (*(volatile uint8_t*)0x5206)
#define SPI_TXCRCR (*(volatile uint8_t*)0x5207)

#define TIM2_CR1 (*(volatile uint8_t*)0x5300)
#define TIM2_IER (*(volatile uint8_t*)0x5301)
#define TIM2_SR1 (*(volatile uint8_t*)0x5302)
#define TIM2_SR2 (*(volatile uint8_t*)0x5303)
#define TIM2_EGR (*(volatile uint8_t*)0x5304)
#define TIM2_CCMR1 (*(volatile uint8_t*)0x5305)
#define TIM2_CCMR2 (*(volatile uint8_t*)0x5306)
#define TIM2_CCMR3 (*(volatile uint8_t*)0x5307)
#define TIM2_CCER1 (*(volatile uint8_t*)0x5308)
#define TIM2_CCER2 (*(volatile uint8_t*)0x5309)
#define TIM2_CNTRH (*(volatile uint8_t*)0x530A)
#define TIM2_CNTRL (*(volatile uint8_t*)0x530B)
#define TIM2_PSCR (*(volatile uint8_t*)0x530C)
#define TIM2_ARRH (*(volatile uint8_t*)0x530D)
#define TIM2_ARRL (*(volatile uint8_t*)0x530E)
#define TIM2_CCR1H (*(volatile uint8_t*)0x530F)
#define TIM2_CCR1L (*(volatile uint8_t*)0x5310)
#define TIM2_CCR2H (*(volatile uint8_t*)0x5311)
#define TIM2_CCR2L (*(volatile uint8_t*)0x5312)
#define TIM2_CCR3H (*(volatile uint8_t*)0x5313)
#define TIM2_CCR3L (*(volatile uint8_t*)0x5314)

#define TIM4_CR1 (*(volatile uint8_t*)0x5340)
#define TIM4_IER (*(volatile uint8_t*)0x5341)
#define TIM4_SR (*(volatile uint8_t*)0x5342)
#define TIM4_EGR (*(volatile uint8_t*)0x5343)
#define TIM4_CNTR (*(volatile uint8_t*)0x5344)
#define TIM4_PSCR (*(volatile uint8_t*)0x5345)
#define TIM4_ARR (*(volatile uint8_t*)0x5346)

#define EXTI_CR1 (*(volatile uint8_t*)0x50A0)
#define EXTI_CR2 (*(volatile uint8_t*)0x50A1)

#define ADC_CSR (*(volatile uint8_t*)0x5400)
#define ADC_CR1 (*(volatile uint8_t*)0x5401)
#define ADC_CR2 (*(volatile uint8_t*)0x5402)
#define ADC_CR3 (*(volatile uint8_t*)0x5403)
#define ADC_DRH (*(volatile uint8_t*)0x5404)
#define ADC_DRL (*(volatile uint8_t*)0x5405)
#define ADC_TDRH (*(volatile uint8_t*)0x5406)
#define ADC_TDRL (*(volatile uint8_t*)0x5407)
#define ADC_HTRH (*(volatile uint8_t*)0x5408)
#define ADC_HTRL (*volatile uint8_t*)0x5409)
#define ADC_LTRH (*(volatile uint8_t*)0x540A)
#define ADC_LTRL (*(volatile uint8_t*)0x540B)
#define ADC_AWSRH (*(volatile uint8_t*)0x540C)
#define ADC_AWSRL (*(volatile uint8_t*)0x540D)
#define ADC_AWCRH (*(volatile uint8_t*)0x540E)
#define ADC_AWCRL (*(volatile uint8_t*)0x540F)

#endif // MEMORY_H_INCLUDED
