{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 11:15:35 2013 " "Info: Processing started: Thu May 02 11:15:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[3\] " "Info: Assuming node \"CNTR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[4\] " "Info: Assuming node \"CNTR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[1\] " "Info: Assuming node \"CNTR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[2\] " "Info: Assuming node \"CNTR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[5\] " "Info: Assuming node \"CNTR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[0\] " "Info: Assuming node \"CNTR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[2\] " "Info: Assuming node \"ADDR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[4\] " "Info: Assuming node \"ADDR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[5\] " "Info: Assuming node \"ADDR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[3\] " "Info: Assuming node \"ADDR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SetString " "Info: Assuming node \"SetString\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { -24 -376 -324 -12 "setString" "" } { 504 -800 -784 550 "setString" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetString" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE_CMD " "Info: Assuming node \"WRITE_CMD\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE_CMD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[0\] " "Info: Assuming node \"ADDR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[1\] " "Info: Assuming node \"ADDR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GetSring " "Info: Assuming node \"GetSring\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GetSring" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "65 " "Warning: Found 65 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst79 " "Info: Detected gated clock \"inst79\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 296 1584 1648 344 "inst79" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst81 " "Info: Detected gated clock \"inst81\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst218 " "Info: Detected gated clock \"inst218\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -192 -128 1448 "inst218" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst95 " "Info: Detected gated clock \"inst95\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 304 2088 2152 352 "inst95" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst63 " "Info: Detected gated clock \"inst63\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 288 1088 1152 336 "inst63" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst97 " "Info: Detected gated clock \"inst97\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 408 472 1328 "inst41" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst96 " "Info: Detected gated clock \"inst96\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 408 2088 2152 456 "inst96" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst80 " "Info: Detected gated clock \"inst80\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 400 1584 1648 448 "inst80" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 384 584 648 432 "inst49" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst64 " "Info: Detected gated clock \"inst64\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 392 1088 1152 440 "inst64" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst65 " "Info: Detected gated clock \"inst65\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0 " "Info: Detected gated clock \"lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_p7f.tdf" 31 12 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst191~0 " "Info: Detected gated clock \"inst191~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1072 -528 -464 1120 "inst191" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst191~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst191~1 " "Info: Detected gated clock \"inst191~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1072 -528 -464 1120 "inst191" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst191~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst94 " "Info: Detected gated clock \"inst94\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1 " "Info: Detected gated clock \"lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/decode_p7f.tdf" 31 12 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode_2bit:inst9\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst192~1 " "Info: Detected gated clock \"inst192~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 928 -528 -464 976 "inst192" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst192~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst78 " "Info: Detected gated clock \"inst78\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst62 " "Info: Detected gated clock \"inst62\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~0 " "Info: Detected gated clock \"inst47~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst220 " "Info: Detected gated clock \"inst220\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 320 384 1448 "inst220" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst200~1 " "Info: Detected gated clock \"inst200~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst200~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst219 " "Info: Detected gated clock \"inst219\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 64 128 1448 "inst219" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -104 -40 1232 "inst26" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 -104 -40 1184 "inst25" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst193~1 " "Info: Detected gated clock \"inst193~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 784 -528 -464 832 "inst193" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst193~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst193~0 " "Info: Detected gated clock \"inst193~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 784 -528 -464 832 "inst193" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst193~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~1 " "Info: Detected gated clock \"inst194~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~0 " "Info: Detected gated clock \"inst194~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst192~0 " "Info: Detected gated clock \"inst192~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 928 -528 -464 976 "inst192" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst192~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst207~0 " "Info: Detected gated clock \"inst207~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 592 -648 -584 640 "inst207" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst207~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst217 " "Info: Detected gated clock \"inst217\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -456 -392 1448 "inst217" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 31 11 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst36\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst35\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst34\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst200~0 " "Info: Detected gated clock \"inst200~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst200~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_ff_4bit:inst233\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst199~0 " "Info: Detected gated clock \"inst199~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst199~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst199 " "Info: Detected gated clock \"inst199\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst199" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[3\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] destination 3.520 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[3\]\" to destination register is 3.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CNTR\[3\] 1 CLK PIN_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 4; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.053 ns) 2.052 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.200 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CNTR[3] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.322 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.322 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.520 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.520 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 43.27 % ) " "Info: Total cell delay = 1.523 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 56.73 % ) " "Info: Total interconnect delay = 1.997 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] source 3.520 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[3\]\" to source register is 3.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns CNTR\[3\] 1 CLK PIN_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 4; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.053 ns) 2.052 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.200 ns) + CELL(0.053 ns) = 2.052 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CNTR[3] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.322 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.322 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.520 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y8_N1 28 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.520 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 43.27 % ) " "Info: Total cell delay = 1.523 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 56.73 % ) " "Info: Total interconnect delay = 1.997 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { CNTR[3] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.520 ns" { CNTR[3] {} CNTR[3]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.200ns 0.217ns 0.580ns } { 0.000ns 0.799ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[4\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[4\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[4\] destination 3.753 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[4\]\" to destination register is 3.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[4\] 1 CLK PIN_AA12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 4; CLK Node = 'CNTR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.225 ns) 2.285 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.251 ns) + CELL(0.225 ns) = 2.285 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CNTR[4] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.555 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.555 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.753 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.753 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 45.43 % ) " "Info: Total cell delay = 1.705 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 54.57 % ) " "Info: Total interconnect delay = 2.048 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[4\] source 3.753 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[4\]\" to source register is 3.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[4\] 1 CLK PIN_AA12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 4; CLK Node = 'CNTR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.225 ns) 2.285 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.251 ns) + CELL(0.225 ns) = 2.285 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CNTR[4] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.555 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.555 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.753 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y8_N1 28 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.753 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 45.43 % ) " "Info: Total cell delay = 1.705 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 54.57 % ) " "Info: Total interconnect delay = 2.048 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { CNTR[4] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { CNTR[4] {} CNTR[4]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.251ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[1\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[1\] destination 3.721 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[1\]\" to destination register is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[1\] 1 CLK PIN_AA13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 6; CLK Node = 'CNTR\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.228 ns) 2.253 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.216 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CNTR[1] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.523 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.523 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.721 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.721 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 45.90 % ) " "Info: Total cell delay = 1.708 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.013 ns ( 54.10 % ) " "Info: Total interconnect delay = 2.013 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[1\] source 3.721 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[1\]\" to source register is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[1\] 1 CLK PIN_AA13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 6; CLK Node = 'CNTR\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.228 ns) 2.253 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.216 ns) + CELL(0.228 ns) = 2.253 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { CNTR[1] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.523 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.523 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.721 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y8_N1 28 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.721 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 45.90 % ) " "Info: Total cell delay = 1.708 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.013 ns ( 54.10 % ) " "Info: Total interconnect delay = 2.013 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { CNTR[1] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { CNTR[1] {} CNTR[1]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.216ns 0.217ns 0.580ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[2\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[2\] destination 3.755 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[2\]\" to destination register is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CNTR\[2\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'CNTR\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.346 ns) 2.287 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.111 ns) + CELL(0.346 ns) = 2.287 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { CNTR[2] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.557 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.557 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.755 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.755 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 49.19 % ) " "Info: Total cell delay = 1.847 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.908 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[2\] source 3.755 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[2\]\" to source register is 3.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CNTR\[2\] 1 CLK PIN_T21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 5; CLK Node = 'CNTR\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.346 ns) 2.287 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.111 ns) + CELL(0.346 ns) = 2.287 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { CNTR[2] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.557 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.557 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.755 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y8_N1 28 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 3.755 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 49.19 % ) " "Info: Total cell delay = 1.847 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 50.81 % ) " "Info: Total interconnect delay = 1.908 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.755 ns" { CNTR[2] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.755 ns" { CNTR[2] {} CNTR[2]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.111ns 0.217ns 0.580ns } { 0.000ns 0.830ns 0.346ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[5\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[5\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] destination 4.029 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[5\]\" to destination register is 4.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns CNTR\[5\] 1 CLK PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.366 ns) 2.561 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.561 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.831 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 4.029 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 4.029 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 46.51 % ) " "Info: Total cell delay = 1.874 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 53.49 % ) " "Info: Total interconnect delay = 2.155 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] source 4.029 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[5\]\" to source register is 4.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns CNTR\[5\] 1 CLK PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.366 ns) 2.561 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.561 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.831 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 4.029 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y8_N1 28 " "Info: 4: + IC(0.580 ns) + CELL(0.618 ns) = 4.029 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 46.51 % ) " "Info: Total cell delay = 1.874 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 53.49 % ) " "Info: Total interconnect delay = 2.155 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.029 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNTR\[0\] register register lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"CNTR\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y8_N1 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[0\] destination 3.301 ns + Shortest register " "Info: + Shortest clock path from clock \"CNTR\[0\]\" to destination register is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[0\] 1 CLK PIN_AB13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 5; CLK Node = 'CNTR\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.225 ns) 2.103 ns inst199 2 COMB LCCOMB_X18_Y7_N14 2 " "Info: 2: + IC(1.069 ns) + CELL(0.225 ns) = 2.103 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CNTR[0] inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.301 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y8_N3 27 " "Info: 3: + IC(0.580 ns) + CELL(0.618 ns) = 3.301 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 50.05 % ) " "Info: Total cell delay = 1.652 ns ( 50.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 49.95 % ) " "Info: Total interconnect delay = 1.649 ns ( 49.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[0\] source 3.301 ns - Longest register " "Info: - Longest clock path from clock \"CNTR\[0\]\" to source register is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CNTR\[0\] 1 CLK PIN_AB13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 5; CLK Node = 'CNTR\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.225 ns) 2.103 ns inst199 2 COMB LCCOMB_X18_Y7_N14 2 " "Info: 2: + IC(1.069 ns) + CELL(0.225 ns) = 2.103 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { CNTR[0] inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.618 ns) 3.301 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 3 REG LCFF_X18_Y8_N1 28 " "Info: 3: + IC(0.580 ns) + CELL(0.618 ns) = 3.301 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 28; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 50.05 % ) " "Info: Total cell delay = 1.652 ns ( 50.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 49.95 % ) " "Info: Total interconnect delay = 1.649 ns ( 49.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CNTR[0] inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CNTR[0] {} CNTR[0]~combout {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.069ns 0.580ns } { 0.000ns 0.809ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\] register lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\] 318.17 MHz 3.143 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 318.17 MHz between source register \"lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 3.143 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.975 ns + Longest register register " "Info: + Longest register to register delay is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X18_Y8_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.378 ns) 0.661 ns lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X18_Y8_N30 3 " "Info: 2: + IC(0.283 ns) + CELL(0.378 ns) = 0.661 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 3; COMB Node = 'lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 1.312 ns inst200~0 3 COMB LCCOMB_X18_Y8_N8 15 " "Info: 3: + IC(0.273 ns) + CELL(0.378 ns) = 1.312 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 15; COMB Node = 'inst200~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 416 -944 -880 496 "inst200" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.228 ns) 1.911 ns inst203 4 COMB LCCOMB_X18_Y8_N26 4 " "Info: 4: + IC(0.371 ns) + CELL(0.228 ns) = 1.911 ns; Loc. = LCCOMB_X18_Y8_N26; Fanout = 4; COMB Node = 'inst203'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { inst200~0 inst203 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 472 -24 40 520 "inst203" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.746 ns) 2.975 ns lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X17_Y8_N11 3 " "Info: 5: + IC(0.318 ns) + CELL(0.746 ns) = 2.975 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { inst203 lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 58.15 % ) " "Info: Total cell delay = 1.730 ns ( 58.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 41.85 % ) " "Info: Total interconnect delay = 1.245 ns ( 41.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 inst203 lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] {} lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} inst200~0 {} inst203 {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.283ns 0.273ns 0.371ns 0.318ns } { 0.000ns 0.378ns 0.378ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.563 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CLK 1 CLK PIN_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.618 ns) 2.563 ns lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X17_Y8_N11 3 " "Info: 2: + IC(1.136 ns) + CELL(0.618 ns) = 2.563 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst209\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 55.68 % ) " "Info: Total cell delay = 1.427 ns ( 55.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 44.32 % ) " "Info: Total interconnect delay = 1.136 ns ( 44.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.547 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CLK 1 CLK PIN_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.618 ns) 2.547 ns lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X18_Y8_N13 3 " "Info: 2: + IC(1.120 ns) + CELL(0.618 ns) = 2.547 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 3; REG Node = 'lpm_ff_4bit:inst234\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 56.03 % ) " "Info: Total cell delay = 1.427 ns ( 56.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 43.97 % ) " "Info: Total interconnect delay = 1.120 ns ( 43.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { CLK lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.809ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { CLK lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 inst200~0 inst203 lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] {} lpm_compare_4bit:inst33|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0 {} inst200~0 {} inst203 {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.283ns 0.273ns 0.371ns 0.318ns } { 0.000ns 0.378ns 0.378ns 0.228ns 0.746ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { CLK lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst209|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.809ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { CLK lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst234|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[4\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[5\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SetString " "Info: No valid register-to-register data paths exist for clock \"SetString\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE_CMD " "Info: No valid register-to-register data paths exist for clock \"WRITE_CMD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[0\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GetSring " "Info: No valid register-to-register data paths exist for clock \"GetSring\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\] ADDR\[4\] CLK 3.099 ns register " "Info: tsu for register \"lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"ADDR\[4\]\", clock pin = \"CLK\") is 3.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.556 ns + Longest pin register " "Info: + Longest pin to register delay is 5.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ADDR\[4\] 1 CLK PIN_V11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 8; CLK Node = 'ADDR\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } { 176 -712 -608 192 "addr\[5..2\]" "" } { 464 41 56 536 "addr\[5..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.420 ns) + CELL(0.309 ns) 5.556 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X18_Y8_N11 3 " "Info: 2: + IC(4.420 ns) + CELL(0.309 ns) = 5.556 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { ADDR[4] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 20.45 % ) " "Info: Total cell delay = 1.136 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 79.55 % ) " "Info: Total interconnect delay = 4.420 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { ADDR[4] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.556 ns" { ADDR[4] {} ADDR[4]~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.420ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.547 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CLK 1 CLK PIN_Y12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } { -288 -1184 -1160 -272 "clk" "" } { -336 8 20 -256 "clk" "" } { 158 32 64 170 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.618 ns) 2.547 ns lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X18_Y8_N11 3 " "Info: 2: + IC(1.120 ns) + CELL(0.618 ns) = 2.547 ns; Loc. = LCFF_X18_Y8_N11; Fanout = 3; REG Node = 'lpm_ff_4bit:inst232\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 56.03 % ) " "Info: Total cell delay = 1.427 ns ( 56.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 43.97 % ) " "Info: Total interconnect delay = 1.120 ns ( 43.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { ADDR[4] lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.556 ns" { ADDR[4] {} ADDR[4]~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.420ns } { 0.000ns 0.827ns 0.309ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { CLK lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.547 ns" { CLK {} CLK~combout {} lpm_ff_4bit:inst232|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CNTR\[5\] DATA_OUT\[1\] lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] 16.280 ns register " "Info: tco from clock \"CNTR\[5\]\" to destination pin \"DATA_OUT\[1\]\" through register \"lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 16.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] source 8.407 ns + Longest register " "Info: + Longest clock path from clock \"CNTR\[5\]\" to source register is 8.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns CNTR\[5\] 1 CLK PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.366 ns) 2.561 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.561 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.831 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.712 ns) 4.123 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.712 ns) = 4.123 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.357 ns) 5.140 ns inst25 5 COMB LCCOMB_X17_Y7_N20 2 " "Info: 5: + IC(0.660 ns) + CELL(0.357 ns) = 5.140 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'inst25'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst25 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 -104 -40 1184 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 5.622 ns inst48 6 COMB LCCOMB_X17_Y7_N0 1 " "Info: 6: + IC(0.254 ns) + CELL(0.228 ns) = 5.622 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 1; COMB Node = 'inst48'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { inst25 inst48 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.000 ns) 7.107 ns inst48~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(1.485 ns) + CELL(0.000 ns) = 7.107 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst48~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { inst48 inst48~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 8.407 ns lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LCFF_X11_Y2_N19 2 " "Info: 8: + IC(0.682 ns) + CELL(0.618 ns) = 8.407 ns; Loc. = LCFF_X11_Y2_N19; Fanout = 2; REG Node = 'lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst48~clkctrl lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 37.72 % ) " "Info: Total cell delay = 3.171 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 62.28 % ) " "Info: Total interconnect delay = 5.236 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst25 inst48 inst48~clkctrl lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst25 {} inst48 {} inst48~clkctrl {} lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns 0.660ns 0.254ns 1.485ns 0.682ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.712ns 0.357ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.779 ns + Longest register pin " "Info: + Longest register to pin delay is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X11_Y2_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y2_N19; Fanout = 2; REG Node = 'lpm_dff_8bit:inst18\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.272 ns) 1.227 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(0.955 ns) + CELL(0.272 ns) = 1.227 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~61'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.378 ns) 2.556 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~64 3 COMB LCCOMB_X11_Y2_N16 1 " "Info: 3: + IC(0.951 ns) + CELL(0.378 ns) = 2.556 ns; Loc. = LCCOMB_X11_Y2_N16; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~64'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.154 ns) 3.795 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~65 4 COMB LCCOMB_X13_Y10_N22 1 " "Info: 4: + IC(1.085 ns) + CELL(0.154 ns) = 3.795 ns; Loc. = LCCOMB_X13_Y10_N22; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~65'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.114 ns) 7.779 ns DATA_OUT\[1\] 5 PIN PIN_J16 0 " "Info: 5: + IC(1.870 ns) + CELL(2.114 ns) = 7.779 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'DATA_OUT\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 DATA_OUT[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 37.51 % ) " "Info: Total cell delay = 2.918 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.861 ns ( 62.49 % ) " "Info: Total interconnect delay = 4.861 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 DATA_OUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 {} DATA_OUT[1] {} } { 0.000ns 0.955ns 0.951ns 1.085ns 1.870ns } { 0.000ns 0.272ns 0.378ns 0.154ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.407 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst25 inst48 inst48~clkctrl lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.407 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst25 {} inst48 {} inst48~clkctrl {} lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns 0.660ns 0.254ns 1.485ns 0.682ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.712ns 0.357ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 DATA_OUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { lpm_dff_8bit:inst18|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~61 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 {} DATA_OUT[1] {} } { 0.000ns 0.955ns 0.951ns 1.085ns 1.870ns } { 0.000ns 0.272ns 0.378ns 0.154ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CNTR\[5\] DATA_OUT\[1\] 12.907 ns Longest " "Info: Longest tpd from source pin \"CNTR\[5\]\" to destination pin \"DATA_OUT\[1\]\" is 12.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns CNTR\[5\] 1 CLK PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.225 ns) 2.369 ns inst194~0 2 COMB LCCOMB_X18_Y7_N18 3 " "Info: 2: + IC(1.307 ns) + CELL(0.225 ns) = 2.369 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 3; COMB Node = 'inst194~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CNTR[5] inst194~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.346 ns) 2.982 ns inst192~1 3 COMB LCCOMB_X18_Y7_N8 14 " "Info: 3: + IC(0.267 ns) + CELL(0.346 ns) = 2.982 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 14; COMB Node = 'inst192~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { inst194~0 inst192~1 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 928 -528 -464 976 "inst192" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.154 ns) 4.678 ns inst100~0 4 COMB LCCOMB_X19_Y8_N14 17 " "Info: 4: + IC(1.542 ns) + CELL(0.154 ns) = 4.678 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 17; COMB Node = 'inst100~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { inst192~1 inst100~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 1912 1976 160 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.366 ns) 6.574 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~62 5 COMB LCCOMB_X9_Y3_N10 1 " "Info: 5: + IC(1.530 ns) + CELL(0.366 ns) = 6.574 ns; Loc. = LCCOMB_X9_Y3_N10; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~62'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { inst100~0 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~62 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.357 ns) 7.684 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~64 6 COMB LCCOMB_X11_Y2_N16 1 " "Info: 6: + IC(0.753 ns) + CELL(0.357 ns) = 7.684 ns; Loc. = LCCOMB_X11_Y2_N16; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~64'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~62 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.154 ns) 8.923 ns lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~65 7 COMB LCCOMB_X13_Y10_N22 1 " "Info: 7: + IC(1.085 ns) + CELL(0.154 ns) = 8.923 ns; Loc. = LCCOMB_X13_Y10_N22; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst42\|lpm_bustri:lpm_bustri_component\|dout\[1\]~65'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.114 ns) 12.907 ns DATA_OUT\[1\] 8 PIN PIN_J16 0 " "Info: 8: + IC(1.870 ns) + CELL(2.114 ns) = 12.907 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'DATA_OUT\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 DATA_OUT[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2800 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.553 ns ( 35.28 % ) " "Info: Total cell delay = 4.553 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.354 ns ( 64.72 % ) " "Info: Total interconnect delay = 8.354 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.907 ns" { CNTR[5] inst194~0 inst192~1 inst100~0 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~62 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 DATA_OUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.907 ns" { CNTR[5] {} CNTR[5]~combout {} inst194~0 {} inst192~1 {} inst100~0 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~62 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~64 {} lpm_bustri_8bit:inst42|lpm_bustri:lpm_bustri_component|dout[1]~65 {} DATA_OUT[1] {} } { 0.000ns 0.000ns 1.307ns 0.267ns 1.542ns 1.530ns 0.753ns 1.085ns 1.870ns } { 0.000ns 0.837ns 0.225ns 0.346ns 0.154ns 0.366ns 0.357ns 0.154ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\] DATA_IN\[6\] CNTR\[5\] 4.089 ns register " "Info: th for register \"lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"DATA_IN\[6\]\", clock pin = \"CNTR\[5\]\") is 4.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[5\] destination 9.147 ns + Longest register " "Info: + Longest clock path from clock \"CNTR\[5\]\" to destination register is 9.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns CNTR\[5\] 1 CLK PIN_W13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 4; CLK Node = 'CNTR\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1536 -656 -488 1552 "CNTR\[7..0\]" "" } { 1544 -438 -426 1592 "cntr\[5\]" "" } { 1544 -422 -410 1592 "cntr\[4\]" "" } { 1544 -406 -394 1592 "cntr\[3\]" "" } { 1544 -390 -378 1592 "cntr\[2\]" "" } { 1544 -375 -363 1592 "cntr\[1\]" "" } { 1544 -358 -346 1592 "cntr\[0\]" "" } { 1544 -238 -226 1648 "cntr\[0\]" "" } { 1544 -318 -306 1592 "cntr\[5\]" "" } { 1544 -302 -290 1592 "cntr\[4\]" "" } { 1544 -286 -274 1592 "cntr\[3\]" "" } { 1544 -270 -258 1592 "cntr\[2\]" "" } { 1544 -255 -243 1592 "cntr\[1\]" "" } { 1544 -135 -123 1648 "cntr\[1\]" "" } { 1544 -198 -186 1592 "cntr\[5\]" "" } { 1544 -182 -170 1592 "cntr\[4\]" "" } { 1544 -166 -154 1592 "cntr\[3\]" "" } { 1544 -150 -138 1592 "cntr\[2\]" "" } { 1544 -118 -106 1592 "cntr\[0\]" "" } { 1544 2 14 1648 "cntr\[0\]" "" } { 1544 -15 -3 1648 "cntr\[1\]" "" } { 1544 -78 -66 1592 "cntr\[5\]" "" } { 1544 -62 -50 1592 "cntr\[4\]" "" } { 1544 -46 -34 1592 "cntr\[3\]" "" } { 1544 -30 -18 1592 "cntr\[2\]" "" } { 1544 90 102 1648 "cntr\[2\]" "" } { 1544 42 54 1592 "cntr\[5\]" "" } { 1544 58 70 1592 "cntr\[4\]" "" } { 1544 74 86 1592 "cntr\[3\]" "" } { 1544 105 117 1592 "cntr\[1\]" "" } { 1544 122 134 1592 "cntr\[0\]" "" } { 1544 210 222 1648 "cntr\[2\]" "" } { 1544 242 254 1648 "cntr\[0\]" "" } { 1544 162 174 1592 "cntr\[5\]" "" } { 1544 178 190 1592 "cntr\[4\]" "" } { 1544 194 206 1592 "cntr\[3\]" "" } { 1544 225 237 1592 "cntr\[1\]" "" } { 1544 330 342 1648 "cntr\[2\]" "" } { 1544 345 357 1648 "cntr\[1\]" "" } { 1544 282 294 1592 "cntr\[5\]" "" } { 1544 298 310 1592 "cntr\[4\]" "" } { 1544 314 326 1592 "cntr\[3\]" "" } { 1544 362 374 1592 "cntr\[0\]" "" } { 1544 450 462 1648 "cntr\[2\]" "" } { 1544 482 494 1648 "cntr\[0\]" "" } { 1544 465 477 1648 "cntr\[1\]" "" } { 1544 402 414 1592 "cntr\[5\]" "" } { 1544 418 430 1592 "cntr\[4\]" "" } { 1544 434 446 1592 "cntr\[3\]" "" } { 1544 554 566 1648 "cntr\[3\]" "" } { 1544 522 534 1592 "cntr\[5\]" "" } { 1544 538 550 1592 "cntr\[4\]" "" } { 1544 570 582 1592 "cntr\[2\]" "" } { 1544 585 597 1592 "cntr\[1\]" "" } { 1544 602 614 1592 "cntr\[0\]" "" } { 1544 722 734 1648 "cntr\[0\]" "" } { 1544 674 686 1648 "cntr\[3\]" "" } { 1544 642 654 1592 "cntr\[5\]" "" } { 1544 658 670 1592 "cntr\[4\]" "" } { 1544 690 702 1592 "cntr\[2\]" "" } { 1544 705 717 1592 "cntr\[1\]" "" } { 1528 -488 -432 1544 "cntr\[7..0\]" "" } { 760 2296 2352 776 "cntr\[1\]" "" } { 784 2296 2352 800 "cntr\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.366 ns) 2.561 ns inst199~0 2 COMB LCCOMB_X18_Y7_N20 5 " "Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.561 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 5; COMB Node = 'inst199~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { CNTR[5] inst199~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.831 ns inst199 3 COMB LCCOMB_X18_Y7_N14 2 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 2.831 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'inst199'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { inst199~0 inst199 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -288 -1160 -1096 -240 "inst199" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.712 ns) 4.123 ns lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y8_N3 27 " "Info: 4: + IC(0.580 ns) + CELL(0.712 ns) = 4.123 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 27; REG Node = 'lpm_counter_2bit:inst196\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.378 ns) 4.917 ns inst217 5 COMB LCCOMB_X17_Y8_N8 23 " "Info: 5: + IC(0.416 ns) + CELL(0.378 ns) = 4.917 ns; Loc. = LCCOMB_X17_Y8_N8; Fanout = 23; COMB Node = 'inst217'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst217 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1400 -456 -392 1448 "inst217" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.228 ns) 6.028 ns inst62 6 COMB LCCOMB_X19_Y11_N10 1 " "Info: 6: + IC(0.883 ns) + CELL(0.228 ns) = 6.028 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 1; COMB Node = 'inst62'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { inst217 inst62 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.000 ns) 7.865 ns inst62~clkctrl 7 COMB CLKCTRL_G15 8 " "Info: 7: + IC(1.837 ns) + CELL(0.000 ns) = 7.865 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst62~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { inst62 inst62~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 9.147 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\] 8 REG LCFF_X11_Y11_N7 2 " "Info: 8: + IC(0.664 ns) + CELL(0.618 ns) = 9.147 ns; Loc. = LCFF_X11_Y11_N7; Fanout = 2; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.192 ns ( 34.90 % ) " "Info: Total cell delay = 3.192 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.955 ns ( 65.10 % ) " "Info: Total interconnect delay = 5.955 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst217 inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst217 {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns 0.416ns 0.883ns 1.837ns 0.664ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.712ns 0.378ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns DATA_IN\[6\] 1 PIN PIN_N19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 16; PIN Node = 'DATA_IN\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[6] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.044 ns) + CELL(0.309 ns) 5.207 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LCFF_X11_Y11_N7 2 " "Info: 2: + IC(4.044 ns) + CELL(0.309 ns) = 5.207 ns; Loc. = LCFF_X11_Y11_N7; Fanout = 2; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { DATA_IN[6] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.163 ns ( 22.34 % ) " "Info: Total cell delay = 1.163 ns ( 22.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.044 ns ( 77.66 % ) " "Info: Total interconnect delay = 4.044 ns ( 77.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { DATA_IN[6] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { DATA_IN[6] {} DATA_IN[6]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.044ns } { 0.000ns 0.854ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.147 ns" { CNTR[5] inst199~0 inst199 lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] inst217 inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.147 ns" { CNTR[5] {} CNTR[5]~combout {} inst199~0 {} inst199 {} lpm_counter_2bit:inst196|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} inst217 {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.358ns 0.217ns 0.580ns 0.416ns 0.883ns 1.837ns 0.664ns } { 0.000ns 0.837ns 0.366ns 0.053ns 0.712ns 0.378ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { DATA_IN[6] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { DATA_IN[6] {} DATA_IN[6]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.044ns } { 0.000ns 0.854ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 11:15:35 2013 " "Info: Processing ended: Thu May 02 11:15:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
