<!-- Matrix / Hacker Banner -->
<p align="center">
  <img
    src="https://upload.wikimedia.org/wikipedia/commons/5/5c/Computer-screen-code-glitch-animation-gif-background-free.gif"
    alt="Matrix digital rain"
    width="100%"
  />
</p>

<h1 align="center">Hi there, I'm George ğŸ‘‹</h1>

<!-- Realistic Typing Animation with Mistypes + Backspace -->
<p align="center">
  <img
    alt="Typing SVG"
    src="https://typingsvg.vercel.app/api/svg?text=Computer+Enginering+%40+UIUC%3BHardware+Systems%3BEmbedded+Systems%3BFPGA+and+Digital+Design%3BComputer+Engineering+%40+UIUC+%7C+Hardware+Systems+%7C+Embedded+%7C+FPGA+and+Digital+Design&width=1400&height=80&fontSize=22&color=%2300ff00&backgroundColor=%23000000&cursorStyle=block&typingSpeed=0.12&deleteSpeed=0.08&deletionBehavior=backspace&center=true&vCenter=true"
  />
</p>

<h3 align="center">Hardware Systems â€¢ Embedded â€¢ FPGA & Digital Design</h3>

<p align="center">
  <img src="https://img.shields.io/badge/Computer%20Engineering-UIUC-orange?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Focus-Hardware%20%26%20Embedded-blue?style=for-the-badge" />
  <img src="https://img.shields.io/badge/FPGA%20Enthusiast-Yes-brightgreen?style=for-the-badge" />
</p>

<!-- Thin Green Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸš€ About Me  

I'm a Computer Engineering student at **UIUC** who likes working where **hardware meets software**.  
Most of my time goes into **FPGAs**, **embedded systems**, **digital design**, and building tools that make engineering workflows smoother.

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ“š Coursework @ UIUC

### ECE 110 â€“ Introduction to Electronics  
DC circuits â€¢ KCL/KVL â€¢ Thevenin & Norton â€¢ IV characteristics â€¢ Diodes & BJTs â€¢ MOSFETs â€¢ CMOS logic basics â€¢ Sensors â€¢ PWM motor control â€¢ Lab: breadboarding, measurement, and building an autonomous vehicle

### ECE 120 â€“ Introduction to Computing  
Binary & number representation â€¢ Boolean algebra â€¢ Combinational & sequential logic â€¢ FSM design â€¢ Registers & memory â€¢ LC-3 / von Neumann model â€¢ Intro C programming â€¢ From gates â†’ datapaths â†’ machine code

### ECE 220 â€“ Computer Systems & Programming  
C programming in depth â€¢ Pointers & memory layout â€¢ Stacks/frames & calling conventions â€¢ Recursion â€¢ Linked lists & basic data structures â€¢ Manual reasoning from C â†’ assembly â€¢ Debugging with standard tools

### ECE 210 â€“ Analog Signal Processing  
LTI systems â€¢ Differential-equation models of circuits â€¢ Laplace transform & transfer functions â€¢ Convolution & impulse response â€¢ Phasors & sinusoidal steady state â€¢ Bode/frequency response â€¢ Fourier series/transform â€¢ Filters & AM radio concepts

### ECE 385 â€“ Digital Systems Laboratory  
SystemVerilog on FPGAs â€¢ Combinational & sequential circuits â€¢ Hazards, timing, metastability â€¢ Synchronous FSMs â€¢ Static timing analysis â€¢ Microprocessor/SLC-3 design â€¢ SoC design with MicroBlaze, AXI, memory, VGA, and peripherals

### CS 225 â€“ Data Structures & Algorithms  
Big-O analysis â€¢ Linked lists, dynamic arrays, trees, tries, heaps â€¢ Hash tables â€¢ Graphs (BFS/DFS, shortest paths) â€¢ Sorting algorithms â€¢ Memory-conscious data structure design & implementation in C++

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸŒ± Spring 2026 (Planned)

### ECE 391 â€“ Computer Systems Engineering  
Systems programming â€¢ RISC-V + C interaction â€¢ Interrupts & exceptions â€¢ Context switching & multitasking â€¢ Synchronization (mutexes, semaphores, race conditions) â€¢ Virtual memory â€¢ File systems â€¢ Device programming â€¢ OS abstractions

### ECE 408 â€“ Applied Parallel Programming  
CUDA-style parallel programming â€¢ GPU-style architectures â€¢ Parallel patterns (map, reduce, scan, convolution) â€¢ Tiled algorithms â€¢ Performance analysis & profiling â€¢ Designing and optimizing parallel applications

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ”­ What I'm Working On

- ğŸ§­ **IlliniPlan â€“ Full-Stack Academic Planner**  
  Django REST backend + JS frontend for building multi-year UIUC degree plans and checking requirements automatically.

- ğŸ§  **DDR3 Integration into a MicroBlaze SoC**  
  Integrating DDR3 memory into a MicroBlaze-based system to support more complex games and applications.

- ğŸ® **Donkey Kong FPGA SoC â€“ Framebuffer Upgrade**  
  Migrating a Donkey Kong FPGA recreation to use a **framebuffer-based graphics pipeline** for smoother 60 Hz VGA rendering and more complex visuals.

- ğŸ§® **Custom Digital Designs on FPGA**  
  16-bit SLC-3-style RISC CPU, 8-bit 2â€™s complement serial multiplier, and a bit-serial logic processor implemented and tested on a Spartan-7 board.

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ› ï¸ Tech Stack & Tooling

### Hardware / Low-Level
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-4B4B4B?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Verilog-ED1C24?style=for-the-badge" />
  <img src="https://img.shields.io/badge/FPGAs-Xilinx-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Vivado-FAFA33?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Vitis-0A5E2A?style=for-the-badge" />
  <img src="https://img.shields.io/badge/MicroBlaze-00457C?style=for-the-badge" />
</p>

### Software
<p>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge" />
  <img src="https://img.shields.io/badge/C++-9C033A?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge" />
  <img src="https://img.shields.io/badge/JavaScript-F7DF1E?style=for-the-badge" />
</p>

### Systems & Concepts
- Embedded systems & microcontrollers  
- Digital logic & microarchitecture  
- VGA pipelines & framebuffer design  
- Memory hierarchies & caches (concepts)  
- AXI-based SoC integration  
- Signals, Fourier/Laplace, and filters  

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ”§ Project Highlights

### ğŸ® Donkey Kong FPGA SoC (SystemVerilog + C)
- MicroBlaze-based **System-on-Chip** running a Donkey Kong-style game  
- Custom sprite rendering engine, collision logic, animation timers, and audio PWM  
- Transitioning to a **framebuffer architecture** for smoother VGA output

### ğŸ§  16-bit RISC Processor  
- 16-bit RISC CPU (SLC-3-style) on FPGA  
- Datapath + ALU + register file + control FSM  
- Runs and validates custom assembly programs

### ğŸ”¢ 8-bit Serial Multiplier  
- 2â€™s complement 8-bit multiplier using a serial add-shift algorithm  
- Implemented and timing-verified in SystemVerilog/Vivado

### ğŸ§® Bit-Serial Logic Processor  
- Bit-serial logic engine with multiple logic ops (AND/OR/XOR/etc.)  
- FSM-based control handling shifting, operation selection, and output

### ğŸŒ IlliniPlan â€“ Academic Planner  
- Django REST backend with a JS frontend  
- Parsed thousands of catalog entries into JSON for course search & plan validation  
- Interactive multi-year planner with credit + requirement tracking

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ¯ Project Bucket List

- ğŸ–¥ï¸ **A C compiler** (eventually targeting a custom or SLC-3-like ISA)  
- ğŸ§  **Train an AI to play Geometry Dash** (RL + custom environment)  
- ğŸ‘ï¸ **Computer vision projects** â€“ lane detection, object tracking, classic CV + modern ML  
- âš™ï¸ **Custom FPGA accelerator** for a small ML or DSP workload  
- ğŸ§µ **Low-level systems tools** (toy OS pieces, profilers, debuggers, etc.)

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ“ˆ GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=gAngelov24&show_icons=true&theme=tokyonight&hide_border=true" height="165" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=gAngelov24&layout=compact&theme=tokyonight&hide_border=true" height="165" />
</div>

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ’¬ Ask Me About
- FPGA design & SystemVerilog  
- MicroBlaze / SoC integration  
- VGA + framebuffer graphics on FPGA  
- C/C++ and low-level debugging  
- Building tools that help engineers reason about systems

<!-- Divider -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=0:000000,100:00ff00&height=2&section=footer" />
</p>

## ğŸ“« Connect With Me
<p>
  <a href="mailto:angelov3@illinois.edu">
    <img src="https://img.shields.io/badge/Email-angelov3%40illinois.edu-red?style=for-the-badge" />
  </a>
  <a href="https://www.linkedin.com/in/george-angelov">
    <img src="https://img.shields.io/badge/LinkedIn-George%20Angelov-blue?style=for-the-badge&logo=linkedin" />
  </a>
</p>

---

â­ï¸ *Thanks for stopping by â€” feel free to check out my projects!*  
