Analysis & Synthesis report for testpat
Wed Dec 21 12:06:59 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Source assignments for Ring_oscillator:inst2
 13. Source assignments for TDC_result:inst1
 14. Parameter Settings for User Entity Instance: Counter:STOP_counter1
 15. Parameter Settings for User Entity Instance: start_stop:inst7|vienas:inst20|lpm_constant:LPM_CONSTANT_component
 16. Parameter Settings for User Entity Instance: Ring_oscillator:inst2
 17. Parameter Settings for User Entity Instance: vienas:inst|lpm_constant:LPM_CONSTANT_component
 18. Parameter Settings for User Entity Instance: Counter:COARSE_counter
 19. Parameter Settings for User Entity Instance: Counter:START_counter
 20. Parameter Settings for User Entity Instance: TDC_result:inst1
 21. Parameter Settings for Inferred Entity Instance: TDC_result:inst1|lpm_mult:Mult1
 22. Parameter Settings for Inferred Entity Instance: TDC_result:inst1|lpm_mult:Mult0
 23. lpm_mult Parameter Settings by Entity Instance
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 21 12:06:59 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; testpat                                         ;
; Top-level Entity Name              ; testpat                                         ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 355                                             ;
;     Total combinational functions  ; 348                                             ;
;     Dedicated logic registers      ; 139                                             ;
; Total registers                    ; 139                                             ;
; Total pins                         ; 69                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 10                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; testpat            ; testpat            ;
; Family name                                                                ; Cyclone III        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; testpat.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/testpat.bdf       ;         ;
; start_stop.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/start_stop.bdf    ;         ;
; vienas.vhd                       ; yes             ; User Wizard-Generated File         ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/vienas.vhd        ;         ;
; system_reset.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/system_reset.bdf  ;         ;
; Ring_oscillator.v                ; yes             ; User Verilog HDL File              ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Ring_oscillator.v ;         ;
; Counter.v                        ; yes             ; User Verilog HDL File              ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Counter.v         ;         ;
; TDC_result.v                     ; yes             ; User Verilog HDL File              ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/TDC_result.v      ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc        ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc           ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc           ;         ;
; db/mult_aft.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/db/mult_aft.tdf   ;         ;
; db/mult_cft.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/db/mult_cft.tdf   ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 355                                  ;
;                                             ;                                      ;
; Total combinational functions               ; 348                                  ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 37                                   ;
;     -- 3 input functions                    ; 101                                  ;
;     -- <=2 input functions                  ; 210                                  ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 160                                  ;
;     -- arithmetic mode                      ; 188                                  ;
;                                             ;                                      ;
; Total registers                             ; 139                                  ;
;     -- Dedicated logic registers            ; 139                                  ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 69                                   ;
; Embedded Multiplier 9-bit elements          ; 10                                   ;
; Maximum fan-out node                        ; system_reset:inst123123|system_reset ;
; Maximum fan-out                             ; 99                                   ;
; Total fan-out                               ; 1453                                 ;
; Average fan-out                             ; 2.29                                 ;
+---------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                              ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |testpat                           ; 348 (1)           ; 139 (0)      ; 0           ; 10           ; 0       ; 5         ; 69   ; 0            ; |testpat                                                         ;              ;
;    |Counter:COARSE_counter|        ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|Counter:COARSE_counter                                  ; work         ;
;    |Counter:START_counter|         ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|Counter:START_counter                                   ; work         ;
;    |Counter:STOP_counter1|         ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|Counter:STOP_counter1                                   ; work         ;
;    |Ring_oscillator:inst2|         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|Ring_oscillator:inst2                                   ; work         ;
;    |TDC_result:inst1|              ; 200 (158)         ; 32 (32)      ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |testpat|TDC_result:inst1                                        ; work         ;
;       |lpm_mult:Mult0|             ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |testpat|TDC_result:inst1|lpm_mult:Mult0                         ; work         ;
;          |mult_cft:auto_generated| ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |testpat|TDC_result:inst1|lpm_mult:Mult0|mult_cft:auto_generated ; work         ;
;       |lpm_mult:Mult1|             ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |testpat|TDC_result:inst1|lpm_mult:Mult1                         ; work         ;
;          |mult_aft:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |testpat|TDC_result:inst1|lpm_mult:Mult1|mult_aft:auto_generated ; work         ;
;    |start_stop:inst7|              ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|start_stop:inst7                                        ; work         ;
;    |system_reset:inst123123|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testpat|system_reset:inst123123                                 ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------------------------------+
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |testpat|vienas:inst                    ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/vienas.vhd ;
; Altera ; LPM_CONSTANT ; 13.0    ; N/A          ; N/A          ; |testpat|start_stop:inst7|vienas:inst20 ; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/vienas.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                               ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TDC_result:inst1|TDC_value[31] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[30] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[29] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[28] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[27] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[26] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[25] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[24] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[23] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[22] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[21] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[20] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[19] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[18] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[17] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[16] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[15] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[14] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[13] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[12] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[11] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[10] ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[9]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[8]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[7]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[6]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[5]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[4]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[3]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[2]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[1]  ; yes                                                              ; yes                                        ;
; TDC_result:inst1|TDC_value[0]  ; yes                                                              ; yes                                        ;
+--------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 103   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Source assignments for Ring_oscillator:inst2          ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[1][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[1][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[2][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[2][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[3][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[3][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[4][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[4][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[5][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[5][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[6][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[6][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[7][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[7][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[8][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[8][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[9][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[9][0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; a[0][0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; a[0][0] ;
+------------------------------+-------+------+---------+


+-------------------------------------------------------------------+
; Source assignments for TDC_result:inst1                           ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[31]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[30]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[29]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[28]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[27]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[26]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[25]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[24]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[23]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[22]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[21]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[20]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[19]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[18]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[17]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[16]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[15]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[14]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[13]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[12]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[11]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[10]~reg0  ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[9]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[8]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[7]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[6]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[5]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[4]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[3]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[2]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[1]~reg0   ;
; PRESERVE_REGISTER            ; on    ; -    ; TDC_value[0]~reg0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[31]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[31]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[30]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[30]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[29]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[29]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[28]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[28]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[27]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[27]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[26]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[26]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[25]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[25]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[24]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[24]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[23]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[23]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[22]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[22]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[21]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[21]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[20]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[20]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[19]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[19]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[18]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[18]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[17]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[17]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[16]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[16]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_START[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_START[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[31]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[31]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[30]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[30]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[29]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[29]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[28]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[28]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[27]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[27]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[26]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[26]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[25]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[25]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[24]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[24]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[23]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[23]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[22]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[22]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[21]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[21]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[20]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[20]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[19]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[19]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[18]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[18]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[17]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[17]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[16]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[16]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[15]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[15]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[14]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[14]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[13]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[13]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[12]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[12]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[11]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[11]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[10]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[10]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[9]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[9]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[8]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[8]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[7]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[7]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[6]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[6]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[5]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[5]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[4]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[4]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[3]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[3]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[2]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[2]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[1]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[1]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Fine_STOP[0]~buf0   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Fine_STOP[0]~buf0   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[31]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[31]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[30]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[30]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[29]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[29]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[28]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[28]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[27]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[27]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[26]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[26]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[25]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[25]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[24]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[24]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[23]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[23]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[22]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[22]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[21]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[21]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[20]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[20]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[19]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[19]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[18]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[18]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[17]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[17]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[16]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[16]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[15]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[15]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[14]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[14]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[13]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[13]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[12]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[12]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[11]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[11]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[10]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[10]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[9]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[9]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[8]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[8]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[7]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[7]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[6]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[6]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[5]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[5]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[4]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[4]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[3]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[3]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[2]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[2]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[1]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[1]~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Coarse[0]~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Coarse[0]~buf0      ;
+------------------------------+-------+------+---------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:STOP_counter1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_stop:inst7|vienas:inst20|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                    ;
+--------------------+------------------+-------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                          ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                 ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                                 ;
+--------------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ring_oscillator:inst2 ;
+-----------------------+-------+------------------------------------+
; Parameter Name        ; Value ; Type                               ;
+-----------------------+-------+------------------------------------+
; size                  ; 10    ; Signed Integer                     ;
; number_of_oscillators ; 1     ; Signed Integer                     ;
+-----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vienas:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                 ;
+--------------------+------------------+------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                              ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                              ;
+--------------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:COARSE_counter ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; size           ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:START_counter ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDC_result:inst1 ;
+------------------+---------+----------------------------------+
; Parameter Name   ; Value   ; Type                             ;
+------------------+---------+----------------------------------+
; size_of_counters ; 32      ; Signed Integer                   ;
; size_of_TDC      ; 32      ; Signed Integer                   ;
; multiplier       ; 1000    ; Signed Integer                   ;
; coef             ; 1037258 ; Signed Integer                   ;
+------------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TDC_result:inst1|lpm_mult:Mult1   ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 42          ; Untyped             ;
; LPM_WIDTHR                                     ; 42          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TDC_result:inst1|lpm_mult:Mult0   ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 20          ; Untyped             ;
; LPM_WIDTHP                                     ; 52          ; Untyped             ;
; LPM_WIDTHR                                     ; 52          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_cft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 2                               ;
; Entity Instance                       ; TDC_result:inst1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                              ;
;     -- LPM_WIDTHB                     ; 10                              ;
;     -- LPM_WIDTHP                     ; 42                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
; Entity Instance                       ; TDC_result:inst1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                              ;
;     -- LPM_WIDTHB                     ; 20                              ;
;     -- LPM_WIDTHP                     ; 52                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 21 12:06:55 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testpat -c testpat
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testpat_tb.v
    Info (12023): Found entity 1: testpat_tb
Info (12021): Found 1 design units, including 1 entities, in source file testpat.bdf
    Info (12023): Found entity 1: testpat
Warning (12019): Can't analyze file -- file ziedinis.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sumavimas.v
    Info (12023): Found entity 1: sumavimas
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file matuojamas.vhd
    Info (12022): Found design unit 1: matuojamas-SYN
    Info (12023): Found entity 1: matuojamas
Info (12021): Found 2 design units, including 1 entities, in source file atraminis.vhd
    Info (12022): Found design unit 1: atraminis-SYN
    Info (12023): Found entity 1: atraminis
Info (12021): Found 2 design units, including 1 entities, in source file signal_tap.vhd
    Info (12022): Found design unit 1: signal_tap-SYN
    Info (12023): Found entity 1: signal_tap
Info (12021): Found 1 design units, including 1 entities, in source file nskaitliukas.v
    Info (12023): Found entity 1: Nskaitliukas
Info (12021): Found 1 design units, including 1 entities, in source file start_stop.bdf
    Info (12023): Found entity 1: start_stop
Info (12021): Found 2 design units, including 1 entities, in source file nulis.vhd
    Info (12022): Found design unit 1: nulis-SYN
    Info (12023): Found entity 1: nulis
Info (12021): Found 2 design units, including 1 entities, in source file vienas.vhd
    Info (12022): Found design unit 1: vienas-SYN
    Info (12023): Found entity 1: vienas
Info (12021): Found 1 design units, including 1 entities, in source file system_reset.bdf
    Info (12023): Found entity 1: system_reset
Info (12021): Found 1 design units, including 1 entities, in source file ring_oscillator.v
    Info (12023): Found entity 1: Ring_oscillator
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: Counter
Warning (10885): Verilog HDL Attribute warning at TDC_result.v(18): synthesis attribute "keep" with value "1" has no object and is ignored
Info (12021): Found 1 design units, including 1 entities, in source file tdc_result.v
    Info (12023): Found entity 1: TDC_result
Info (12021): Found 2 design units, including 1 entities, in source file reference.vhd
    Info (12022): Found design unit 1: reference-SYN
    Info (12023): Found entity 1: reference
Info (12021): Found 2 design units, including 1 entities, in source file start.vhd
    Info (12022): Found design unit 1: start-SYN
    Info (12023): Found entity 1: start
Info (12021): Found 2 design units, including 1 entities, in source file stop.vhd
    Info (12022): Found design unit 1: stop-SYN
    Info (12023): Found entity 1: stop
Info (12021): Found 2 design units, including 1 entities, in source file starttt.vhd
    Info (12022): Found design unit 1: starttt-SYN
    Info (12023): Found entity 1: starttt
Info (12127): Elaborating entity "testpat" for the top level hierarchy
Warning (275008): Primitive "OR2" of instance "inst2233" not used
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:STOP_counter1"
Info (12128): Elaborating entity "start_stop" for hierarchy "start_stop:inst7"
Info (12128): Elaborating entity "vienas" for hierarchy "start_stop:inst7|vienas:inst20"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "start_stop:inst7|vienas:inst20|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "start_stop:inst7|vienas:inst20|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "start_stop:inst7|vienas:inst20|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "system_reset" for hierarchy "system_reset:inst123123"
Info (12128): Elaborating entity "Ring_oscillator" for hierarchy "Ring_oscillator:inst2"
Info (12128): Elaborating entity "TDC_result" for hierarchy "TDC_result:inst1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[31]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[30]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[29]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[31]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[30]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[29]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Coarse[31]~buf0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[31]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[30]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_START[29]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[31]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[30]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Fine_STOP[29]~buf0"
        Warning (14320): Synthesized away node "TDC_result:inst1|Coarse[31]~buf0"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TDC_result:inst1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TDC_result:inst1|Mult0"
Info (12130): Elaborated megafunction instantiation "TDC_result:inst1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TDC_result:inst1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aft.tdf
    Info (12023): Found entity 1: mult_aft
Info (12130): Elaborated megafunction instantiation "TDC_result:inst1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TDC_result:inst1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "52"
    Info (12134): Parameter "LPM_WIDTHR" = "52"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cft.tdf
    Info (12023): Found entity 1: mult_cft
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "TDC_result:inst1|lpm_mult:Mult0|mult_cft:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "TDC_result:inst1|lpm_mult:Mult0|mult_cft:auto_generated|mac_out8"
Info (13014): Ignored 122 buffer(s)
    Info (13019): Ignored 122 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Ring_oscillator:inst2|a[9][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[8][0]"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[1]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[0]~buf0"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[7][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[6][0]"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[18]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[18]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[17]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[17]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[16]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[16]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[15]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[15]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[14]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[14]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[13]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[13]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[12]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[12]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[11]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[11]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[10]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[10]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[9]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[9]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[8]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[8]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[7]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[7]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[6]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[6]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[5]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[5]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[4]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[4]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[3]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[3]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[2]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[2]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[1]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[1]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[0]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[0]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[19]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[19]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[20]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[20]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[21]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[21]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[22]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[22]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[23]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[23]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[24]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[24]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[25]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[25]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[26]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[26]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[27]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[27]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[28]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[28]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[29]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[29]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[30]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[30]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_STOP[31]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Fine_START[31]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[2]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[3]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[4]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[5]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[6]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[7]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[8]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[9]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[10]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[11]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[12]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[13]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[14]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[15]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[16]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[17]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[18]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[19]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[20]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[21]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[22]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[23]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[24]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[25]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[26]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[27]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[28]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[29]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[30]~buf0"
    Info (17048): Logic cell "TDC_result:inst1|Coarse[31]~buf0"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[5][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[4][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[3][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[2][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[1][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|a[0][0]"
    Info (17048): Logic cell "Ring_oscillator:inst2|b[0]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 436 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 357 logic cells
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Wed Dec 21 12:06:59 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


