# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../img_sim.srcs/sources_1/ip/delay_1hang/sim/delay_1hang.v" \
"../../../../img_sim.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../img_sim.srcs/sources_1/imports/new/Sort3.v" \
"../../../../img_sim.srcs/sources_1/imports/new/close.v" \
"../../../../img_sim.srcs/sources_1/new/connect_domain.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/dilation.v" \
"../../../../img_sim.srcs/sources_1/new/erosion.v" \
"../../../../img_sim.srcs/sources_1/new/get_around.v" \
"../../../../img_sim.srcs/sources_1/imports/new/gray_median_filter.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/im2bw.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/img_pro.v" \
"../../../../img_sim.srcs/sources_1/new/line_shift_RAM_8bit.v" \
"../../../../img_sim.srcs/sources_1/new/matrix_generate_3x3_8bit.v" \
"../../../../img_sim.srcs/sources_1/new/max_domain.v" \
"../../../../img_sim.srcs/sources_1/imports/new/median_3x3.v" \
"../../../../img_sim.srcs/sources_1/new/open.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v" \
"../../../../img_sim.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
