@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN225 |Writing default property annotation file \\vmware-host\Shared Folders\Desktop\FreeRider\backscattering_zigbee\FPGA_code\synthesis\top.sap.
