
#
# JRE version: OpenJDK Runtime Environment Temurin-21.0.1+12 (21.0.1+12) (build 21.0.1+12-LTS)
# Java VM: OpenJDK 64-Bit Server VM Temurin-21.0.1+12 (21.0.1+12-LTS, mixed mode, sharing, tiered, compressed oops, compressed class ptrs, g1 gc, windows-amd64)
# Problematic frame:
# Csrcscan starts
INFO: analyzing module admission (VERI-9002)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(74): WARNING: data object 'i_cell_data_fifo_rd' is already declared (VERI-2170)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(60): INFO: previous declaration of 'i_cell_data_fifo_rd' is from here (VERI-1967)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(74): WARNING: second declaration of 'i_cell_data_fifo_rd' is ignored (VERI-1329)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(75): WARNING: data object 'i_cell_data_fifo_dout' is already declared (VERI-2170)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(61): INFO: previous declaration of 'i_cell_data_fifo_dout' is from here (VERI-1967)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(75): WARNING: second declaration of 'i_cell_data_fifo_dout' is ignored (VERI-1329)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(76): WARNING: data object 'i_cell_data_fifo_depth' is already declared (VERI-2170)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(62): INFO: previous declaration of 'i_cell_data_fifo_depth' is from here (VERI-1967)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist13934636212822259608.tmp(76): WARNING: second declaration of 'i_cell_data_fifo_depth' is ignored (VERI-1329)
INFO: analyzing module multi_user_fpdq (VERI-9002)
INFO: analyzing module multi_user_fq (VERI-9002)
INFO: analyzing module statistics (VERI-9002)
INFO: analyzing module switch_pd_qc (VERI-9002)
INFO: analyzing module switch_qc (VERI-9002)
INFO: analyzing module switch_core (VERI-9002)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist7935216276001357654.tmp(163): INFO: undeclared symbol 'pd_ptr_rd_req_pre', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module switch_qc_no_fifo (VERI-9002)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(92): WARNING: syntax error near 'end' (VERI-1137)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(92): ERROR: Verilog 2000 keyword 'end' used in incorrect context (VERI-2344)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(66): ERROR: 'ptr_wr_ack' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(115): ERROR: 'ptr_wr' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(129): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(130): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(134): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(135): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(136): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(137): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(140): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(144): ERROR: 'ptr_wr_ack' is not declared (VERI-1128)
INFO: analyzing module cell_ptr_linked_list (VERI-9002)
C:/Users/admin/AppData/Local/Temp/VivadoEditorAssist1352712950700839395.tmp(28): WARNING: port 'depth' must not be declared to be an array (VERI-1627)
srcscan exits with return value 0
