5 18 1fd81 15 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ifelse1.vcd) 2 -o (ifelse1.cdd) 2 -v (ifelse1.v) 2 -y (./lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ifelse1.v 1 35 1 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 3 107000b 1 0 0 0 1 17 0 1 0 0 1 0
1 a 3 3 1070012 1 0 0 0 1 17 0 1 0 1 0 0
1 b 4 3 1070015 1 0 0 0 1 17 0 1 0 0 1 0
1 sel 5 3 1070018 1 0 0 0 1 17 0 1 0 1 0 0
1 z 6 5 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 ifelse1.v 7 14 1 
3 1 main.u$1 "main.u$1" 0 ifelse1.v 16 31 1 
2 2 17 17 17 9000c 1 0 21004 0 0 1 16 0 0
2 3 17 17 17 10001 0 1 1410 0 0 1 1 a
2 4 17 17 17 1000c 1 37 16 2 3
2 5 18 18 18 9000c 1 0 21008 0 0 1 16 1 0
2 6 18 18 18 10001 0 1 1410 0 0 1 1 b
2 7 18 18 18 1000c 1 37 1a 5 6
2 8 19 19 19 9000c 1 0 21004 0 0 1 16 0 0
2 9 19 19 19 10003 0 1 1410 0 0 1 1 sel
2 10 19 19 19 1000c 1 37 16 8 9
2 11 20 20 20 9000c 1 0 21008 0 0 1 16 1 0
2 12 20 20 20 10005 0 1 1410 0 0 1 1 reset
2 13 20 20 20 1000c 1 37 1a 11 12
2 14 21 21 21 20003 1 0 1008 0 0 32 48 a 0
2 15 21 21 21 10003 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 22 22 22 9000c 1 0 21008 0 0 1 16 1 0
2 17 22 22 22 10001 0 1 1410 0 0 1 1 a
2 18 22 22 22 1000c 1 37 1a 16 17
2 19 23 23 23 20003 1 0 1008 0 0 32 48 a 0
2 20 23 23 23 10003 2 2c 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 24 24 24 9000c 1 0 21004 0 0 1 16 0 0
2 22 24 24 24 10001 0 1 1410 0 0 1 1 b
2 23 24 24 24 1000c 1 37 16 21 22
2 24 25 25 25 20003 1 0 1008 0 0 32 48 a 0
2 25 25 25 25 10003 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 26 26 26 9000c 1 0 21004 0 0 1 16 0 0
2 27 26 26 26 10005 0 1 1410 0 0 1 1 reset
2 28 26 26 26 1000c 1 37 16 26 27
2 29 27 27 27 20002 1 0 1008 0 0 32 48 7 0
2 30 27 27 27 10002 2 2c 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 28 28 28 9000c 1 0 21008 0 0 1 16 1 0
2 32 28 28 28 10003 0 1 1410 0 0 1 1 sel
2 33 28 28 28 1000c 1 37 1a 31 32
2 34 29 29 29 20003 1 0 1008 0 0 32 48 15 0
2 35 29 29 29 10003 2 2c 900a 34 0 32 18 0 ffffffff 0 0 0 0
2 36 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 36 0 0 0 4
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 13 13 4
4 13 0 15 15 4
4 15 0 18 0 4
4 18 0 20 20 4
4 20 0 23 0 4
4 23 0 25 25 4
4 25 0 28 0 4
4 28 0 30 30 4
4 30 0 33 0 4
4 33 0 35 35 4
4 35 0 36 0 4
3 0 mux "main.switch" 0 ./lib/mux.v 1 21 1 
2 37 12 12 12 110015 c 1 100c 0 0 1 1 clock
2 38 12 12 12 90015 13 27 100a 37 0 1 18 0 1 0 0 0 0
2 39 13 13 13 6000a 2 1 100c 0 0 1 1 reset
2 40 13 13 13 2000c 6 39 e 39 0
2 41 16 16 16 8000a 2 1 100c 0 0 1 1 sel
2 42 16 16 16 4000c 3 39 e 41 0
2 43 19 19 19 b000b 1 1 1004 0 0 1 1 b
2 44 19 19 19 60006 0 1 1410 0 0 1 1 z
2 45 19 19 19 6000b 1 38 16 43 44
2 46 17 17 17 b000b 1 1 1008 0 0 1 1 a
2 47 17 17 17 60006 0 1 1410 0 0 1 1 z
2 48 17 17 17 6000b 2 38 a 46 47
2 49 14 14 14 9000c 1 0 21004 0 0 1 16 0 0
2 50 14 14 14 40004 0 1 1410 0 0 1 1 z
2 51 14 14 14 4000c 3 38 16 49 50
1 clock 7 3 7 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 8 4 7 1 0 0 0 1 17 1 1 0 0 1 0
1 a 9 5 7 1 0 0 0 1 17 1 1 0 1 0 0
1 b 10 6 7 1 0 0 0 1 17 1 1 0 0 1 0
1 sel 11 7 7 1 0 0 0 1 17 1 1 0 1 0 0
1 z 12 8 20008 1 0 0 0 1 17 1 1 0 1 0 0
4 38 1 40 0 38
4 40 0 51 42 38
4 51 6 38 38 38
4 42 0 48 45 38
4 48 6 38 38 38
4 45 6 38 38 38
