$date
	Sun Oct 23 00:40:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#468324
b10101 !
1"
#468326
b10101 &
b10101 %
1$
#468327
0"
#468330
b1000000 &
b1000000 %
#468334
b100000 &
b100000 %
#468338
b10000 &
b10000 %
#468342
b1000 &
b1000 %
#468346
b100 &
b100 %
#468350
b10 &
b10 %
#468354
b1 &
b1 %
1#
#468358
b0 &
0#
b0 %
0$
#1508144
b1011 !
1"
#1508146
b1011 &
b1011 %
1$
#1508147
0"
#1508150
b100010 &
b100010 %
#1508154
b10001 &
b10001 %
#1508158
b110100 &
b110100 %
#1508162
b11010 &
b11010 %
#1508166
b1101 &
b1101 %
#1508170
b101000 &
b101000 %
#1508174
b10100 &
b10100 %
#1508178
b1010 &
b1010 %
#1508182
b101 &
b101 %
#1508186
b10000 &
b10000 %
#1508190
b1000 &
b1000 %
#1508194
b100 &
b100 %
#1508198
b10 &
b10 %
#1508202
b1 &
b1 %
1#
#1508206
b0 &
0#
b0 %
0$
#2482128
b11010 !
1"
#2482130
b11010 &
b11010 %
1$
#2482131
0"
#2482134
b1101 &
b1101 %
#2482138
b101000 &
b101000 %
#2482142
b10100 &
b10100 %
#2482146
b1010 &
b1010 %
#2482150
b101 &
b101 %
#2482154
b10000 &
b10000 %
#2482158
b1000 &
b1000 %
#2482162
b100 &
b100 %
#2482166
b10 &
b10 %
#2482170
b1 &
b1 %
1#
#2482174
b0 &
0#
b0 %
0$
#4500012
