$date
	Tue Oct  7 08:40:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex1_tb $end
$var wire 6 ! q [5:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 6 % q [5:0] $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 & q $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ rst $end
$var reg 1 ( q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 * q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ rst $end
$var reg 1 , q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 $ rst $end
$var reg 1 . q $end
$upscope $end
$scope module d5 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var wire 1 $ rst $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
0"
b0 !
$end
#5
1"
#10
0"
1#
0$
#15
1'
b1 !
b1 %
1&
1"
#20
0"
0#
#25
1)
0'
1(
b10 !
b10 %
0&
1"
#30
0"
1#
#35
1'
0)
1+
1&
0(
b101 !
b101 %
1*
1"
#40
0"
#45
1-
0+
1)
1,
0*
b1011 !
b1011 %
1(
1"
#50
0"
0#
#55
0'
1+
0-
1/
0&
1*
0,
b10110 !
b10110 %
1.
1"
#60
0"
#65
0/
1-
0)
10
0.
1,
b101100 !
b101100 %
0(
1"
#70
0"
#75
0+
1/
0*
1.
b11000 !
b11000 %
00
1"
#80
0"
#85
0-
10
b110000 !
b110000 %
0,
1"
#90
0"
#95
0/
b100000 !
b100000 %
0.
1"
#100
0"
