(S (NP (NP (DT A) (JJ novel) (NN topology)) (PP (IN for) (NP (DT a) (NML (JJ high) (NN gain)) (NML (CD two) (HYPH -) (NN stage)) (NN amplifier)))) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (NP (DT The) (JJ proposed) (NN circuit)) (VP (VBZ is) (VP (VBN designed) (PP (IN in) (NP (DT a) (NN way))) (SBAR (IN that) (S (NP (DT the) (JJ non-dominant) (NN pole)) (VP (VBZ is) (PP (IN at) (NP (NP (NN output)) (PP (IN of) (NP (DT the) (JJ first) (NN stage)))))))))) (. .))
(S (NP (NP (NP (DT A) (JJ positive) (JJ capacitive) (NN feedback)) (-LRB- -LRB-) (NP (NN PCF)) (-RRB- -RRB-)) (PP (IN around) (NP (DT the) (JJ second) (NN stage)))) (VP (VBZ introduces) (NP (NP (DT a) (NML (JJ left) (NN half)) (NN plane) (-LRB- -LRB-) (NN LHP) (-RRB- -RRB-) (CD zero)) (SBAR (WHNP (WDT which)) (S (VP (VBZ cancels) (NP (NP (DT the) (NN phase) (NN shift)) (VP (VBN introduced) (PP (IN by) (NP (DT the) (JJ non-dominant) (NN pole))) (, ,) (ADVP (RB considerably))))))))) (. .))
(S (NP (DT The) (JJ dominant) (NN pole)) (VP (VBZ is) (PP (IN at) (NP (NP (DT the) (NN output) (NN node)) (SBAR (WHNP (WDT which)) (S (VP (VBZ means) (SBAR (IN that) (S (S (VP (VBG increasing) (NP (DT the) (NN load) (NN capacitance)))) (VP (VBZ has) (NP (NP (JJ minimal) (NN effect)) (PP (IN on) (NP (NN stability))))))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (DT a) (ADJP (JJ simple) (CC and) (JJ effective)) (NN method)) (VP (VBZ is) (VP (VBN proposed) (S (VP (TO to) (VP (VB enhance) (NP (NN slew) (NN rate))))))) (. .))
(S (NP (NNP Simulation)) (VP (VBZ shows) (SBAR (IN that) (S (NP (NN slew) (NN rate)) (VP (VBZ is) (VP (VBN improved) (PP (IN by) (NP (NP (DT a) (NN factor)) (PP (IN of) (NP (CD 2.44))))) (S (VP (VBG using) (NP (DT the) (JJ proposed) (NN method))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN amplifier)) (VP (VBZ is) (VP (VBN designed) (PP (IN in) (NP (NP (DT a) (CD 0.18)) (INTJ (UH um)) (NP (NN CMOS) (NN process)))))) (. .))
(S (NP (PRP It)) (VP (VP (VBZ consumes) (NP (CD 0.86) (NN mW) (NN power)) (PP (IN from) (NP (DT a) (NML (CD 1.8) (NN V)) (NN power) (NN supply)))) (CC and) (VP (VBZ occupies) (NP (NP (CD 3038.5) (NN um2)) (PP (IN of) (NP (NN chip) (NN area)))))) (. .))
(S (S (NP (DT The) (NNP DC) (NN gain)) (VP (VBZ is) (NP (CD 82.7) (NN dB)))) (CC and) (S (NP (NN gain) (NN bandwidth) (PRN (-LRB- -LRB-) (NP (NN GBW)) (-RRB- -RRB-))) (VP (VBZ is) (NP (CD 88.9) (NN MHz)) (SBAR (WHADVP (WRB when)) (S (VP (VBG driving) (NP (DT a) (NN 5pF) (JJ capacitive) (NN load))))))) (. .))
(S (ADVP (RB Also)) (NP (JJ low) (NML (NML (NN frequency) (NN CMRR)) (CC and) (NML (NN PSRR) (SYM +)))) (VP (VBP are) (NP (NP (NN 127dB)) (CC and) (NP (CD 83.2) (NN dB))) (, ,) (ADVP (RB respectively))) (. .))
(S (NP (PRP They)) (VP (VBP are) (NP (NP (CD 24.8) (NML (NML (NN dB)) (CC and) (NML (NML (CD 24.2) (NN dB)) (PP (IN at) (NP (NNP GBW))))) (NN frequency)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBP are) (ADJP (RB relatively) (JJ high))) (CC and) (VP (VBP are) (NP (NP (JJ other) (JJ important) (NNS properties)) (PP (IN of) (NP (DT the) (VBN proposed) (NN amplifier)))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NNS Simulations)) (VP (VBP show) (NP (NP (JJ convenient) (NN performance)) (PP (IN of) (NP (NP (NP (DT the) (NN circuit)) (PP (IN in) (NP (NN process) (NNS corners)))) (CC and) (NP (ADVP (RB also)) (NP (NN presence)) (PP (IN of) (NP (NN mismatch)))))))) (. .))
