Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: hannya.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hannya.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hannya"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : hannya
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fpu_common.vhd" in Library work.
Architecture fpu_common_p of Entity fpu_common_p is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fsqrttable.vhd" in Library work.
Architecture behavioral of Entity fsqrttable is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/finvtable.vhd" in Library work.
Architecture behavioral of Entity finvtable is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fadd.vhd" in Library work.
Architecture blackbox of Entity fadd is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fmul.vhd" in Library work.
Architecture blackbox of Entity fmul is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/finv_pl.vhd" in Library work.
Architecture twoproc_pipeline of Entity finv is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fsqrt_pl.vhd" in Library work.
Architecture twoproc_pipeline of Entity fsqrt_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/conv.vhd" in Library work.
Architecture behavior of Entity itof_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/trnc.vhd" in Library work.
Architecture behavior of Entity ftoi_pl is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/P_hannya/ipcore_dir/BRAM.vhd" in Library work.
Architecture bram_a of Entity bram is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/P_hannya/clk_changer.vhd" in Library work.
Entity <clk_changer> compiled.
Entity <clk_changer> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/P_hannya/ipcore_dir/fifo8.vhd" in Library work.
Architecture fifo8_a of Entity fifo8 is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/P_hannya/ipcore_dir/output_buf.vhd" in Library work.
Architecture output_buf_a of Entity output_buf is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/rx.vhd" in Library work.
Architecture rx of Entity rx is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/tx.vhd" in Library work.
Architecture tx of Entity tx is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/ife.vhd" in Library work.
Architecture ife of Entity ife is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/id.vhd" in Library work.
Architecture id of Entity id is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/ALU.vhd" in Library work.
Architecture alu of Entity alu is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/mem.vhd" in Library work.
Architecture mem of Entity mem is up to date.
Compiling vhdl file "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/hannya.vhd" in Library work.
Architecture hannya of Entity hannya is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hannya> in library <work> (architecture <hannya>).

Analyzing hierarchy for entity <clk_changer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rx> in library <work> (architecture <rx>) with generics.
	wtime = "0000001011110000"

Analyzing hierarchy for entity <tx> in library <work> (architecture <tx>) with generics.
	wtime = "0000001011111111"

Analyzing hierarchy for entity <ife> in library <work> (architecture <ife>).

Analyzing hierarchy for entity <id> in library <work> (architecture <id>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <alu>).

Analyzing hierarchy for entity <mem> in library <work> (architecture <mem>).

Analyzing hierarchy for entity <fadd> in library <WORK> (architecture <blackbox>).

Analyzing hierarchy for entity <fmul> in library <WORK> (architecture <blackbox>).

Analyzing hierarchy for entity <finv> in library <WORK> (architecture <twoproc_pipeline>).

Analyzing hierarchy for entity <fsqrt_pl> in library <WORK> (architecture <twoproc_pipeline>).

Analyzing hierarchy for entity <itof_pl> in library <WORK> (architecture <behavior>).

Analyzing hierarchy for entity <ftoi_pl> in library <WORK> (architecture <behavior>).

Analyzing hierarchy for entity <finvtable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsqrttable> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hannya> in library <work> (Architecture <hannya>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ib> in unit <hannya>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ib> in unit <hannya>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <ib> in unit <hannya>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ib> in unit <hannya>.
WARNING:Xst:2211 - "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/hannya.vhd" line 509: Instantiating black box module <fifo8>.
WARNING:Xst:2211 - "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/hannya.vhd" line 518: Instantiating black box module <output_buf>.
Entity <hannya> analyzed. Unit <hannya> generated.

Analyzing Entity <clk_changer> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKFX_DIVIDE =  3" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKIN_PERIOD =  14.5199999999999996" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clk_changer>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clk_changer>.
Entity <clk_changer> analyzed. Unit <clk_changer> generated.

Analyzing generic Entity <rx> in library <work> (Architecture <rx>).
	wtime = "0000001011110000"
Entity <rx> analyzed. Unit <rx> generated.

Analyzing generic Entity <tx> in library <work> (Architecture <tx>).
	wtime = "0000001011111111"
Entity <tx> analyzed. Unit <tx> generated.

Analyzing Entity <ife> in library <work> (Architecture <ife>).
WARNING:Xst:2211 - "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/ife.vhd" line 51: Instantiating black box module <BRAM>.
Entity <ife> analyzed. Unit <ife> generated.

Analyzing Entity <id> in library <work> (Architecture <id>).
Entity <id> analyzed. Unit <id> generated.

Analyzing Entity <ALU> in library <work> (Architecture <alu>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <fadd> in library <WORK> (Architecture <blackbox>).
Entity <fadd> analyzed. Unit <fadd> generated.

Analyzing Entity <fmul> in library <WORK> (Architecture <blackbox>).
Entity <fmul> analyzed. Unit <fmul> generated.

Analyzing Entity <finv> in library <WORK> (Architecture <twoproc_pipeline>).
Entity <finv> analyzed. Unit <finv> generated.

Analyzing Entity <finvtable> in library <work> (Architecture <behavioral>).
Entity <finvtable> analyzed. Unit <finvtable> generated.

Analyzing Entity <fsqrt_pl> in library <WORK> (Architecture <twoproc_pipeline>).
Entity <fsqrt_pl> analyzed. Unit <fsqrt_pl> generated.

Analyzing Entity <fsqrttable> in library <work> (Architecture <behavioral>).
Entity <fsqrttable> analyzed. Unit <fsqrttable> generated.

Analyzing Entity <itof_pl> in library <WORK> (Architecture <behavior>).
Entity <itof_pl> analyzed. Unit <itof_pl> generated.

Analyzing Entity <ftoi_pl> in library <WORK> (Architecture <behavior>).
Entity <ftoi_pl> analyzed. Unit <ftoi_pl> generated.

Analyzing Entity <mem> in library <work> (Architecture <mem>).
Entity <mem> analyzed. Unit <mem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rx>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/rx.vhd".
WARNING:Xst:646 - Signal <data_buf<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_buf>.
    Found 4-bit comparator greatequal for signal <data_buf$cmp_ge0000> created at line 62.
    Found 16-bit register for signal <data_count>.
    Found 16-bit subtractor for signal <data_count$addsub0000> created at line 70.
    Found 4-bit comparator lessequal for signal <data_count$cmp_le0000> created at line 39.
    Found 1-bit register for signal <data_trim>.
    Found 8-bit register for signal <output_buf>.
    Found 1-bit register for signal <received_buf>.
    Found 4-bit comparator greater for signal <received_buf$cmp_gt0000> created at line 39.
    Found 4-bit up counter for signal <state>.
    Found 16-bit register for signal <state_count>.
    Found 16-bit subtractor for signal <state_count$addsub0000> created at line 60.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <rx> synthesized.


Synthesizing Unit <tx>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/tx.vhd".
    Found 1-bit register for signal <sent>.
    Found 10-bit register for signal <data_buf>.
    Found 4-bit comparator lessequal for signal <data_buf$cmp_le0000> created at line 29.
    Found 4-bit comparator greater for signal <sent$cmp_gt0000> created at line 29.
    Found 16-bit comparator greater for signal <sent$cmp_gt0001> created at line 37.
    Found 4-bit up counter for signal <state>.
    Found 16-bit register for signal <state_count>.
    Found 16-bit subtractor for signal <state_count$addsub0000> created at line 45.
    Found 16-bit comparator lessequal for signal <state_count$cmp_le0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <tx> synthesized.


Synthesizing Unit <id>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/id.vhd".
WARNING:Xst:646 - Signal <instr_index<25:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fmt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cc_nd_tf_set<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <add_to_PC_buf>.
    Found 5-bit register for signal <ALU_control_buf>.
    Found 1-bit register for signal <ALU_data_R_type_buf>.
    Found 1-bit register for signal <ALU_to_R_sig_buf>.
    Found 5-bit register for signal <ALU_write_data_R_buf>.
    Found 4-bit register for signal <branch_cond_buf>.
    Found 1-bit register for signal <branch_instr_buf>.
    Found 16-bit register for signal <change_PC_buf>.
    Found 32-bit register for signal <data_1_buf>.
    Found 32-bit register for signal <data_2_buf>.
    Found 32-bit adder for signal <data_with_offset_sub$share0000>.
    Found 36-bit up counter for signal <executed_step_sub>.
    Found 32-bit register for signal <f0>.
    Found 32-bit register for signal <f1>.
    Found 32-bit register for signal <f10>.
    Found 32-bit register for signal <f11>.
    Found 32-bit register for signal <f12>.
    Found 32-bit register for signal <f13>.
    Found 32-bit register for signal <f14>.
    Found 32-bit register for signal <f15>.
    Found 32-bit register for signal <f16>.
    Found 32-bit register for signal <f17>.
    Found 32-bit register for signal <f18>.
    Found 32-bit register for signal <f19>.
    Found 32-bit register for signal <f2>.
    Found 32-bit register for signal <f20>.
    Found 32-bit register for signal <f21>.
    Found 32-bit register for signal <f22>.
    Found 32-bit register for signal <f23>.
    Found 32-bit register for signal <f24>.
    Found 32-bit register for signal <f25>.
    Found 32-bit register for signal <f26>.
    Found 32-bit register for signal <f27>.
    Found 32-bit register for signal <f28>.
    Found 32-bit register for signal <f29>.
    Found 32-bit register for signal <f3>.
    Found 32-bit register for signal <f30>.
    Found 32-bit register for signal <f31>.
    Found 32-bit register for signal <f4>.
    Found 32-bit register for signal <f5>.
    Found 32-bit register for signal <f6>.
    Found 32-bit register for signal <f7>.
    Found 32-bit register for signal <f8>.
    Found 32-bit register for signal <f9>.
    Found 2-bit register for signal <fcc_comp_buf>.
    Found 3-bit register for signal <fcc_pointer_buf>.
    Found 1-bit register for signal <fcc_sig_buf>.
    Found 8-bit register for signal <fcc_update_buf>.
    Found 5-bit comparator equal for signal <fs$cmp_eq0036> created at line 506.
    Found 5-bit comparator equal for signal <fs$cmp_eq0037> created at line 506.
    Found 5-bit comparator equal for signal <ft$cmp_eq0036> created at line 541.
    Found 5-bit comparator equal for signal <ft$cmp_eq0037> created at line 541.
    Found 1-bit register for signal <jump_instr_buf>.
    Found 16-bit register for signal <now_PC_buf>.
    Found 32-bit register for signal <r0>.
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 32-bit register for signal <r12>.
    Found 32-bit register for signal <r13>.
    Found 32-bit register for signal <r14>.
    Found 32-bit register for signal <r15>.
    Found 32-bit register for signal <r16>.
    Found 32-bit register for signal <r17>.
    Found 32-bit register for signal <r18>.
    Found 32-bit register for signal <r19>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r20>.
    Found 32-bit register for signal <r21>.
    Found 32-bit register for signal <r22>.
    Found 32-bit register for signal <r23>.
    Found 32-bit register for signal <r24>.
    Found 32-bit register for signal <r25>.
    Found 32-bit register for signal <r26>.
    Found 32-bit register for signal <r27>.
    Found 32-bit register for signal <r28>.
    Found 32-bit register for signal <r29>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r30>.
    Found 32-bit register for signal <r31>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <r9>.
    Found 5-bit comparator equal for signal <rs$cmp_eq0032> created at line 436.
    Found 5-bit comparator equal for signal <rs$cmp_eq0033> created at line 436.
    Found 5-bit comparator equal for signal <rt$cmp_eq0034> created at line 471.
    Found 5-bit comparator equal for signal <rt$cmp_eq0035> created at line 471.
    Summary:
	inferred   1 Counter(s).
	inferred 2192 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <id> synthesized.


Synthesizing Unit <mem>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/mem.vhd".
WARNING:Xst:647 - Input <address_data<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_sig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nop_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <load_heap_stat>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | load_heap_stat$and0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <ZD>.
    Found 20-bit up counter for signal <load_heap_addr>.
    Found 32-bit register for signal <load_heap_data_save>.
    Found 32-bit register for signal <load_heap_data_store>.
    Found 3-bit register for signal <nop_counter>.
    Found 3-bit subtractor for signal <nop_counter$addsub0000> created at line 151.
    Found 1-bit register for signal <nop_send_data>.
    Found 1-bit register for signal <save_counter>.
    Found 1-bit register for signal <save_counter_sub>.
    Found 32-bit register for signal <save_mem_read>.
    Found 32-bit register for signal <save_mem_write>.
    Found 32-bit register for signal <save_mem_write_sub>.
    Found 1-bit register for signal <save_send_R_sig>.
    Found 1-bit register for signal <save_send_R_sig_sub>.
    Found 1-bit register for signal <save_send_R_type>.
    Found 1-bit register for signal <save_send_R_type_sub>.
    Found 5-bit register for signal <save_target_R>.
    Found 5-bit register for signal <save_target_R_sub>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 180 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <fadd>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fadd.vhd".
    Found 28-bit comparator greater for signal <carry$cmp_gt0000> created at line 50.
    Found 28-bit comparator greater for signal <carry$cmp_gt0001> created at line 50.
    Found 9-bit comparator less for signal <mant2$cmp_lt0000> created at line 149.
    Found 9-bit adder for signal <mant2$sub0001> created at line 150.
    Found 9-bit subtractor for signal <mant2$sub0003> created at line 158.
    Found 31-bit comparator greater for signal <num2$cmp_gt0000> created at line 92.
    Found 23-bit adder for signal <result$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result$cmp_lt0002> created at line 35.
    Found 23-bit adder for signal <result0$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result0$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result0$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result0$cmp_lt0002> created at line 35.
    Found 23-bit adder for signal <result1$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result1$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result1$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result1$cmp_lt0002> created at line 35.
    Found 8-bit subtractor for signal <S$sub0000> created at line 142.
    Found 28-bit comparator greater for signal <s_bit$cmp_gt0000> created at line 153.
    Found 9-bit subtractor for signal <sum_22_0$sub0000> created at line 227.
    Found 8-bit adder for signal <sum_30_23$add0001> created at line 191.
    Found 8-bit adder for signal <sum_30_23$add0002> created at line 173.
    Found 8-bit subtractor for signal <sum_30_23$sub0000> created at line 212.
    Found 31-bit comparator equal for signal <sum_9$cmp_eq0010> created at line 196.
    Found 24-bit comparator greater for signal <sum_9$cmp_gt0000> created at line 107.
    Found 24-bit comparator greater for signal <sum_9$cmp_gt0001> created at line 108.
    Found 9-bit comparator greater for signal <sum_9$cmp_gt0002> created at line 143.
    Found 8-bit comparator greater for signal <sum_9$cmp_gt0003> created at line 211.
    Found 9-bit comparator less for signal <sum_9$cmp_lt0000> created at line 210.
    Found 9-bit comparator less for signal <sum_9$cmp_lt0001> created at line 213.
    Found 8-bit subtractor for signal <sum_9$sub0000> created at line 211.
    Found 1-bit xor2 for signal <sum_9$xor0000> created at line 162.
    Found 28-bit adder for signal <sum_mant$add0000> created at line 163.
    Found 28-bit subtractor for signal <sum_mant$sub0000> created at line 200.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <fadd> synthesized.


Synthesizing Unit <fmul>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fmul.vhd".
    Found 28-bit comparator greater for signal <carry$cmp_gt0000> created at line 50.
    Found 28-bit comparator greater for signal <carry0$cmp_gt0000> created at line 50.
    Found 9-bit adder for signal <exp$addsub0000> created at line 121.
    Found 9-bit adder carry in for signal <exp$mux0002> created at line 117.
    Found 9-bit subtractor for signal <exp$sub0000> created at line 142.
    Found 28-bit adder for signal <product$add0000> created at line 113.
    Found 28-bit adder for signal <product$addsub0000> created at line 113.
    Found 14x14-bit multiplier for signal <product$mult0000> created at line 111.
    Found 14x14-bit multiplier for signal <product$mult0001> created at line 112.
    Found 14x14-bit multiplier for signal <product$mult0002> created at line 110.
    Found 23-bit adder for signal <result0$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result0$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result0$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result0$cmp_lt0002> created at line 35.
    Found 23-bit adder for signal <result1$addsub0000> created at line 36.
    Found 5-bit comparator greater for signal <result1$cmp_lt0000> created at line 35.
    Found 5-bit comparator less for signal <result1$cmp_lt0001> created at line 35.
    Found 5-bit comparator greater for signal <result1$cmp_lt0002> created at line 35.
    Found 10-bit comparator greater for signal <result_0$cmp_gt0000> created at line 134.
    Found 10-bit comparator greater for signal <result_0$cmp_gt0001> created at line 135.
    Found 10-bit subtractor for signal <result_0$sub0000> created at line 135.
    Found 1-bit xor2 for signal <result_31$xor0000> created at line 136.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred  10 Comparator(s).
Unit <fmul> synthesized.


Synthesizing Unit <itof_pl>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/conv.vhd".
WARNING:Xst:646 - Signal <frac25_buff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frac25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <exp$addsub0000> created at line 108.
    Found 7-bit adder carry out for signal <exp_0$addsub0000> created at line 70.
    Found 8-bit register for signal <exp_1>.
    Found 23-bit adder for signal <frac$addsub0000> created at line 110.
    Found 5-bit comparator less for signal <frac$cmp_lt0000> created at line 99.
    Found 6-bit adder for signal <frac$sub0000> created at line 100.
    Found 6-bit subtractor for signal <frac25_buff$sub0000> created at line 103.
    Found 31-bit adder for signal <frac_0$addsub0000> created at line 66.
    Found 31-bit register for signal <frac_1>.
    Found 1-bit register for signal <ifnmax_1>.
    Found 1-bit register for signal <ifzero_1>.
    Found 31-bit register for signal <intbody_0>.
    Found 5-bit register for signal <msb_1>.
    Found 1-bit register for signal <sign_0>.
    Found 1-bit register for signal <sign_1>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <itof_pl> synthesized.


Synthesizing Unit <ftoi_pl>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/trnc.vhd".
    Found 8-bit subtractor for signal <$sub0000> created at line 50.
    Found 32-bit register for signal <r.a>.
    Found 32-bit register for signal <r.s>.
    Found 8-bit comparator greater for signal <result$cmp_gt0000> created at line 52.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 56.
    Found 9-bit adder for signal <result$sub0000> created at line 59.
    Found 9-bit subtractor for signal <result$sub0001> created at line 62.
    Found 32-bit adder for signal <rin.s$addsub0000> created at line 66.
    Found 8-bit comparator less for signal <rin.s$cmp_lt0000> created at line 47.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ftoi_pl> synthesized.


Synthesizing Unit <finvtable>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/finvtable.vhd".
    Found 1024x36-bit ROM for signal <v$rom0000> created at line 1044.
    Found 36-bit register for signal <v>.
    Summary:
	inferred   1 ROM(s).
	inferred  36 D-type flip-flop(s).
Unit <finvtable> synthesized.


Synthesizing Unit <fsqrttable>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fsqrttable.vhd".
    Found 1024x36-bit ROM for signal <tout$rom0000> created at line 1044.
    Found 36-bit register for signal <tout>.
    Summary:
	inferred   1 ROM(s).
	inferred  36 D-type flip-flop(s).
Unit <fsqrttable> synthesized.


Synthesizing Unit <clk_changer>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/P_hannya/clk_changer.vhd".
Unit <clk_changer> synthesized.


Synthesizing Unit <ife>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/ife.vhd".
    Found finite state machine <FSM_1> for signal <PC_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | PC_state$not0000          (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <nop_dealing>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 34                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | nop_dealing$not0000       (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <addra_buf>.
    Found 16-bit subtractor for signal <addra_buf$addsub0000> created at line 99.
    Found 32-bit register for signal <dina_buf>.
    Found 32-bit register for signal <nop_buffer1>.
    Found 32-bit register for signal <nop_buffer2>.
    Found 3-bit register for signal <nop_counter>.
    Found 3-bit subtractor for signal <nop_counter$addsub0000> created at line 114.
    Found 3-bit subtractor for signal <nop_counter$sub0000> created at line 112.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PC$share0000> created at line 92.
    Found 16-bit register for signal <prev_PC_buf>.
    Found 16-bit register for signal <read_PC>.
    Found 16-bit adder for signal <read_PC$share0000>.
    Found 32-bit register for signal <recv_data_buf>.
    Found 1-bit register for signal <wea_buf<0>>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 196 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <ife> synthesized.


Synthesizing Unit <finv>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/finv_pl.vhd".
    Found 23-bit register for signal <a0_p>.
    Found 8-bit register for signal <exp_in>.
    Found 8-bit register for signal <exp_in_p>.
    Found 8-bit adder for signal <exp_out$addsub0000> created at line 100.
    Found 8-bit subtractor for signal <exp_out$addsub0001> created at line 100.
    Found 1-bit register for signal <frc_any>.
    Found 1-bit register for signal <frc_any_p>.
    Found 23-bit subtractor for signal <frc_out$addsub0000> created at line 111.
    Found 1-bit register for signal <no_flow1_p>.
    Found 1-bit register for signal <no_flow2_p>.
    Found 13-bit register for signal <rest>.
    Found 1-bit register for signal <sgn>.
    Found 1-bit register for signal <sgn_p>.
    Found 23-bit register for signal <t1_p>.
    Found 13x13-bit multiplier for signal <tmp$mult0000> created at line 72.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <finv> synthesized.


Synthesizing Unit <fsqrt_pl>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/fsqrt_pl.vhd".
    Found 23-bit register for signal <a0_p>.
    Found 8-bit register for signal <exp_in>.
    Found 8-bit register for signal <exp_in_p>.
    Found 8-bit adder carry in for signal <exp_out$addsub0000> created at line 85.
    Found 23-bit adder for signal <frc_out$addsub0000> created at line 86.
    Found 23-bit register for signal <mant_in>.
    Found 23-bit register for signal <mant_p>.
    Found 14-bit register for signal <rest>.
    Found 1-bit register for signal <sgn_in>.
    Found 1-bit register for signal <sgn_in_p>.
    Found 23-bit register for signal <t1_p>.
    Found 14x13-bit multiplier for signal <tmp$mult0000> created at line 52.
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <fsqrt_pl> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/ALU.vhd".
    Using one-hot encoding for signal <comp_exp>.
    Using one-hot encoding for signal <comp_frac>.
    Found 32-bit addsub for signal <ALU_result$addsub0000>.
    Found 32-bit comparator less for signal <ALU_result$cmp_lt0000> created at line 420.
    Found 8-bit comparator equal for signal <comp_exp$cmp_eq0000> created at line 448.
    Found 2-bit comparator equal for signal <comp_exp$cmp_eq0001> created at line 448.
    Found 3-bit comparator equal for signal <comp_exp$cmp_eq0002> created at line 448.
    Found 4-bit comparator equal for signal <comp_exp$cmp_eq0003> created at line 448.
    Found 5-bit comparator equal for signal <comp_exp$cmp_eq0004> created at line 448.
    Found 6-bit comparator equal for signal <comp_exp$cmp_eq0005> created at line 448.
    Found 7-bit comparator equal for signal <comp_exp$cmp_eq0006> created at line 448.
    Found 1-bit xor2 for signal <comp_exp$xor0000> created at line 448.
    Found 23-bit comparator equal for signal <comp_frac$cmp_eq0000> created at line 459.
    Found 2-bit comparator equal for signal <comp_frac$cmp_eq0001> created at line 459.
    Found 3-bit comparator equal for signal <comp_frac$cmp_eq0002> created at line 459.
    Found 4-bit comparator equal for signal <comp_frac$cmp_eq0003> created at line 459.
    Found 5-bit comparator equal for signal <comp_frac$cmp_eq0004> created at line 459.
    Found 6-bit comparator equal for signal <comp_frac$cmp_eq0005> created at line 459.
    Found 7-bit comparator equal for signal <comp_frac$cmp_eq0006> created at line 459.
    Found 8-bit comparator equal for signal <comp_frac$cmp_eq0007> created at line 459.
    Found 9-bit comparator equal for signal <comp_frac$cmp_eq0008> created at line 459.
    Found 10-bit comparator equal for signal <comp_frac$cmp_eq0009> created at line 459.
    Found 11-bit comparator equal for signal <comp_frac$cmp_eq0010> created at line 459.
    Found 12-bit comparator equal for signal <comp_frac$cmp_eq0011> created at line 459.
    Found 13-bit comparator equal for signal <comp_frac$cmp_eq0012> created at line 459.
    Found 14-bit comparator equal for signal <comp_frac$cmp_eq0013> created at line 459.
    Found 15-bit comparator equal for signal <comp_frac$cmp_eq0014> created at line 459.
    Found 16-bit comparator equal for signal <comp_frac$cmp_eq0015> created at line 459.
    Found 17-bit comparator equal for signal <comp_frac$cmp_eq0016> created at line 459.
    Found 18-bit comparator equal for signal <comp_frac$cmp_eq0017> created at line 459.
    Found 19-bit comparator equal for signal <comp_frac$cmp_eq0018> created at line 459.
    Found 20-bit comparator equal for signal <comp_frac$cmp_eq0019> created at line 459.
    Found 21-bit comparator equal for signal <comp_frac$cmp_eq0020> created at line 459.
    Found 22-bit comparator equal for signal <comp_frac$cmp_eq0021> created at line 459.
    Found 1-bit xor2 for signal <comp_frac$xor0000> created at line 459.
    Found 32-bit xor2 for signal <data_xor>.
    Found 32-bit comparator equal for signal <fpr_eq$cmp_eq0000> created at line 485.
    Found 1-bit register for signal <nop_buf>.
    Found 3-bit down counter for signal <nop_counter>.
    Found 1-bit register for signal <nop_send_data>.
    Found 16-bit adder for signal <prov_PC$add0000> created at line 321.
    Found 16-bit adder for signal <prov_PC$addsub0000> created at line 321.
    Found 5-bit register for signal <save_calcu_type>.
    Found 5-bit register for signal <save_dest_R_ALU_buf>.
    Found 32-bit register for signal <save_fadd_data_1>.
    Found 32-bit register for signal <save_fadd_data_2>.
    Found 32-bit register for signal <save_finv_data>.
    Found 32-bit register for signal <save_fmul_data_1>.
    Found 32-bit register for signal <save_fmul_data_2>.
    Found 32-bit register for signal <save_fneg_data>.
    Found 32-bit register for signal <save_fsqrt_data>.
    Found 32-bit register for signal <save_ftoi_data>.
    Found 32-bit register for signal <save_itof_data>.
    Found 1-bit register for signal <save_send_to_R_ALU_buf>.
    Found 1-bit register for signal <save_send_to_R_ALU_type_buf>.
    Summary:
	inferred   1 Counter(s).
	inferred 302 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  31 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <hannya>.
    Related source file is "/home/shinno/cpu/presentation/final_presentation/sowaka/hannya/hannya.vhd".
WARNING:Xst:646 - Signal <sys_check> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <step_counter> is used but never assigned. This sourceless signal will be automatically connected to value 111111111111111111111111111111111111.
WARNING:Xst:646 - Signal <sent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <print_register> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <locked_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <endianness_mode> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <clk0_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <check_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <top_state>.
    Found 1-bit register for signal <activate_fifo>.
    Found 8-bit register for signal <byte_tran>.
    Found 1-bit register for signal <change_PC>.
    Found 1-bit register for signal <cut_id_data>.
    Found 1-bit register for signal <end_prepare>.
    Found 36-bit adder for signal <end_prepare$addsub0000> created at line 1055.
    Found 16-bit up counter for signal <exec_counter>.
    Found 8-bit register for signal <fifo_in>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 24-bit register for signal <full_buf>.
    Found 32-bit register for signal <full_recv>.
    Found 32-bit 64-to-1 multiplexer for signal <full_tran>.
    Found 16-bit register for signal <init_PC>.
    Found 32-bit register for signal <load_heap_data>.
    Found 1-bit register for signal <load_heap_sig>.
    Found 1-bit register for signal <load_instr>.
    Found 8-bit register for signal <output_in>.
    Found 1-bit register for signal <output_rd_en>.
    Found 1-bit register for signal <output_wr_en>.
    Found 6-bit register for signal <print_regs>.
    Found 6-bit adder for signal <print_regs$addsub0000> created at line 1120.
    Found 26-bit register for signal <return_state>.
    Found 1-bit register for signal <rx_go>.
    Found 2-bit register for signal <set_R_sig>.
    Found 2-bit adder for signal <set_R_sig$addsub0000>.
    Found 1-bit register for signal <start_exec>.
    Found 32-bit register for signal <sys_ans_data>.
    Found 1-bit register for signal <sys_check_sub>.
    Found 26-bit register for signal <top_state>.
    Found 1-bit register for signal <tx_go>.
    Found 1-bit register for signal <use_sys_sig>.
    Found 16-bit up counter for signal <write_BRAM>.
    Summary:
	inferred   2 Counter(s).
	inferred 235 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <hannya> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1024x36-bit ROM                                       : 2
# Multipliers                                          : 5
 13x13-bit multiplier                                  : 1
 14x13-bit multiplier                                  : 1
 14x14-bit multiplier                                  : 3
# Adders/Subtractors                                   : 52
 10-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 4
 2-bit adder                                           : 1
 23-bit adder                                          : 7
 23-bit subtractor                                     : 1
 28-bit adder                                          : 3
 28-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 36-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 3
 9-bit adder carry in                                  : 1
 9-bit subtractor                                      : 4
# Counters                                             : 7
 16-bit up counter                                     : 2
 20-bit up counter                                     : 1
 3-bit down counter                                    : 1
 36-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 226
 1-bit register                                        : 87
 10-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 10
 2-bit register                                        : 2
 23-bit register                                       : 6
 26-bit register                                       : 2
 3-bit register                                        : 3
 31-bit register                                       : 2
 32-bit register                                       : 89
 36-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 7
 6-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 81
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
 13-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 1
 21-bit comparator equal                               : 1
 22-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 5
 3-bit comparator equal                                : 2
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 10
 5-bit comparator greater                              : 10
 5-bit comparator less                                 : 6
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 32-bit 64-to-1 multiplexer                            : 1
# Tristates                                            : 1
 32-bit tristate buffer                                : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <HANNYA_IFE/nop_dealing/FSM> on signal <nop_dealing[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <HANNYA_IFE/PC_state/FSM> on signal <PC_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <HANNYA_MEM/load_heap_stat/FSM> on signal <load_heap_stat[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Reading core <ipcore_dir/fifo8.ngc>.
Reading core <ipcore_dir/output_buf.ngc>.
Reading core <ipcore_dir/BRAM.ngc>.
Loading core <fifo8> for timing and area information for instance <FIFO>.
Loading core <output_buf> for timing and area information for instance <OUTPUT_B>.
Loading core <BRAM> for timing and area information for instance <instr_BRAM>.
INFO:Xst:2261 - The FF/Latch <t1_p_14> in Unit <ALU_FINV> is equivalent to the following 8 FFs/Latches, which will be removed : <t1_p_15> <t1_p_16> <t1_p_17> <t1_p_18> <t1_p_19> <t1_p_20> <t1_p_21> <t1_p_22> 
INFO:Xst:2261 - The FF/Latch <mant_in_10> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_10> 
INFO:Xst:2261 - The FF/Latch <mant_in_11> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_11> 
INFO:Xst:2261 - The FF/Latch <mant_in_12> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_12> 
INFO:Xst:2261 - The FF/Latch <mant_in_13> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_13> 
INFO:Xst:2261 - The FF/Latch <mant_in_0> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_0> 
INFO:Xst:2261 - The FF/Latch <mant_in_1> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_1> 
INFO:Xst:2261 - The FF/Latch <mant_in_2> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_2> 
INFO:Xst:2261 - The FF/Latch <mant_in_3> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_3> 
INFO:Xst:2261 - The FF/Latch <mant_in_4> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_4> 
INFO:Xst:2261 - The FF/Latch <t1_p_14> in Unit <ALU_FSQRT> is equivalent to the following 8 FFs/Latches, which will be removed : <t1_p_15> <t1_p_16> <t1_p_17> <t1_p_18> <t1_p_19> <t1_p_20> <t1_p_21> <t1_p_22> 
INFO:Xst:2261 - The FF/Latch <mant_in_5> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_5> 
INFO:Xst:2261 - The FF/Latch <mant_in_6> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_6> 
INFO:Xst:2261 - The FF/Latch <mant_in_7> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_7> 
INFO:Xst:2261 - The FF/Latch <mant_in_8> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_8> 
INFO:Xst:2261 - The FF/Latch <mant_in_9> in Unit <ALU_FSQRT> is equivalent to the following FF/Latch, which will be removed : <rest_9> 
WARNING:Xst:1426 - The value init of the FF/Latch change_PC hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch activate_fifo hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch end_prepare hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cut_id_data hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <return_state_25> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_8> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_9> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_10> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_11> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_12> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_13> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_14> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_15> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_16> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_17> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_18> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_19> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_20> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_21> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_22> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_23> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_24> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_25> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_26> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_27> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_28> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_29> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_30> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_31> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_buf_9> has a constant value of 1 in block <HANNYA_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <ALU_FINV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <ALU_FSQRT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_2> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_3> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_4> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_5> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_6> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_7> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_8> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_9> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_10> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_11> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_12> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_13> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_16> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_17> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_18> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_19> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_20> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_21> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_22> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_23> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_24> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_buf_0> of sequential type is unconnected in block <HANNYA_RX>.

Synthesizing (advanced) Unit <finv>.
	Found pipelined multiplier on signal <t>:
		- 1 pipeline level(s) found in a register on signal <v>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <rest>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmp_mult0000 by adding 2 register level(s).
Unit <finv> synthesized (advanced).

Synthesizing (advanced) Unit <fmul>.
	Multiplier <Mmult_product_mult0002> in block <fmul> and adder/subtractor <Madd_product_addsub0000> in block <fmul> are combined into a MAC<Maddsub_product_mult0002>.
Unit <fmul> synthesized (advanced).

Synthesizing (advanced) Unit <fsqrt_pl>.
	Found pipelined multiplier on signal <t>:
		- 1 pipeline level(s) found in a register on signal <rest>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <tout>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tmp_mult0000 by adding 2 register level(s).
Unit <fsqrt_pl> synthesized (advanced).
WARNING:Xst:2677 - Node <data_buf_0> of sequential type is unconnected in block <rx>.
WARNING:Xst:2677 - Node <table_map/v_0> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_1> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_2> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_3> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_4> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_5> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_6> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_7> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_8> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_9> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_10> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_11> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/v_12> of sequential type is unconnected in block <finv>.
WARNING:Xst:2677 - Node <table_map/tout_0> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_1> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_2> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_3> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_4> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_5> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_6> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_7> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_8> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_9> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_10> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_11> of sequential type is unconnected in block <fsqrt_pl>.
WARNING:Xst:2677 - Node <table_map/tout_12> of sequential type is unconnected in block <fsqrt_pl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1024x36-bit ROM                                       : 2
# MACs                                                 : 1
 14x14-to-28-bit MAC                                   : 1
# Multipliers                                          : 4
 11x14-bit multiplier                                  : 1
 13x13-bit registered multiplier                       : 1
 14x11-bit multiplier                                  : 1
 14x13-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 51
 10-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 4
 2-bit adder                                           : 1
 23-bit adder                                          : 7
 23-bit subtractor                                     : 1
 28-bit adder                                          : 2
 28-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 31-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 36-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder carry out                                 : 1
 8-bit adder                                           : 4
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 3
 9-bit adder carry in                                  : 1
 9-bit subtractor                                      : 3
# Counters                                             : 7
 16-bit up counter                                     : 2
 20-bit up counter                                     : 1
 3-bit down counter                                    : 1
 36-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 3554
 Flip-Flops                                            : 3554
# Comparators                                          : 81
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 1
 13-bit comparator equal                               : 1
 14-bit comparator equal                               : 1
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 2
 20-bit comparator equal                               : 1
 21-bit comparator equal                               : 1
 22-bit comparator equal                               : 1
 23-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 28-bit comparator greater                             : 5
 3-bit comparator equal                                : 2
 31-bit comparator equal                               : 1
 31-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 10
 5-bit comparator greater                              : 10
 5-bit comparator less                                 : 6
 6-bit comparator equal                                : 2
 7-bit comparator equal                                : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 32-bit 64-to-1 multiplexer                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_buf_9> has a constant value of 1 in block <tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_15> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_16> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_17> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_18> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_19> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_20> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_21> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_22> has a constant value of 0 in block <finv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <t1_p_14> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_15> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_16> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_17> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_18> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_19> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_20> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_21> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <t1_p_22> has a constant value of 0 in block <fsqrt_pl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch change_PC hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch activate_fifo hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch end_prepare hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cut_id_data hinder the constant cleaning in the block hannya.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_9> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_10> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_11> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_12> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_13> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_14> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_15> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_16> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_17> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_18> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_19> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_20> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_21> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_22> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_23> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_24> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_25> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_26> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_27> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_28> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_29> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_30> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_31> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_1> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_2> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_3> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_4> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_5> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_6> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_7> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_8> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_9> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_10> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_11> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_12> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_13> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_16> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_17> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_18> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_19> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_20> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_21> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_22> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_23> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_24> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <return_state_25> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sys_ans_data_8> has a constant value of 0 in block <hannya>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <hannya>, Counter <write_BRAM> <exec_counter> are equivalent, XST will keep only <write_BRAM>.
INFO:Xst:2261 - The FF/Latch <exp_1_5> in Unit <itof_pl> is equivalent to the following FF/Latch, which will be removed : <exp_1_6> 

Optimizing unit <hannya> ...

Optimizing unit <rx> ...

Optimizing unit <tx> ...

Optimizing unit <id> ...

Optimizing unit <fadd> ...

Optimizing unit <fmul> ...

Optimizing unit <itof_pl> ...

Optimizing unit <ftoi_pl> ...

Optimizing unit <ife> ...

Optimizing unit <finv> ...

Optimizing unit <fsqrt_pl> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <HANNYA_TX/sent> of sequential type is unconnected in block <hannya>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hannya, actual ratio is 49.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <FIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <OUTPUT_B> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop HANNYA_ID/ALU_control_buf_2 has been replicated 1 time(s)
FlipFlop HANNYA_ID/ALU_control_buf_3 has been replicated 1 time(s)
FlipFlop HANNYA_ID/ALU_control_buf_4 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_10 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_14 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_15 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_19 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_21 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_22 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_23 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_24 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_25 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_1_buf_27 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_2_buf_1 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_2_buf_2 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_2_buf_3 has been replicated 1 time(s)
FlipFlop HANNYA_ID/data_2_buf_4 has been replicated 1 time(s)
FlipFlop cut_id_data has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <hannya> :
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_0>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_1>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_2>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_3>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_4>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_5>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_6>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_7>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_8>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_9>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_10>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_11>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_12>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_13>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_14>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_15>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_16>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_17>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_18>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_19>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_20>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_21>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/mant_p_22>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/exp_in_p_0>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/a0_p_18>.
	Found 2-bit shift register for signal <HANNYA_ALU/ALU_FSQRT/a0_p_20>.
Unit <hannya> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3509
 Flip-Flops                                            : 3509
# Shift Registers                                      : 26
 2-bit shift register                                  : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hannya.ngr
Top Level Output File Name         : hannya
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 14117
#      GND                         : 4
#      INV                         : 119
#      LUT1                        : 270
#      LUT2                        : 297
#      LUT3                        : 586
#      LUT4                        : 2043
#      LUT5                        : 1235
#      LUT6                        : 6968
#      MUXCY                       : 869
#      MUXF7                       : 836
#      MUXF8                       : 212
#      VCC                         : 4
#      XORCY                       : 674
# FlipFlops/Latches                : 3679
#      FD                          : 506
#      FDE                         : 3071
#      FDR                         : 15
#      FDRE                        : 10
#      FDRS                        : 1
#      FDS                         : 72
#      FDSE                        : 4
# RAMS                             : 65
#      RAMB18                      : 10
#      RAMB36_EXP                  : 55
# Shift Registers                  : 26
#      SRLC16E                     : 26
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 71
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 37
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 6
#      DSP48E                      : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3679  out of  28800    12%  
 Number of Slice LUTs:                11544  out of  28800    40%  
    Number used as Logic:             11518  out of  28800    39%  
    Number used as Memory:               26  out of   7680     0%  
       Number used as SRL:               26

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  12426
   Number with an unused Flip Flop:    8747  out of  12426    70%  
   Number with an unused LUT:           882  out of  12426     7%  
   Number of fully used LUT-FF pairs:  2797  out of  12426    22%  
   Number of unique control sets:       201

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    480    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               60  out of     60   100%  
    Number using Block RAM only:         60
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                       6  out of     48    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                 | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
MCLK1                              | CLK_CHANGE/DCM_ADV_INST:CLKFX                                                                                                                         | 3772  |
HANNYA_IFE/instr_BRAM/N1           | NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)| 59    |
N0                                 | NONE(HANNYA_ALU/ALU_FMUL/Madd_product_add00001)                                                                                                       | 1     |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                      | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
HANNYA_IFE/instr_BRAM/N1(HANNYA_IFE/instr_BRAM/XST_GND:G)                                                                                                                                                                                                                                               | NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)                                                     | 384   |
OUTPUT_B/N0(OUTPUT_B/XST_GND:G)                                                                                                                                                                                                                                                                         | NONE(OUTPUT_B/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 16    |
FIFO/N0(FIFO/XST_GND:G)                                                                                                                                                                                                                                                                                 | NONE(FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)    | 8     |
HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascadelata_tmp(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                               | 2     |
HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascadelatb_tmp(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                               | 2     |
HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascaderega_tmp(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                               | 2     |
HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/cascaderegb_tmp(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(HANNYA_IFE/instr_BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T)                                               | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 27.656ns (Maximum Frequency: 36.159MHz)
   Minimum input arrival time before clock: 1.154ns
   Maximum output required time after clock: 26.059ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK1'
  Clock period: 27.656ns (frequency: 36.159MHz)
  Total number of paths / destination ports: 173823517272475 / 9575
-------------------------------------------------------------------------
Delay:               20.742ns (Levels of Logic = 54)
  Source:            HANNYA_ID/ALU_control_buf_4_1 (FF)
  Destination:       HANNYA_ID/data_1_buf_0 (FF)
  Source Clock:      MCLK1 rising 1.3X
  Destination Clock: MCLK1 rising 1.3X

  Data Path: HANNYA_ID/ALU_control_buf_4_1 to HANNYA_ID/data_1_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   0.800  HANNYA_ID/ALU_control_buf_4_1 (HANNYA_ID/ALU_control_buf_4_1)
     LUT4:I0->O          139   0.094   0.627  HANNYA_ALU/ALU_result_and000111 (HANNYA_ALU/fadd_data_2_and0000)
     LUT6:I5->O           14   0.094   0.860  HANNYA_ALU/fadd_data_1<0>1 (HANNYA_ALU/fadd_data_1<0>)
     LUT4:I0->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lut<0> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.254   0.480  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13>)
     LUT5:I4->O          245   0.094   0.647  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>1 (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>)
     LUT3:I2->O            2   0.094   0.341  HANNYA_ALU/ALU_FADD/num1_mux0000<23>1 (HANNYA_ALU/ALU_FADD/Madd_sum_30_23_add0002_cy<0>)
     MUXCY:DI->O           1   0.362   0.000  HANNYA_ALU/ALU_FADD/Msub_S_sub0000_cy<0> (HANNYA_ALU/ALU_FADD/Msub_S_sub0000_cy<0>)
     XORCY:CI->O         126   0.357   0.934  HANNYA_ALU/ALU_FADD/Msub_S_sub0000_xor<1> (HANNYA_ALU/ALU_FADD/Msub_mant2_sub0003_cy<1>)
     LUT6:I2->O            1   0.094   0.789  HANNYA_ALU/ALU_FADD/s_bit_mux0039_SW1 (N1521)
     LUT6:I2->O            1   0.094   0.480  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>_SW0 (N1768)
     LUT6:I5->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           2   0.254   0.485  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4>)
     LUT6:I5->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8>)
     XORCY:CI->O          26   0.357   1.195  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_xor<9> (HANNYA_ALU/ALU_FADD/sum_mant_sub0000<9>)
     LUT6:I0->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/i_mux0000<0>132_SW1_F (N2493)
     MUXF7:I0->O           1   0.251   0.480  HANNYA_ALU/ALU_FADD/i_mux0000<0>132_SW1 (N1507)
     LUT6:I5->O            8   0.094   0.518  HANNYA_ALU/ALU_FADD/i_mux0000<0>216 (HANNYA_ALU/ALU_FADD/i_mux0000<0>216)
     LUT6:I5->O            7   0.094   0.609  HANNYA_ALU/ALU_FADD/i_mux0000<0>302 (HANNYA_ALU/ALU_FADD/i_mux0000<0>302)
     LUT6:I4->O            3   0.094   0.721  HANNYA_ALU/ALU_FADD/sum_12_mux00171121 (HANNYA_ALU/ALU_FADD/N303)
     LUT6:I3->O            3   0.094   0.491  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt0003152 (HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00031)
     LUT5:I4->O            1   0.094   0.576  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt000311 (HANNYA_ALU/ALU_FADD/N12)
     LUT6:I4->O            4   0.094   0.496  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00031130 (HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00032)
     LUT6:I5->O            1   0.094   0.480  HANNYA_ALU/ALU_FADD/sum_0_mux001791 (HANNYA_ALU/ALU_FADD/sum_0_mux001791)
     LUT6:I5->O            2   0.094   0.485  HANNYA_ALU/ALU_FADD/sum_0_mux0017157 (HANNYA_ALU/fadd_ans<0>)
     LUT6:I5->O            1   0.094   0.480  HANNYA_ALU/data_from_ALU_buf<0>156 (HANNYA_ALU/data_from_ALU_buf<0>156)
     LUT5:I4->O            1   0.094   0.000  HANNYA_ALU/data_from_ALU_buf<0>502_F (N3583)
     MUXF7:I0->O          69   0.251   0.614  HANNYA_ALU/data_from_ALU_buf<0>502 (ALU_to_R<0>)
     LUT6:I5->O            1   0.094   0.336  HANNYA_ID/data_1_sub<0>287 (HANNYA_ID/data_1_sub<0>287)
     FDS:S                     0.573          HANNYA_ID/data_1_buf_0
    ----------------------------------------
    Total                     20.742ns (6.818ns logic, 13.924ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCLK1'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            ZD<31> (PAD)
  Destination:       HANNYA_MEM/save_mem_read_31 (FF)
  Destination Clock: MCLK1 rising 1.3X

  Data Path: ZD<31> to HANNYA_MEM/save_mem_read_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  ZD_31_IOBUF (N753)
     FDE:D                    -0.018          HANNYA_MEM/save_mem_read_31
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCLK1'
  Total number of paths / destination ports: 28203684185421 / 54
-------------------------------------------------------------------------
Offset:              26.059ns (Levels of Logic = 77)
  Source:            HANNYA_ID/ALU_control_buf_4_1 (FF)
  Destination:       ZA<19> (PAD)
  Source Clock:      MCLK1 rising 1.3X

  Data Path: HANNYA_ID/ALU_control_buf_4_1 to ZA<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   0.800  HANNYA_ID/ALU_control_buf_4_1 (HANNYA_ID/ALU_control_buf_4_1)
     LUT4:I0->O          139   0.094   0.627  HANNYA_ALU/ALU_result_and000111 (HANNYA_ALU/fadd_data_2_and0000)
     LUT6:I5->O           14   0.094   0.860  HANNYA_ALU/fadd_data_1<0>1 (HANNYA_ALU/fadd_data_1<0>)
     LUT4:I0->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lut<0> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.254   0.480  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13> (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<13>)
     LUT5:I4->O          245   0.094   0.647  HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>1 (HANNYA_ALU/ALU_FADD/Mcompar_num2_cmp_gt0000_cy<15>)
     LUT3:I2->O            2   0.094   0.341  HANNYA_ALU/ALU_FADD/num1_mux0000<23>1 (HANNYA_ALU/ALU_FADD/Madd_sum_30_23_add0002_cy<0>)
     MUXCY:DI->O           1   0.362   0.000  HANNYA_ALU/ALU_FADD/Msub_S_sub0000_cy<0> (HANNYA_ALU/ALU_FADD/Msub_S_sub0000_cy<0>)
     XORCY:CI->O         126   0.357   0.934  HANNYA_ALU/ALU_FADD/Msub_S_sub0000_xor<1> (HANNYA_ALU/ALU_FADD/Msub_mant2_sub0003_cy<1>)
     LUT6:I2->O            1   0.094   0.789  HANNYA_ALU/ALU_FADD/s_bit_mux0039_SW1 (N1521)
     LUT6:I2->O            1   0.094   0.480  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>_SW0 (N1768)
     LUT6:I5->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<3>)
     MUXCY:CI->O           2   0.254   0.485  HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4> (HANNYA_ALU/ALU_FADD/Mcompar_s_bit_cmp_gt0000_cy<4>)
     LUT6:I5->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8> (HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_cy<8>)
     XORCY:CI->O          26   0.357   1.195  HANNYA_ALU/ALU_FADD/Msub_sum_mant_sub0000_xor<9> (HANNYA_ALU/ALU_FADD/sum_mant_sub0000<9>)
     LUT6:I0->O            1   0.094   0.000  HANNYA_ALU/ALU_FADD/i_mux0000<0>132_SW1_F (N2493)
     MUXF7:I0->O           1   0.251   0.480  HANNYA_ALU/ALU_FADD/i_mux0000<0>132_SW1 (N1507)
     LUT6:I5->O            8   0.094   0.518  HANNYA_ALU/ALU_FADD/i_mux0000<0>216 (HANNYA_ALU/ALU_FADD/i_mux0000<0>216)
     LUT6:I5->O            7   0.094   0.609  HANNYA_ALU/ALU_FADD/i_mux0000<0>302 (HANNYA_ALU/ALU_FADD/i_mux0000<0>302)
     LUT6:I4->O            3   0.094   0.721  HANNYA_ALU/ALU_FADD/sum_12_mux00171121 (HANNYA_ALU/ALU_FADD/N303)
     LUT6:I3->O            3   0.094   0.491  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt0003152 (HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00031)
     LUT5:I4->O            1   0.094   0.576  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt000311 (HANNYA_ALU/ALU_FADD/N12)
     LUT6:I4->O            4   0.094   0.496  HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00031130 (HANNYA_ALU/ALU_FADD/sum_9_cmp_gt00032)
     LUT6:I5->O            1   0.094   0.480  HANNYA_ALU/ALU_FADD/sum_0_mux001791 (HANNYA_ALU/ALU_FADD/sum_0_mux001791)
     LUT6:I5->O            2   0.094   0.485  HANNYA_ALU/ALU_FADD/sum_0_mux0017157 (HANNYA_ALU/fadd_ans<0>)
     LUT6:I5->O            1   0.094   0.480  HANNYA_ALU/data_from_ALU_buf<0>156 (HANNYA_ALU/data_from_ALU_buf<0>156)
     LUT5:I4->O            1   0.094   0.000  HANNYA_ALU/data_from_ALU_buf<0>502_F (N3583)
     MUXF7:I0->O          69   0.251   0.614  HANNYA_ALU/data_from_ALU_buf<0>502 (ALU_to_R<0>)
     LUT6:I5->O            3   0.094   1.080  HANNYA_ID/rs<0>251 (HANNYA_ID/rs<0>)
     LUT6:I0->O            1   0.094   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_lut<0> (HANNYA_ID/Madd_data_with_offset_sub_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<0> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<1> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<2> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<3> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<4> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<5> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<6> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<7> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<8> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<9> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<10> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<11> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<12> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<13> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<14> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<15> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<16> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<17> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<17>)
     MUXCY:CI->O           0   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<18> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<18>)
     XORCY:CI->O           1   0.357   0.973  HANNYA_ID/Madd_data_with_offset_sub_share0000_xor<19> (HANNYA_ID/data_with_offset_sub_share0000<19>)
     LUT6:I1->O            1   0.094   0.336  HANNYA_MEM/ZA<19>1 (ZA_19_OBUF)
     OBUF:I->O                 2.452          ZA_19_OBUF (ZA<19>)
    ----------------------------------------
    Total                     26.059ns (10.082ns logic, 15.977ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'N0'
  Total number of paths / destination ports: 8813596 / 20
-------------------------------------------------------------------------
Offset:              16.723ns (Levels of Logic = 40)
  Source:            HANNYA_ALU/ALU_FMUL/Madd_product_add00001 (DSP)
  Destination:       ZA<19> (PAD)
  Source Clock:      N0 rising

  Data Path: HANNYA_ALU/ALU_FMUL/Madd_product_add00001 to ZA<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E:CLK->P3       29   2.225   1.100  HANNYA_ALU/ALU_FMUL/Madd_product_add00001 (HANNYA_ALU/ALU_FMUL/product_add0000<3>)
     LUT5:I0->O            1   0.094   0.000  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<0> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<1> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<2> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<3>)
     MUXCY:CI->O          18   0.254   0.573  HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4> (HANNYA_ALU/ALU_FMUL/Mcompar_carry_cmp_gt0000_cy<4>)
     LUT5:I4->O            1   0.094   0.000  HANNYA_ALU/ALU_FMUL/Madd_exp_mux0002_lut<0> (HANNYA_ALU/ALU_FMUL/Madd_exp_mux0002_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ALU/ALU_FMUL/Madd_exp_mux0002_cy<0> (HANNYA_ALU/ALU_FMUL/Madd_exp_mux0002_cy<0>)
     XORCY:CI->O           7   0.357   0.609  HANNYA_ALU/ALU_FMUL/Madd_exp_mux0002_xor<1> (HANNYA_ALU/ALU_FMUL/Msub_exp_sub0000_Madd_lut<1>)
     LUT2:I0->O            1   0.094   0.480  HANNYA_ALU/ALU_FMUL/result_0_cmp_gt000111_SW1 (N1643)
     LUT6:I5->O           15   0.094   0.557  HANNYA_ALU/ALU_FMUL/result_0_cmp_gt000111 (HANNYA_ALU/ALU_FMUL/N34)
     LUT5:I4->O           11   0.094   0.535  HANNYA_ALU/ALU_FMUL/result_0_mux000621 (HANNYA_ALU/ALU_FMUL/N28)
     LUT6:I5->O            2   0.094   0.794  HANNYA_ALU/ALU_FMUL/result_0_mux0006 (HANNYA_ALU/fmul_ans<0>)
     LUT6:I2->O            1   0.094   0.480  HANNYA_ALU/data_from_ALU_buf<0>156 (HANNYA_ALU/data_from_ALU_buf<0>156)
     LUT5:I4->O            1   0.094   0.000  HANNYA_ALU/data_from_ALU_buf<0>502_F (N3583)
     MUXF7:I0->O          69   0.251   0.614  HANNYA_ALU/data_from_ALU_buf<0>502 (ALU_to_R<0>)
     LUT6:I5->O            3   0.094   1.080  HANNYA_ID/rs<0>251 (HANNYA_ID/rs<0>)
     LUT6:I0->O            1   0.094   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_lut<0> (HANNYA_ID/Madd_data_with_offset_sub_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<0> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<1> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<2> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<3> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<4> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<5> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<6> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<7> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<8> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<9> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<10> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<11> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<12> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<13> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<14> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<15> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<16> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<17> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<17>)
     MUXCY:CI->O           0   0.026   0.000  HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<18> (HANNYA_ID/Madd_data_with_offset_sub_share0000_cy<18>)
     XORCY:CI->O           1   0.357   0.973  HANNYA_ID/Madd_data_with_offset_sub_share0000_xor<19> (HANNYA_ID/data_with_offset_sub_share0000<19>)
     LUT6:I1->O            1   0.094   0.336  HANNYA_MEM/ZA<19>1 (ZA_19_OBUF)
     OBUF:I->O                 2.452          ZA_19_OBUF (ZA<19>)
    ----------------------------------------
    Total                     16.723ns (8.592ns logic, 8.131ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================


Total REAL time to Xst completion: 281.00 secs
Total CPU time to Xst completion: 280.36 secs
 
--> 


Total memory usage is 918376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  175 (   0 filtered)
Number of infos    :   30 (   0 filtered)

