# DDR4 C0

# Reference clock
#
# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property PACKAGE_PIN AP19            [get_ports SYS_CLK_C0_N]
# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports SYS_CLK_C0_N]
# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property PACKAGE_PIN AP20            [get_ports SYS_CLK_C0_P]
# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports SYS_CLK_C0_P]

set_property PACKAGE_PIN AK21            [get_ports  DDR4_C0_ACT_N]
set_property IOSTANDARD SSTL12_DCI       [get_ports  DDR4_C0_ACT_N]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports  DDR4_C0_ACT_N]
set_property PACKAGE_PIN AJ18            [get_ports {DDR4_C0_ADR[0]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[0]}]
set_property PACKAGE_PIN AN22            [get_ports {DDR4_C0_ADR[1]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[1]}]
set_property PACKAGE_PIN AL20            [get_ports {DDR4_C0_ADR[2]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[2]}]
set_property PACKAGE_PIN AL21            [get_ports {DDR4_C0_ADR[3]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[3]}]
set_property PACKAGE_PIN AM19            [get_ports {DDR4_C0_ADR[4]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[4]}]
set_property PACKAGE_PIN AL19            [get_ports {DDR4_C0_ADR[5]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[5]}]
set_property PACKAGE_PIN AM22            [get_ports {DDR4_C0_ADR[6]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[6]}]
set_property PACKAGE_PIN AL22            [get_ports {DDR4_C0_ADR[7]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[7]}]
set_property PACKAGE_PIN AN18            [get_ports {DDR4_C0_ADR[8]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[8]}]
set_property PACKAGE_PIN AM18            [get_ports {DDR4_C0_ADR[9]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[9]}]
set_property PACKAGE_PIN AP21            [get_ports {DDR4_C0_ADR[10]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[10]}]
set_property PACKAGE_PIN AN21            [get_ports {DDR4_C0_ADR[11]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[11]}]
set_property PACKAGE_PIN AT21            [get_ports {DDR4_C0_ADR[12]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[12]}]
set_property PACKAGE_PIN AR21            [get_ports {DDR4_C0_ADR[13]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[13]}]
set_property PACKAGE_PIN AH20            [get_ports {DDR4_C0_ADR[14]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[14]}]
set_property PACKAGE_PIN AH18            [get_ports {DDR4_C0_ADR[15]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[15]}]
set_property PACKAGE_PIN AK18            [get_ports {DDR4_C0_ADR[16]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_ADR[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_ADR[16]}]

set_property PACKAGE_PIN AT22            [get_ports {DDR4_C0_BA[0]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_BA[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_BA[0]}]
set_property PACKAGE_PIN AR22            [get_ports {DDR4_C0_BA[1]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_BA[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_BA[1]}]

set_property PACKAGE_PIN AJ19            [get_ports {DDR4_C0_BG[0]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_BG[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_BG[0]}]
set_property PACKAGE_PIN AJ20            [get_ports {DDR4_C0_BG[1]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_BG[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_BG[1]}]

set_property PACKAGE_PIN AN20            [get_ports DDR4_C0_CK_C]
set_property IOSTANDARD DIFF_SSTL12_DCI  [get_ports DDR4_C0_CK_C]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports DDR4_C0_CK_C]
set_property PACKAGE_PIN AM20            [get_ports DDR4_C0_CK_T]
set_property IOSTANDARD DIFF_SSTL12_DCI  [get_ports DDR4_C0_CK_T]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports DDR4_C0_CK_T]

set_property PACKAGE_PIN AF19            [get_ports DDR4_C0_CKE]
set_property IOSTANDARD SSTL12_DCI       [get_ports DDR4_C0_CKE]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports DDR4_C0_CKE]

set_property PACKAGE_PIN AG18            [get_ports {DDR4_C0_CS_N[0]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_CS_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_CS_N[0]}]
set_property PACKAGE_PIN AU17            [get_ports {DDR4_C0_CS_N[1]}]
set_property IOSTANDARD SSTL12_DCI       [get_ports {DDR4_C0_CS_N[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_CS_N[1]}]

set_property PACKAGE_PIN AM12            [get_ports {DDR4_C0_DM_DBI_N[0]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DM_DBI_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DM_DBI_N[0]}]
set_property PACKAGE_PIN AV10            [get_ports {DDR4_C0_DM_DBI_N[1]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DM_DBI_N[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DM_DBI_N[1]}]
set_property PACKAGE_PIN AK13            [get_ports {DDR4_C0_DM_DBI_N[2]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DM_DBI_N[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DM_DBI_N[2]}]
set_property PACKAGE_PIN AP8             [get_ports {DDR4_C0_DM_DBI_N[3]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DM_DBI_N[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DM_DBI_N[3]}]

set_property PACKAGE_PIN AR11            [get_ports {DDR4_C0_DQ[0]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[0]}]
set_property PACKAGE_PIN AN11            [get_ports {DDR4_C0_DQ[1]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[1]}]
set_property PACKAGE_PIN AP11            [get_ports {DDR4_C0_DQ[2]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[2]}]
set_property PACKAGE_PIN AN10            [get_ports {DDR4_C0_DQ[3]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[3]}]
set_property PACKAGE_PIN AP10            [get_ports {DDR4_C0_DQ[4]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[4]}]
set_property PACKAGE_PIN AL10            [get_ports {DDR4_C0_DQ[5]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[5]}]
set_property PACKAGE_PIN AR12            [get_ports {DDR4_C0_DQ[6]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[6]}]
set_property PACKAGE_PIN AM10            [get_ports {DDR4_C0_DQ[7]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[7]}]
set_property PACKAGE_PIN AT10            [get_ports {DDR4_C0_DQ[8]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[8]}]
set_property PACKAGE_PIN AV11            [get_ports {DDR4_C0_DQ[9]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[9]}]
set_property PACKAGE_PIN AW9             [get_ports {DDR4_C0_DQ[10]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[10]}]
set_property PACKAGE_PIN AW11            [get_ports {DDR4_C0_DQ[11]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[11]}]
set_property PACKAGE_PIN AW8             [get_ports {DDR4_C0_DQ[12]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[12]}]
set_property PACKAGE_PIN AV12            [get_ports {DDR4_C0_DQ[13]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[13]}]
set_property PACKAGE_PIN AU10            [get_ports {DDR4_C0_DQ[14]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[14]}]
set_property PACKAGE_PIN AU12            [get_ports {DDR4_C0_DQ[15]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[15]}]
set_property PACKAGE_PIN AJ13            [get_ports {DDR4_C0_DQ[16]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[16]}]
set_property PACKAGE_PIN AK12            [get_ports {DDR4_C0_DQ[17]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[17]}]
set_property PACKAGE_PIN AL14            [get_ports {DDR4_C0_DQ[18]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[18]}]
set_property PACKAGE_PIN AJ12            [get_ports {DDR4_C0_DQ[19]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[19]}]
set_property PACKAGE_PIN AH13            [get_ports {DDR4_C0_DQ[20]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[20]}]
set_property PACKAGE_PIN AH12            [get_ports {DDR4_C0_DQ[21]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[21]}]
set_property PACKAGE_PIN AM14            [get_ports {DDR4_C0_DQ[22]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[22]}]
set_property PACKAGE_PIN AG12            [get_ports {DDR4_C0_DQ[23]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[23]}]
set_property PACKAGE_PIN AM9             [get_ports {DDR4_C0_DQ[24]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[24]}]
set_property PACKAGE_PIN AM7             [get_ports {DDR4_C0_DQ[25]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[25]}]
set_property PACKAGE_PIN AP9             [get_ports {DDR4_C0_DQ[26]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[26]}]
set_property PACKAGE_PIN AM8             [get_ports {DDR4_C0_DQ[27]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[27]}]
set_property PACKAGE_PIN AL9             [get_ports {DDR4_C0_DQ[28]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[28]}]
set_property PACKAGE_PIN AL8             [get_ports {DDR4_C0_DQ[29]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[29]}]
set_property PACKAGE_PIN AR9             [get_ports {DDR4_C0_DQ[30]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[30]}]
set_property PACKAGE_PIN AL7             [get_ports {DDR4_C0_DQ[31]}]
set_property IOSTANDARD POD12_DCI        [get_ports {DDR4_C0_DQ[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQ[31]}]

set_property PACKAGE_PIN AN13            [get_ports {DDR4_C0_DQS_C[0]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_C[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_C[0]}]
set_property PACKAGE_PIN AM13            [get_ports {DDR4_C0_DQS_T[0]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_T[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_T[0]}]
set_property PACKAGE_PIN AT11            [get_ports {DDR4_C0_DQS_C[1]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_C[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_C[1]}]
set_property PACKAGE_PIN AT12            [get_ports {DDR4_C0_DQS_T[1]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_T[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_T[1]}]
set_property PACKAGE_PIN AK14            [get_ports {DDR4_C0_DQS_C[2]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_C[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_C[2]}]
set_property PACKAGE_PIN AJ14            [get_ports {DDR4_C0_DQS_T[2]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_T[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_T[2]}]
set_property PACKAGE_PIN AN7             [get_ports {DDR4_C0_DQS_C[3]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_C[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_C[3]}]
set_property PACKAGE_PIN AN8             [get_ports {DDR4_C0_DQS_T[3]}]
set_property IOSTANDARD DIFF_POD12_DCI   [get_ports {DDR4_C0_DQS_T[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DDR4_C0_DQS_T[3]}]

set_property PACKAGE_PIN AK22            [get_ports DDR4_C0_ODT]
set_property IOSTANDARD SSTL12_DCI       [get_ports DDR4_C0_ODT]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports DDR4_C0_ODT]

set_property PACKAGE_PIN AF20            [get_ports DDR4_C0_RESET_N]
set_property IOSTANDARD LVCMOS12         [get_ports DDR4_C0_RESET_N]
