INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_end_image/sim/rom_end_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_end_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/sim/rom_enemy_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_enemy_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/sim/rom_atk_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_atk_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_myplane_image/sim/rom_myplane_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_myplane_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_bg_image/sim/rom_bg_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_bg_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_start_image/sim/rom_start_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_start_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bg_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital
INFO: [VRFC 10-2458] undeclared symbol i_num_3, assumed default net type wire [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module end_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_module
INFO: [VRFC 10-2458] undeclared symbol vs_up, assumed default net type wire [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:155]
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:302]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/key_board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_board
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/random_seed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_seed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol clk_keyboard, assumed default net type wire [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_projects/test090_plane_war/test090_plane_war.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
