
ACU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005484  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08005684  08005684  00015684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057d4  080057d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080057d4  080057d4  000157d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057dc  080057dc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057dc  080057dc  000157dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057e0  080057e0  000157e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080057e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000179c  20000070  08005854  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000180c  08005854  0002180c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000114c0  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022f7  00000000  00000000  0003155e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f18  00000000  00000000  00033858  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000df0  00000000  00000000  00034770  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026c23  00000000  00000000  00035560  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b548  00000000  00000000  0005c183  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2fdb  00000000  00000000  000676cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015a6a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041fc  00000000  00000000  0015a724  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	0800566c 	.word	0x0800566c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	0800566c 	.word	0x0800566c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 fea7 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f000 f806 	bl	800060c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000600:	f004 f994 	bl	800492c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	bd80      	pop	{r7, pc}
	...

0800060c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HAL_InitTick+0x54>)
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <HAL_InitTick+0x58>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4619      	mov	r1, r3
 800061e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000622:	fbb3 f3f1 	udiv	r3, r3, r1
 8000626:	fbb2 f3f3 	udiv	r3, r2, r3
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fec1 	bl	80013b2 <HAL_SYSTICK_Config>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000636:	2301      	movs	r3, #1
 8000638:	e00e      	b.n	8000658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b0f      	cmp	r3, #15
 800063e:	d80a      	bhi.n	8000656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000640:	2200      	movs	r2, #0
 8000642:	6879      	ldr	r1, [r7, #4]
 8000644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000648:	f000 fe89 	bl	800135e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800064c:	4a06      	ldr	r2, [pc, #24]	; (8000668 <HAL_InitTick+0x5c>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000652:	2300      	movs	r3, #0
 8000654:	e000      	b.n	8000658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000656:	2301      	movs	r3, #1
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000008 	.word	0x20000008
 8000664:	20000004 	.word	0x20000004
 8000668:	20000000 	.word	0x20000000

0800066c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <HAL_IncTick+0x20>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	461a      	mov	r2, r3
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <HAL_IncTick+0x24>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4413      	add	r3, r2
 800067c:	4a04      	ldr	r2, [pc, #16]	; (8000690 <HAL_IncTick+0x24>)
 800067e:	6013      	str	r3, [r2, #0]
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000004 	.word	0x20000004
 8000690:	2000009c 	.word	0x2000009c

08000694 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return uwTick;
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <HAL_GetTick+0x14>)
 800069a:	681b      	ldr	r3, [r3, #0]
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	2000009c 	.word	0x2000009c

080006ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006b4:	f7ff ffee 	bl	8000694 <HAL_GetTick>
 80006b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80006c4:	d005      	beq.n	80006d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <HAL_Delay+0x40>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	461a      	mov	r2, r3
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	4413      	add	r3, r2
 80006d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006d2:	bf00      	nop
 80006d4:	f7ff ffde 	bl	8000694 <HAL_GetTick>
 80006d8:	4602      	mov	r2, r0
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	68fa      	ldr	r2, [r7, #12]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d8f7      	bhi.n	80006d4 <HAL_Delay+0x28>
  {
  }
}
 80006e4:	bf00      	nop
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20000004 	.word	0x20000004

080006f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d101      	bne.n	8000702 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80006fe:	2301      	movs	r3, #1
 8000700:	e0ed      	b.n	80008de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000708:	b2db      	uxtb	r3, r3
 800070a:	2b00      	cmp	r3, #0
 800070c:	d102      	bne.n	8000714 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f004 f930 	bl	8004974 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f022 0202 	bic.w	r2, r2, #2
 8000722:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000724:	f7ff ffb6 	bl	8000694 <HAL_GetTick>
 8000728:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800072a:	e012      	b.n	8000752 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800072c:	f7ff ffb2 	bl	8000694 <HAL_GetTick>
 8000730:	4602      	mov	r2, r0
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	2b0a      	cmp	r3, #10
 8000738:	d90b      	bls.n	8000752 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800073e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2205      	movs	r2, #5
 800074a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800074e:	2301      	movs	r3, #1
 8000750:	e0c5      	b.n	80008de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 0302 	and.w	r3, r3, #2
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1e5      	bne.n	800072c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f042 0201 	orr.w	r2, r2, #1
 800076e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000770:	f7ff ff90 	bl	8000694 <HAL_GetTick>
 8000774:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000776:	e012      	b.n	800079e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000778:	f7ff ff8c 	bl	8000694 <HAL_GetTick>
 800077c:	4602      	mov	r2, r0
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	2b0a      	cmp	r3, #10
 8000784:	d90b      	bls.n	800079e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800078a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2205      	movs	r2, #5
 8000796:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800079a:	2301      	movs	r3, #1
 800079c:	e09f      	b.n	80008de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	f003 0301 	and.w	r3, r3, #1
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d0e5      	beq.n	8000778 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	7e1b      	ldrb	r3, [r3, #24]
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d108      	bne.n	80007c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	e007      	b.n	80007d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80007d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	7e5b      	ldrb	r3, [r3, #25]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d108      	bne.n	80007f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	e007      	b.n	8000800 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80007fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	7e9b      	ldrb	r3, [r3, #26]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d108      	bne.n	800081a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f042 0220 	orr.w	r2, r2, #32
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	e007      	b.n	800082a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f022 0220 	bic.w	r2, r2, #32
 8000828:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	7edb      	ldrb	r3, [r3, #27]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d108      	bne.n	8000844 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f022 0210 	bic.w	r2, r2, #16
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	e007      	b.n	8000854 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f042 0210 	orr.w	r2, r2, #16
 8000852:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	7f1b      	ldrb	r3, [r3, #28]
 8000858:	2b01      	cmp	r3, #1
 800085a:	d108      	bne.n	800086e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f042 0208 	orr.w	r2, r2, #8
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	e007      	b.n	800087e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f022 0208 	bic.w	r2, r2, #8
 800087c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	7f5b      	ldrb	r3, [r3, #29]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d108      	bne.n	8000898 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f042 0204 	orr.w	r2, r2, #4
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	e007      	b.n	80008a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f022 0204 	bic.w	r2, r2, #4
 80008a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	689a      	ldr	r2, [r3, #8]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	431a      	orrs	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	691b      	ldr	r3, [r3, #16]
 80008b6:	431a      	orrs	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	695b      	ldr	r3, [r3, #20]
 80008bc:	ea42 0103 	orr.w	r1, r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	1e5a      	subs	r2, r3, #1
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	430a      	orrs	r2, r1
 80008cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b087      	sub	sp, #28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008fe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000900:	7cfb      	ldrb	r3, [r7, #19]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d003      	beq.n	800090e <HAL_CAN_ConfigFilter+0x26>
 8000906:	7cfb      	ldrb	r3, [r7, #19]
 8000908:	2b02      	cmp	r3, #2
 800090a:	f040 80c7 	bne.w	8000a9c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a69      	ldr	r2, [pc, #420]	; (8000ab8 <HAL_CAN_ConfigFilter+0x1d0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d001      	beq.n	800091c <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8000918:	4b68      	ldr	r3, [pc, #416]	; (8000abc <HAL_CAN_ConfigFilter+0x1d4>)
 800091a:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000922:	f043 0201 	orr.w	r2, r3, #1
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	4a63      	ldr	r2, [pc, #396]	; (8000abc <HAL_CAN_ConfigFilter+0x1d4>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d111      	bne.n	8000958 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800093a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800094e:	021b      	lsls	r3, r3, #8
 8000950:	431a      	orrs	r2, r3
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	695b      	ldr	r3, [r3, #20]
 800095c:	f003 031f 	and.w	r3, r3, #31
 8000960:	2201      	movs	r2, #1
 8000962:	fa02 f303 	lsl.w	r3, r2, r3
 8000966:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	43db      	mvns	r3, r3
 8000972:	401a      	ands	r2, r3
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	69db      	ldr	r3, [r3, #28]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d123      	bne.n	80009ca <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	43db      	mvns	r3, r3
 800098c:	401a      	ands	r2, r3
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009a0:	683a      	ldr	r2, [r7, #0]
 80009a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80009a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	3248      	adds	r2, #72	; 0x48
 80009aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80009c0:	6979      	ldr	r1, [r7, #20]
 80009c2:	3348      	adds	r3, #72	; 0x48
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	440b      	add	r3, r1
 80009c8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	69db      	ldr	r3, [r3, #28]
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d122      	bne.n	8000a18 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	431a      	orrs	r2, r3
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009ee:	683a      	ldr	r2, [r7, #0]
 80009f0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80009f2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	3248      	adds	r2, #72	; 0x48
 80009f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	68db      	ldr	r3, [r3, #12]
 8000a06:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a0c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a0e:	6979      	ldr	r1, [r7, #20]
 8000a10:	3348      	adds	r3, #72	; 0x48
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	440b      	add	r3, r1
 8000a16:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d109      	bne.n	8000a34 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000a32:	e007      	b.n	8000a44 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	431a      	orrs	r2, r3
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d109      	bne.n	8000a60 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	43db      	mvns	r3, r3
 8000a56:	401a      	ands	r2, r3
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000a5e:	e007      	b.n	8000a70 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	431a      	orrs	r2, r3
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d107      	bne.n	8000a88 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	431a      	orrs	r2, r3
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000a8e:	f023 0201 	bic.w	r2, r3, #1
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	e006      	b.n	8000aaa <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000aa8:	2301      	movs	r3, #1
  }
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	371c      	adds	r7, #28
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	40003400 	.word	0x40003400
 8000abc:	40006400 	.word	0x40006400

08000ac0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d12e      	bne.n	8000b32 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f022 0201 	bic.w	r2, r2, #1
 8000aea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000aec:	f7ff fdd2 	bl	8000694 <HAL_GetTick>
 8000af0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000af2:	e012      	b.n	8000b1a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000af4:	f7ff fdce 	bl	8000694 <HAL_GetTick>
 8000af8:	4602      	mov	r2, r0
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	2b0a      	cmp	r3, #10
 8000b00:	d90b      	bls.n	8000b1a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2205      	movs	r2, #5
 8000b12:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e012      	b.n	8000b40 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d1e5      	bne.n	8000af4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	e006      	b.n	8000b40 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b36:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
  }
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b089      	sub	sp, #36	; 0x24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b5c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b66:	7ffb      	ldrb	r3, [r7, #31]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d003      	beq.n	8000b74 <HAL_CAN_AddTxMessage+0x2c>
 8000b6c:	7ffb      	ldrb	r3, [r7, #31]
 8000b6e:	2b02      	cmp	r3, #2
 8000b70:	f040 80b8 	bne.w	8000ce4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d10a      	bne.n	8000b94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d105      	bne.n	8000b94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 80a0 	beq.w	8000cd4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	0e1b      	lsrs	r3, r3, #24
 8000b98:	f003 0303 	and.w	r3, r3, #3
 8000b9c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	2b02      	cmp	r3, #2
 8000ba2:	d907      	bls.n	8000bb4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e09e      	b.n	8000cf2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	409a      	lsls	r2, r3
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d10d      	bne.n	8000be2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000bd0:	68f9      	ldr	r1, [r7, #12]
 8000bd2:	6809      	ldr	r1, [r1, #0]
 8000bd4:	431a      	orrs	r2, r3
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3318      	adds	r3, #24
 8000bda:	011b      	lsls	r3, r3, #4
 8000bdc:	440b      	add	r3, r1
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	e00f      	b.n	8000c02 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bf2:	68f9      	ldr	r1, [r7, #12]
 8000bf4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000bf6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	3318      	adds	r3, #24
 8000bfc:	011b      	lsls	r3, r3, #4
 8000bfe:	440b      	add	r3, r1
 8000c00:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	6819      	ldr	r1, [r3, #0]
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	691a      	ldr	r2, [r3, #16]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	3318      	adds	r3, #24
 8000c0e:	011b      	lsls	r3, r3, #4
 8000c10:	440b      	add	r3, r1
 8000c12:	3304      	adds	r3, #4
 8000c14:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	7d1b      	ldrb	r3, [r3, #20]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d111      	bne.n	8000c42 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3318      	adds	r3, #24
 8000c26:	011b      	lsls	r3, r3, #4
 8000c28:	4413      	add	r3, r2
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	6811      	ldr	r1, [r2, #0]
 8000c32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3318      	adds	r3, #24
 8000c3a:	011b      	lsls	r3, r3, #4
 8000c3c:	440b      	add	r3, r1
 8000c3e:	3304      	adds	r3, #4
 8000c40:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	3307      	adds	r3, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	061a      	lsls	r2, r3, #24
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3306      	adds	r3, #6
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	041b      	lsls	r3, r3, #16
 8000c52:	431a      	orrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3305      	adds	r3, #5
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	021b      	lsls	r3, r3, #8
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	3204      	adds	r2, #4
 8000c62:	7812      	ldrb	r2, [r2, #0]
 8000c64:	4610      	mov	r0, r2
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	6811      	ldr	r1, [r2, #0]
 8000c6a:	ea43 0200 	orr.w	r2, r3, r0
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	011b      	lsls	r3, r3, #4
 8000c72:	440b      	add	r3, r1
 8000c74:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000c78:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3303      	adds	r3, #3
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	061a      	lsls	r2, r3, #24
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	3302      	adds	r3, #2
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	041b      	lsls	r3, r3, #16
 8000c8a:	431a      	orrs	r2, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	021b      	lsls	r3, r3, #8
 8000c94:	4313      	orrs	r3, r2
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	7812      	ldrb	r2, [r2, #0]
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	6811      	ldr	r1, [r2, #0]
 8000ca0:	ea43 0200 	orr.w	r2, r3, r0
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	011b      	lsls	r3, r3, #4
 8000ca8:	440b      	add	r3, r1
 8000caa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000cae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3318      	adds	r3, #24
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	4413      	add	r3, r2
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	6811      	ldr	r1, [r2, #0]
 8000cc2:	f043 0201 	orr.w	r2, r3, #1
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	3318      	adds	r3, #24
 8000cca:	011b      	lsls	r3, r3, #4
 8000ccc:	440b      	add	r3, r1
 8000cce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	e00e      	b.n	8000cf2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e006      	b.n	8000cf2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
  }
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3724      	adds	r7, #36	; 0x24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b085      	sub	sp, #20
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
 8000d06:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d12:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d14:	7afb      	ldrb	r3, [r7, #11]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d002      	beq.n	8000d20 <HAL_CAN_IsTxMessagePending+0x22>
 8000d1a:	7afb      	ldrb	r3, [r7, #11]
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d10b      	bne.n	8000d38 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	069b      	lsls	r3, r3, #26
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	069b      	lsls	r3, r3, #26
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d001      	beq.n	8000d38 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8000d34:	2301      	movs	r3, #1
 8000d36:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8000d38:	68fb      	ldr	r3, [r7, #12]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
 8000d4e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d56:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d002      	beq.n	8000d64 <HAL_CAN_ActivateNotification+0x1e>
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d109      	bne.n	8000d78 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	6959      	ldr	r1, [r3, #20]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	430a      	orrs	r2, r1
 8000d72:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000d74:	2300      	movs	r3, #0
 8000d76:	e006      	b.n	8000d86 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
  }
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b08a      	sub	sp, #40	; 0x28
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	695b      	ldr	r3, [r3, #20]
 8000da4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	691b      	ldr	r3, [r3, #16]
 8000dc4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d07c      	beq.n	8000ed2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d023      	beq.n	8000e2a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2201      	movs	r2, #1
 8000de8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000dea:	69bb      	ldr	r3, [r7, #24]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d003      	beq.n	8000dfc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f003 fc9b 	bl	8004730 <HAL_CAN_TxMailbox0CompleteCallback>
 8000dfa:	e016      	b.n	8000e2a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d004      	beq.n	8000e10 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e0e:	e00c      	b.n	8000e2a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	f003 0308 	and.w	r3, r3, #8
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d004      	beq.n	8000e24 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
 8000e22:	e002      	b.n	8000e2a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f000 f965 	bl	80010f4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d024      	beq.n	8000e7e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000e3e:	69bb      	ldr	r3, [r7, #24]
 8000e40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d003      	beq.n	8000e50 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f003 fce5 	bl	8004818 <HAL_CAN_TxMailbox1CompleteCallback>
 8000e4e:	e016      	b.n	8000e7e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d004      	beq.n	8000e64 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
 8000e62:	e00c      	b.n	8000e7e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d004      	beq.n	8000e78 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
 8000e76:	e002      	b.n	8000e7e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 f945 	bl	8001108 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d024      	beq.n	8000ed2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e90:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000e92:	69bb      	ldr	r3, [r7, #24]
 8000e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d003      	beq.n	8000ea4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f003 fccd 	bl	800483c <HAL_CAN_TxMailbox2CompleteCallback>
 8000ea2:	e016      	b.n	8000ed2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d004      	beq.n	8000eb8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eb4:	627b      	str	r3, [r7, #36]	; 0x24
 8000eb6:	e00c      	b.n	8000ed2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d004      	beq.n	8000ecc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8000eca:	e002      	b.n	8000ed2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f000 f925 	bl	800111c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000ed2:	6a3b      	ldr	r3, [r7, #32]
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d00c      	beq.n	8000ef6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	f003 0310 	and.w	r3, r3, #16
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d007      	beq.n	8000ef6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2210      	movs	r2, #16
 8000ef4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000ef6:	6a3b      	ldr	r3, [r7, #32]
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d00b      	beq.n	8000f18 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	f003 0308 	and.w	r3, r3, #8
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d006      	beq.n	8000f18 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2208      	movs	r2, #8
 8000f10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f000 f916 	bl	8001144 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000f18:	6a3b      	ldr	r3, [r7, #32]
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d009      	beq.n	8000f36 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 f8fd 	bl	8001130 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000f36:	6a3b      	ldr	r3, [r7, #32]
 8000f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00c      	beq.n	8000f5a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	f003 0310 	and.w	r3, r3, #16
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d007      	beq.n	8000f5a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2210      	movs	r2, #16
 8000f58:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000f5a:	6a3b      	ldr	r3, [r7, #32]
 8000f5c:	f003 0320 	and.w	r3, r3, #32
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00b      	beq.n	8000f7c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	f003 0308 	and.w	r3, r3, #8
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d006      	beq.n	8000f7c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2208      	movs	r2, #8
 8000f74:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 f8f8 	bl	800116c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000f7c:	6a3b      	ldr	r3, [r7, #32]
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d009      	beq.n	8000f9a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	691b      	ldr	r3, [r3, #16]
 8000f8c:	f003 0303 	and.w	r3, r3, #3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f000 f8df 	bl	8001158 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000f9a:	6a3b      	ldr	r3, [r7, #32]
 8000f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d00b      	beq.n	8000fbc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f003 0310 	and.w	r3, r3, #16
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d006      	beq.n	8000fbc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2210      	movs	r2, #16
 8000fb4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f8e2 	bl	8001180 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000fbc:	6a3b      	ldr	r3, [r7, #32]
 8000fbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d006      	beq.n	8000fde <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2208      	movs	r2, #8
 8000fd6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f000 f8db 	bl	8001194 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000fde:	6a3b      	ldr	r3, [r7, #32]
 8000fe0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d075      	beq.n	80010d4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d06c      	beq.n	80010cc <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000ff2:	6a3b      	ldr	r3, [r7, #32]
 8000ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d008      	beq.n	800100e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001014:	2b00      	cmp	r3, #0
 8001016:	d008      	beq.n	800102a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800102a:	6a3b      	ldr	r3, [r7, #32]
 800102c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001030:	2b00      	cmp	r3, #0
 8001032:	d008      	beq.n	8001046 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800103a:	2b00      	cmp	r3, #0
 800103c:	d003      	beq.n	8001046 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001046:	6a3b      	ldr	r3, [r7, #32]
 8001048:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800104c:	2b00      	cmp	r3, #0
 800104e:	d03d      	beq.n	80010cc <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001056:	2b00      	cmp	r3, #0
 8001058:	d038      	beq.n	80010cc <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001060:	2b30      	cmp	r3, #48	; 0x30
 8001062:	d017      	beq.n	8001094 <HAL_CAN_IRQHandler+0x302>
 8001064:	2b30      	cmp	r3, #48	; 0x30
 8001066:	d804      	bhi.n	8001072 <HAL_CAN_IRQHandler+0x2e0>
 8001068:	2b10      	cmp	r3, #16
 800106a:	d009      	beq.n	8001080 <HAL_CAN_IRQHandler+0x2ee>
 800106c:	2b20      	cmp	r3, #32
 800106e:	d00c      	beq.n	800108a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001070:	e024      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8001072:	2b50      	cmp	r3, #80	; 0x50
 8001074:	d018      	beq.n	80010a8 <HAL_CAN_IRQHandler+0x316>
 8001076:	2b60      	cmp	r3, #96	; 0x60
 8001078:	d01b      	beq.n	80010b2 <HAL_CAN_IRQHandler+0x320>
 800107a:	2b40      	cmp	r3, #64	; 0x40
 800107c:	d00f      	beq.n	800109e <HAL_CAN_IRQHandler+0x30c>
            break;
 800107e:	e01d      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8001080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001082:	f043 0308 	orr.w	r3, r3, #8
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001088:	e018      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	f043 0310 	orr.w	r3, r3, #16
 8001090:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001092:	e013      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	f043 0320 	orr.w	r3, r3, #32
 800109a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800109c:	e00e      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800109e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80010a6:	e009      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80010a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80010b0:	e004      	b.n	80010bc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80010ba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	699a      	ldr	r2, [r3, #24]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80010ca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2204      	movs	r2, #4
 80010d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80010d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d008      	beq.n	80010ec <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e0:	431a      	orrs	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f003 fbba 	bl	8004860 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80010ec:	bf00      	nop
 80010ee:	3728      	adds	r7, #40	; 0x28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b8:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <__NVIC_SetPriorityGrouping+0x40>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011d6:	4a04      	ldr	r2, [pc, #16]	; (80011e8 <__NVIC_SetPriorityGrouping+0x40>)
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	60d3      	str	r3, [r2, #12]
}
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000ed00 	.word	0xe000ed00
 80011ec:	05fa0000 	.word	0x05fa0000

080011f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__NVIC_GetPriorityGrouping+0x18>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	f003 0307 	and.w	r3, r3, #7
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121a:	2b00      	cmp	r3, #0
 800121c:	db0b      	blt.n	8001236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	f003 021f 	and.w	r2, r3, #31
 8001224:	4907      	ldr	r1, [pc, #28]	; (8001244 <__NVIC_EnableIRQ+0x38>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	095b      	lsrs	r3, r3, #5
 800122c:	2001      	movs	r0, #1
 800122e:	fa00 f202 	lsl.w	r2, r0, r2
 8001232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000e100 	.word	0xe000e100

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0a      	blt.n	8001272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	490c      	ldr	r1, [pc, #48]	; (8001294 <__NVIC_SetPriority+0x4c>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	440b      	add	r3, r1
 800126c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001270:	e00a      	b.n	8001288 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4908      	ldr	r1, [pc, #32]	; (8001298 <__NVIC_SetPriority+0x50>)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	3b04      	subs	r3, #4
 8001280:	0112      	lsls	r2, r2, #4
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	440b      	add	r3, r1
 8001286:	761a      	strb	r2, [r3, #24]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b480      	push	{r7}
 800129e:	b089      	sub	sp, #36	; 0x24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f1c3 0307 	rsb	r3, r3, #7
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	bf28      	it	cs
 80012ba:	2304      	movcs	r3, #4
 80012bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3304      	adds	r3, #4
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d902      	bls.n	80012cc <NVIC_EncodePriority+0x30>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3b03      	subs	r3, #3
 80012ca:	e000      	b.n	80012ce <NVIC_EncodePriority+0x32>
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43da      	mvns	r2, r3
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	43d9      	mvns	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	4313      	orrs	r3, r2
         );
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3724      	adds	r7, #36	; 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001314:	d301      	bcc.n	800131a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001316:	2301      	movs	r3, #1
 8001318:	e00f      	b.n	800133a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <SysTick_Config+0x40>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001322:	210f      	movs	r1, #15
 8001324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001328:	f7ff ff8e 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <SysTick_Config+0x40>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <SysTick_Config+0x40>)
 8001334:	2207      	movs	r2, #7
 8001336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010

08001348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff29 	bl	80011a8 <__NVIC_SetPriorityGrouping>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001370:	f7ff ff3e 	bl	80011f0 <__NVIC_GetPriorityGrouping>
 8001374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	68b9      	ldr	r1, [r7, #8]
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff ff8e 	bl	800129c <NVIC_EncodePriority>
 8001380:	4602      	mov	r2, r0
 8001382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff5d 	bl	8001248 <__NVIC_SetPriority>
}
 800138e:	bf00      	nop
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ff31 	bl	800120c <__NVIC_EnableIRQ>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b082      	sub	sp, #8
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff ffa2 	bl	8001304 <SysTick_Config>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b089      	sub	sp, #36	; 0x24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80013d6:	2300      	movs	r3, #0
 80013d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
 80013ea:	e175      	b.n	80016d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80013ec:	2201      	movs	r2, #1
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	697a      	ldr	r2, [r7, #20]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	429a      	cmp	r2, r3
 8001406:	f040 8164 	bne.w	80016d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b02      	cmp	r3, #2
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x4e>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b12      	cmp	r3, #18
 8001418:	d123      	bne.n	8001462 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	08da      	lsrs	r2, r3, #3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3208      	adds	r2, #8
 8001422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	220f      	movs	r2, #15
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	691a      	ldr	r2, [r3, #16]
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	08da      	lsrs	r2, r3, #3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3208      	adds	r2, #8
 800145c:	69b9      	ldr	r1, [r7, #24]
 800145e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	2203      	movs	r2, #3
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4013      	ands	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0203 	and.w	r2, r3, #3
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d00b      	beq.n	80014b6 <HAL_GPIO_Init+0xea>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014aa:	2b11      	cmp	r3, #17
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b12      	cmp	r3, #18
 80014b4:	d130      	bne.n	8001518 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	2203      	movs	r2, #3
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	4013      	ands	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ec:	2201      	movs	r2, #1
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	091b      	lsrs	r3, r3, #4
 8001502:	f003 0201 	and.w	r2, r3, #1
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	4313      	orrs	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	2203      	movs	r2, #3
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001550:	2b00      	cmp	r3, #0
 8001552:	f000 80be 	beq.w	80016d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001556:	4b65      	ldr	r3, [pc, #404]	; (80016ec <HAL_GPIO_Init+0x320>)
 8001558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155a:	4a64      	ldr	r2, [pc, #400]	; (80016ec <HAL_GPIO_Init+0x320>)
 800155c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001560:	6453      	str	r3, [r2, #68]	; 0x44
 8001562:	4b62      	ldr	r3, [pc, #392]	; (80016ec <HAL_GPIO_Init+0x320>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800156e:	4a60      	ldr	r2, [pc, #384]	; (80016f0 <HAL_GPIO_Init+0x324>)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	089b      	lsrs	r3, r3, #2
 8001574:	3302      	adds	r3, #2
 8001576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	220f      	movs	r2, #15
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	43db      	mvns	r3, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4013      	ands	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a57      	ldr	r2, [pc, #348]	; (80016f4 <HAL_GPIO_Init+0x328>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d037      	beq.n	800160a <HAL_GPIO_Init+0x23e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a56      	ldr	r2, [pc, #344]	; (80016f8 <HAL_GPIO_Init+0x32c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d031      	beq.n	8001606 <HAL_GPIO_Init+0x23a>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a55      	ldr	r2, [pc, #340]	; (80016fc <HAL_GPIO_Init+0x330>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d02b      	beq.n	8001602 <HAL_GPIO_Init+0x236>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a54      	ldr	r2, [pc, #336]	; (8001700 <HAL_GPIO_Init+0x334>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d025      	beq.n	80015fe <HAL_GPIO_Init+0x232>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a53      	ldr	r2, [pc, #332]	; (8001704 <HAL_GPIO_Init+0x338>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d01f      	beq.n	80015fa <HAL_GPIO_Init+0x22e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a52      	ldr	r2, [pc, #328]	; (8001708 <HAL_GPIO_Init+0x33c>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d019      	beq.n	80015f6 <HAL_GPIO_Init+0x22a>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a51      	ldr	r2, [pc, #324]	; (800170c <HAL_GPIO_Init+0x340>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d013      	beq.n	80015f2 <HAL_GPIO_Init+0x226>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a50      	ldr	r2, [pc, #320]	; (8001710 <HAL_GPIO_Init+0x344>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d00d      	beq.n	80015ee <HAL_GPIO_Init+0x222>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a4f      	ldr	r2, [pc, #316]	; (8001714 <HAL_GPIO_Init+0x348>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d007      	beq.n	80015ea <HAL_GPIO_Init+0x21e>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a4e      	ldr	r2, [pc, #312]	; (8001718 <HAL_GPIO_Init+0x34c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d101      	bne.n	80015e6 <HAL_GPIO_Init+0x21a>
 80015e2:	2309      	movs	r3, #9
 80015e4:	e012      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015e6:	230a      	movs	r3, #10
 80015e8:	e010      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015ea:	2308      	movs	r3, #8
 80015ec:	e00e      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015ee:	2307      	movs	r3, #7
 80015f0:	e00c      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015f2:	2306      	movs	r3, #6
 80015f4:	e00a      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015f6:	2305      	movs	r3, #5
 80015f8:	e008      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e006      	b.n	800160c <HAL_GPIO_Init+0x240>
 80015fe:	2303      	movs	r3, #3
 8001600:	e004      	b.n	800160c <HAL_GPIO_Init+0x240>
 8001602:	2302      	movs	r3, #2
 8001604:	e002      	b.n	800160c <HAL_GPIO_Init+0x240>
 8001606:	2301      	movs	r3, #1
 8001608:	e000      	b.n	800160c <HAL_GPIO_Init+0x240>
 800160a:	2300      	movs	r3, #0
 800160c:	69fa      	ldr	r2, [r7, #28]
 800160e:	f002 0203 	and.w	r2, r2, #3
 8001612:	0092      	lsls	r2, r2, #2
 8001614:	4093      	lsls	r3, r2
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800161c:	4934      	ldr	r1, [pc, #208]	; (80016f0 <HAL_GPIO_Init+0x324>)
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	089b      	lsrs	r3, r3, #2
 8001622:	3302      	adds	r3, #2
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800162a:	4b3c      	ldr	r3, [pc, #240]	; (800171c <HAL_GPIO_Init+0x350>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	4313      	orrs	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800164e:	4a33      	ldr	r2, [pc, #204]	; (800171c <HAL_GPIO_Init+0x350>)
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001654:	4b31      	ldr	r3, [pc, #196]	; (800171c <HAL_GPIO_Init+0x350>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d003      	beq.n	8001678 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	4313      	orrs	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001678:	4a28      	ldr	r2, [pc, #160]	; (800171c <HAL_GPIO_Init+0x350>)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800167e:	4b27      	ldr	r3, [pc, #156]	; (800171c <HAL_GPIO_Init+0x350>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016a2:	4a1e      	ldr	r2, [pc, #120]	; (800171c <HAL_GPIO_Init+0x350>)
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	; (800171c <HAL_GPIO_Init+0x350>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4013      	ands	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d003      	beq.n	80016cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016cc:	4a13      	ldr	r2, [pc, #76]	; (800171c <HAL_GPIO_Init+0x350>)
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3301      	adds	r3, #1
 80016d6:	61fb      	str	r3, [r7, #28]
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	2b0f      	cmp	r3, #15
 80016dc:	f67f ae86 	bls.w	80013ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80016e0:	bf00      	nop
 80016e2:	3724      	adds	r7, #36	; 0x24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40013800 	.word	0x40013800
 80016f4:	40020000 	.word	0x40020000
 80016f8:	40020400 	.word	0x40020400
 80016fc:	40020800 	.word	0x40020800
 8001700:	40020c00 	.word	0x40020c00
 8001704:	40021000 	.word	0x40021000
 8001708:	40021400 	.word	0x40021400
 800170c:	40021800 	.word	0x40021800
 8001710:	40021c00 	.word	0x40021c00
 8001714:	40022000 	.word	0x40022000
 8001718:	40022400 	.word	0x40022400
 800171c:	40013c00 	.word	0x40013c00

08001720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]
 800172c:	4613      	mov	r3, r2
 800172e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001730:	787b      	ldrb	r3, [r7, #1]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d003      	beq.n	800173e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001736:	887a      	ldrh	r2, [r7, #2]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800173c:	e003      	b.n	8001746 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800173e:	887b      	ldrh	r3, [r7, #2]
 8001740:	041a      	lsls	r2, r3, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	619a      	str	r2, [r3, #24]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	695a      	ldr	r2, [r3, #20]
 8001762:	887b      	ldrh	r3, [r7, #2]
 8001764:	401a      	ands	r2, r3
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	429a      	cmp	r2, r3
 800176a:	d104      	bne.n	8001776 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800176c:	887b      	ldrh	r3, [r7, #2]
 800176e:	041a      	lsls	r2, r3, #16
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001774:	e002      	b.n	800177c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001776:	887a      	ldrh	r2, [r7, #2]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	619a      	str	r2, [r3, #24]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001792:	4b23      	ldr	r3, [pc, #140]	; (8001820 <HAL_PWREx_EnableOverDrive+0x98>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	4a22      	ldr	r2, [pc, #136]	; (8001820 <HAL_PWREx_EnableOverDrive+0x98>)
 8001798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179c:	6413      	str	r3, [r2, #64]	; 0x40
 800179e:	4b20      	ldr	r3, [pc, #128]	; (8001820 <HAL_PWREx_EnableOverDrive+0x98>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a6:	603b      	str	r3, [r7, #0]
 80017a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80017aa:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1d      	ldr	r2, [pc, #116]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017b6:	f7fe ff6d 	bl	8000694 <HAL_GetTick>
 80017ba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017bc:	e009      	b.n	80017d2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017be:	f7fe ff69 	bl	8000694 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017cc:	d901      	bls.n	80017d2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e022      	b.n	8001818 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017d2:	4b14      	ldr	r3, [pc, #80]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017de:	d1ee      	bne.n	80017be <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80017e0:	4b10      	ldr	r3, [pc, #64]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ec:	f7fe ff52 	bl	8000694 <HAL_GetTick>
 80017f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80017f2:	e009      	b.n	8001808 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017f4:	f7fe ff4e 	bl	8000694 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001802:	d901      	bls.n	8001808 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e007      	b.n	8001818 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_PWREx_EnableOverDrive+0x9c>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001814:	d1ee      	bne.n	80017f4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40023800 	.word	0x40023800
 8001824:	40007000 	.word	0x40007000

08001828 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e25e      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 8087 	beq.w	800195a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800184c:	4b96      	ldr	r3, [pc, #600]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 030c 	and.w	r3, r3, #12
 8001854:	2b04      	cmp	r3, #4
 8001856:	d00c      	beq.n	8001872 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001858:	4b93      	ldr	r3, [pc, #588]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f003 030c 	and.w	r3, r3, #12
 8001860:	2b08      	cmp	r3, #8
 8001862:	d112      	bne.n	800188a <HAL_RCC_OscConfig+0x62>
 8001864:	4b90      	ldr	r3, [pc, #576]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001870:	d10b      	bne.n	800188a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001872:	4b8d      	ldr	r3, [pc, #564]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d06c      	beq.n	8001958 <HAL_RCC_OscConfig+0x130>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d168      	bne.n	8001958 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e238      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001892:	d106      	bne.n	80018a2 <HAL_RCC_OscConfig+0x7a>
 8001894:	4b84      	ldr	r3, [pc, #528]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a83      	ldr	r2, [pc, #524]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 800189a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	e02e      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10c      	bne.n	80018c4 <HAL_RCC_OscConfig+0x9c>
 80018aa:	4b7f      	ldr	r3, [pc, #508]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a7e      	ldr	r2, [pc, #504]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	4b7c      	ldr	r3, [pc, #496]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a7b      	ldr	r2, [pc, #492]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	e01d      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0xc0>
 80018ce:	4b76      	ldr	r3, [pc, #472]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a75      	ldr	r2, [pc, #468]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	4b73      	ldr	r3, [pc, #460]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a72      	ldr	r2, [pc, #456]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e00b      	b.n	8001900 <HAL_RCC_OscConfig+0xd8>
 80018e8:	4b6f      	ldr	r3, [pc, #444]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a6e      	ldr	r2, [pc, #440]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b6c      	ldr	r3, [pc, #432]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a6b      	ldr	r2, [pc, #428]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80018fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d013      	beq.n	8001930 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001908:	f7fe fec4 	bl	8000694 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001910:	f7fe fec0 	bl	8000694 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	; 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e1ec      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b61      	ldr	r3, [pc, #388]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0xe8>
 800192e:	e014      	b.n	800195a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7fe feb0 	bl	8000694 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001938:	f7fe feac 	bl	8000694 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b64      	cmp	r3, #100	; 0x64
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e1d8      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194a:	4b57      	ldr	r3, [pc, #348]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x110>
 8001956:	e000      	b.n	800195a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d069      	beq.n	8001a3a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001966:	4b50      	ldr	r3, [pc, #320]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 030c 	and.w	r3, r3, #12
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00b      	beq.n	800198a <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001972:	4b4d      	ldr	r3, [pc, #308]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
 800197a:	2b08      	cmp	r3, #8
 800197c:	d11c      	bne.n	80019b8 <HAL_RCC_OscConfig+0x190>
 800197e:	4b4a      	ldr	r3, [pc, #296]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d116      	bne.n	80019b8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198a:	4b47      	ldr	r3, [pc, #284]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <HAL_RCC_OscConfig+0x17a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d001      	beq.n	80019a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e1ac      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a2:	4b41      	ldr	r3, [pc, #260]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	493d      	ldr	r1, [pc, #244]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b6:	e040      	b.n	8001a3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d023      	beq.n	8001a08 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c0:	4b39      	ldr	r3, [pc, #228]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a38      	ldr	r2, [pc, #224]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019cc:	f7fe fe62 	bl	8000694 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d4:	f7fe fe5e 	bl	8000694 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e18a      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e6:	4b30      	ldr	r3, [pc, #192]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f2:	4b2d      	ldr	r3, [pc, #180]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	4929      	ldr	r1, [pc, #164]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
 8001a06:	e018      	b.n	8001a3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a08:	4b27      	ldr	r3, [pc, #156]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a26      	ldr	r2, [pc, #152]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a0e:	f023 0301 	bic.w	r3, r3, #1
 8001a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7fe fe3e 	bl	8000694 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1c:	f7fe fe3a 	bl	8000694 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e166      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a2e:	4b1e      	ldr	r3, [pc, #120]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f0      	bne.n	8001a1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d038      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d019      	beq.n	8001a82 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a4e:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a52:	4a15      	ldr	r2, [pc, #84]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a5a:	f7fe fe1b 	bl	8000694 <HAL_GetTick>
 8001a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a62:	f7fe fe17 	bl	8000694 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e143      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0f0      	beq.n	8001a62 <HAL_RCC_OscConfig+0x23a>
 8001a80:	e01a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a86:	4a08      	ldr	r2, [pc, #32]	; (8001aa8 <HAL_RCC_OscConfig+0x280>)
 8001a88:	f023 0301 	bic.w	r3, r3, #1
 8001a8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a8e:	f7fe fe01 	bl	8000694 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a96:	f7fe fdfd 	bl	8000694 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d903      	bls.n	8001aac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e129      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
 8001aa8:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aac:	4b95      	ldr	r3, [pc, #596]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1ee      	bne.n	8001a96 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f000 80a4 	beq.w	8001c0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ac6:	4b8f      	ldr	r3, [pc, #572]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10d      	bne.n	8001aee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ad2:	4b8c      	ldr	r3, [pc, #560]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a8b      	ldr	r2, [pc, #556]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ade:	4b89      	ldr	r3, [pc, #548]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001aea:	2301      	movs	r3, #1
 8001aec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aee:	4b86      	ldr	r3, [pc, #536]	; (8001d08 <HAL_RCC_OscConfig+0x4e0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d118      	bne.n	8001b2c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001afa:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <HAL_RCC_OscConfig+0x4e0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a82      	ldr	r2, [pc, #520]	; (8001d08 <HAL_RCC_OscConfig+0x4e0>)
 8001b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b06:	f7fe fdc5 	bl	8000694 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001b0e:	f7fe fdc1 	bl	8000694 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b64      	cmp	r3, #100	; 0x64
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e0ed      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b20:	4b79      	ldr	r3, [pc, #484]	; (8001d08 <HAL_RCC_OscConfig+0x4e0>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0f0      	beq.n	8001b0e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d106      	bne.n	8001b42 <HAL_RCC_OscConfig+0x31a>
 8001b34:	4b73      	ldr	r3, [pc, #460]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b38:	4a72      	ldr	r2, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b40:	e02d      	b.n	8001b9e <HAL_RCC_OscConfig+0x376>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x33c>
 8001b4a:	4b6e      	ldr	r3, [pc, #440]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4e:	4a6d      	ldr	r2, [pc, #436]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b50:	f023 0301 	bic.w	r3, r3, #1
 8001b54:	6713      	str	r3, [r2, #112]	; 0x70
 8001b56:	4b6b      	ldr	r3, [pc, #428]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5a:	4a6a      	ldr	r2, [pc, #424]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b5c:	f023 0304 	bic.w	r3, r3, #4
 8001b60:	6713      	str	r3, [r2, #112]	; 0x70
 8001b62:	e01c      	b.n	8001b9e <HAL_RCC_OscConfig+0x376>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b05      	cmp	r3, #5
 8001b6a:	d10c      	bne.n	8001b86 <HAL_RCC_OscConfig+0x35e>
 8001b6c:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b70:	4a64      	ldr	r2, [pc, #400]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	6713      	str	r3, [r2, #112]	; 0x70
 8001b78:	4b62      	ldr	r3, [pc, #392]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7c:	4a61      	ldr	r2, [pc, #388]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6713      	str	r3, [r2, #112]	; 0x70
 8001b84:	e00b      	b.n	8001b9e <HAL_RCC_OscConfig+0x376>
 8001b86:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8a:	4a5e      	ldr	r2, [pc, #376]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b8c:	f023 0301 	bic.w	r3, r3, #1
 8001b90:	6713      	str	r3, [r2, #112]	; 0x70
 8001b92:	4b5c      	ldr	r3, [pc, #368]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b96:	4a5b      	ldr	r2, [pc, #364]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d015      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba6:	f7fe fd75 	bl	8000694 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bac:	e00a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bae:	f7fe fd71 	bl	8000694 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e09b      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc4:	4b4f      	ldr	r3, [pc, #316]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0ee      	beq.n	8001bae <HAL_RCC_OscConfig+0x386>
 8001bd0:	e014      	b.n	8001bfc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd2:	f7fe fd5f 	bl	8000694 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd8:	e00a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bda:	f7fe fd5b 	bl	8000694 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e085      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf0:	4b44      	ldr	r3, [pc, #272]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1ee      	bne.n	8001bda <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d105      	bne.n	8001c0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c02:	4b40      	ldr	r3, [pc, #256]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	4a3f      	ldr	r2, [pc, #252]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d071      	beq.n	8001cfa <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 030c 	and.w	r3, r3, #12
 8001c1e:	2b08      	cmp	r3, #8
 8001c20:	d069      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d14b      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2a:	4b36      	ldr	r3, [pc, #216]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a35      	ldr	r2, [pc, #212]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c36:	f7fe fd2d 	bl	8000694 <HAL_GetTick>
 8001c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c3e:	f7fe fd29 	bl	8000694 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e055      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c50:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1f0      	bne.n	8001c3e <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69da      	ldr	r2, [r3, #28]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6a:	019b      	lsls	r3, r3, #6
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c72:	085b      	lsrs	r3, r3, #1
 8001c74:	3b01      	subs	r3, #1
 8001c76:	041b      	lsls	r3, r3, #16
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7e:	061b      	lsls	r3, r3, #24
 8001c80:	431a      	orrs	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	071b      	lsls	r3, r3, #28
 8001c88:	491e      	ldr	r1, [pc, #120]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001c94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7fe fcfb 	bl	8000694 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca2:	f7fe fcf7 	bl	8000694 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e023      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x47a>
 8001cc0:	e01b      	b.n	8001cfa <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a0f      	ldr	r2, [pc, #60]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001cc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cce:	f7fe fce1 	bl	8000694 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7fe fcdd 	bl	8000694 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e009      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_RCC_OscConfig+0x4dc>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x4ae>
 8001cf4:	e001      	b.n	8001cfa <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40007000 	.word	0x40007000

08001d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d101      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e0ce      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d24:	4b69      	ldr	r3, [pc, #420]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 030f 	and.w	r3, r3, #15
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d910      	bls.n	8001d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d32:	4b66      	ldr	r3, [pc, #408]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f023 020f 	bic.w	r2, r3, #15
 8001d3a:	4964      	ldr	r1, [pc, #400]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d42:	4b62      	ldr	r3, [pc, #392]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e0b6      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d020      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d005      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d6c:	4b58      	ldr	r3, [pc, #352]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	4a57      	ldr	r2, [pc, #348]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d005      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d84:	4b52      	ldr	r3, [pc, #328]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4a51      	ldr	r2, [pc, #324]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d90:	4b4f      	ldr	r3, [pc, #316]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	494c      	ldr	r1, [pc, #304]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d040      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d107      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db6:	4b46      	ldr	r3, [pc, #280]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d115      	bne.n	8001dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e07d      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d107      	bne.n	8001dde <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dce:	4b40      	ldr	r3, [pc, #256]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d109      	bne.n	8001dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e071      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dde:	4b3c      	ldr	r3, [pc, #240]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e069      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dee:	4b38      	ldr	r3, [pc, #224]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f023 0203 	bic.w	r2, r3, #3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	4935      	ldr	r1, [pc, #212]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e00:	f7fe fc48 	bl	8000694 <HAL_GetTick>
 8001e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e08:	f7fe fc44 	bl	8000694 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e051      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1e:	4b2c      	ldr	r3, [pc, #176]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 020c 	and.w	r2, r3, #12
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d1eb      	bne.n	8001e08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e30:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 030f 	and.w	r3, r3, #15
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d210      	bcs.n	8001e60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f023 020f 	bic.w	r2, r3, #15
 8001e46:	4921      	ldr	r1, [pc, #132]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d001      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e030      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d008      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e6c:	4b18      	ldr	r3, [pc, #96]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	4915      	ldr	r1, [pc, #84]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d009      	beq.n	8001e9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	490d      	ldr	r1, [pc, #52]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e9e:	f000 f81d 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 8001ea2:	4601      	mov	r1, r0
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	4a09      	ldr	r2, [pc, #36]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eb0:	5cd3      	ldrb	r3, [r2, r3]
 8001eb2:	fa21 f303 	lsr.w	r3, r1, r3
 8001eb6:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8001eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f7fe fba6 	bl	800060c <HAL_InitTick>

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40023c00 	.word	0x40023c00
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	08005788 	.word	0x08005788
 8001ed8:	20000008 	.word	0x20000008

08001edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	2300      	movs	r3, #0
 8001eec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ef2:	4b50      	ldr	r3, [pc, #320]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d007      	beq.n	8001f0e <HAL_RCC_GetSysClockFreq+0x32>
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d008      	beq.n	8001f14 <HAL_RCC_GetSysClockFreq+0x38>
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f040 808d 	bne.w	8002022 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f08:	4b4b      	ldr	r3, [pc, #300]	; (8002038 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001f0a:	60bb      	str	r3, [r7, #8]
       break;
 8001f0c:	e08c      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f0e:	4b4b      	ldr	r3, [pc, #300]	; (800203c <HAL_RCC_GetSysClockFreq+0x160>)
 8001f10:	60bb      	str	r3, [r7, #8]
      break;
 8001f12:	e089      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f14:	4b47      	ldr	r3, [pc, #284]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f1c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f1e:	4b45      	ldr	r3, [pc, #276]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d023      	beq.n	8001f72 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2a:	4b42      	ldr	r3, [pc, #264]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	099b      	lsrs	r3, r3, #6
 8001f30:	f04f 0400 	mov.w	r4, #0
 8001f34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	ea03 0501 	and.w	r5, r3, r1
 8001f40:	ea04 0602 	and.w	r6, r4, r2
 8001f44:	4a3d      	ldr	r2, [pc, #244]	; (800203c <HAL_RCC_GetSysClockFreq+0x160>)
 8001f46:	fb02 f106 	mul.w	r1, r2, r6
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	fb02 f205 	mul.w	r2, r2, r5
 8001f50:	440a      	add	r2, r1
 8001f52:	493a      	ldr	r1, [pc, #232]	; (800203c <HAL_RCC_GetSysClockFreq+0x160>)
 8001f54:	fba5 0101 	umull	r0, r1, r5, r1
 8001f58:	1853      	adds	r3, r2, r1
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f04f 0400 	mov.w	r4, #0
 8001f62:	461a      	mov	r2, r3
 8001f64:	4623      	mov	r3, r4
 8001f66:	f7fe f9c3 	bl	80002f0 <__aeabi_uldivmod>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	460c      	mov	r4, r1
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	e049      	b.n	8002006 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f72:	4b30      	ldr	r3, [pc, #192]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	099b      	lsrs	r3, r3, #6
 8001f78:	f04f 0400 	mov.w	r4, #0
 8001f7c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	ea03 0501 	and.w	r5, r3, r1
 8001f88:	ea04 0602 	and.w	r6, r4, r2
 8001f8c:	4629      	mov	r1, r5
 8001f8e:	4632      	mov	r2, r6
 8001f90:	f04f 0300 	mov.w	r3, #0
 8001f94:	f04f 0400 	mov.w	r4, #0
 8001f98:	0154      	lsls	r4, r2, #5
 8001f9a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f9e:	014b      	lsls	r3, r1, #5
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4622      	mov	r2, r4
 8001fa4:	1b49      	subs	r1, r1, r5
 8001fa6:	eb62 0206 	sbc.w	r2, r2, r6
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	f04f 0400 	mov.w	r4, #0
 8001fb2:	0194      	lsls	r4, r2, #6
 8001fb4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001fb8:	018b      	lsls	r3, r1, #6
 8001fba:	1a5b      	subs	r3, r3, r1
 8001fbc:	eb64 0402 	sbc.w	r4, r4, r2
 8001fc0:	f04f 0100 	mov.w	r1, #0
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	00e2      	lsls	r2, r4, #3
 8001fca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001fce:	00d9      	lsls	r1, r3, #3
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4614      	mov	r4, r2
 8001fd4:	195b      	adds	r3, r3, r5
 8001fd6:	eb44 0406 	adc.w	r4, r4, r6
 8001fda:	f04f 0100 	mov.w	r1, #0
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	02a2      	lsls	r2, r4, #10
 8001fe4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001fe8:	0299      	lsls	r1, r3, #10
 8001fea:	460b      	mov	r3, r1
 8001fec:	4614      	mov	r4, r2
 8001fee:	4618      	mov	r0, r3
 8001ff0:	4621      	mov	r1, r4
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f04f 0400 	mov.w	r4, #0
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4623      	mov	r3, r4
 8001ffc:	f7fe f978 	bl	80002f0 <__aeabi_uldivmod>
 8002000:	4603      	mov	r3, r0
 8002002:	460c      	mov	r4, r1
 8002004:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_RCC_GetSysClockFreq+0x158>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	0c1b      	lsrs	r3, r3, #16
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	3301      	adds	r3, #1
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	fbb2 f3f3 	udiv	r3, r2, r3
 800201e:	60bb      	str	r3, [r7, #8]
      break;
 8002020:	e002      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002022:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002024:	60bb      	str	r3, [r7, #8]
      break;
 8002026:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002028:	68bb      	ldr	r3, [r7, #8]
}
 800202a:	4618      	mov	r0, r3
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800
 8002038:	00f42400 	.word	0x00f42400
 800203c:	018cba80 	.word	0x018cba80

08002040 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <HAL_RCC_GetHCLKFreq+0x14>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	20000008 	.word	0x20000008

08002058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800205c:	f7ff fff0 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 8002060:	4601      	mov	r1, r0
 8002062:	4b05      	ldr	r3, [pc, #20]	; (8002078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	0a9b      	lsrs	r3, r3, #10
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	4a03      	ldr	r2, [pc, #12]	; (800207c <HAL_RCC_GetPCLK1Freq+0x24>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40023800 	.word	0x40023800
 800207c:	08005798 	.word	0x08005798

08002080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002084:	f7ff ffdc 	bl	8002040 <HAL_RCC_GetHCLKFreq>
 8002088:	4601      	mov	r1, r0
 800208a:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	0b5b      	lsrs	r3, r3, #13
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	4a03      	ldr	r2, [pc, #12]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002096:	5cd3      	ldrb	r3, [r2, r3]
 8002098:	fa21 f303 	lsr.w	r3, r1, r3
}
 800209c:	4618      	mov	r0, r3
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40023800 	.word	0x40023800
 80020a4:	08005798 	.word	0x08005798

080020a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d012      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80020d0:	4b69      	ldr	r3, [pc, #420]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	4a68      	ldr	r2, [pc, #416]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020d6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80020da:	6093      	str	r3, [r2, #8]
 80020dc:	4b66      	ldr	r3, [pc, #408]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e4:	4964      	ldr	r1, [pc, #400]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80020f2:	2301      	movs	r3, #1
 80020f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d017      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002102:	4b5d      	ldr	r3, [pc, #372]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002104:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002108:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002110:	4959      	ldr	r1, [pc, #356]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002112:	4313      	orrs	r3, r2
 8002114:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800211c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002120:	d101      	bne.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002122:	2301      	movs	r3, #1
 8002124:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800212e:	2301      	movs	r3, #1
 8002130:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d017      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800213e:	4b4e      	ldr	r3, [pc, #312]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002144:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	494a      	ldr	r1, [pc, #296]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800215c:	d101      	bne.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800215e:	2301      	movs	r3, #1
 8002160:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800216a:	2301      	movs	r3, #1
 800216c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800217a:	2301      	movs	r3, #1
 800217c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0320 	and.w	r3, r3, #32
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 808b 	beq.w	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800218c:	4b3a      	ldr	r3, [pc, #232]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	4a39      	ldr	r2, [pc, #228]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002196:	6413      	str	r3, [r2, #64]	; 0x40
 8002198:	4b37      	ldr	r3, [pc, #220]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80021a4:	4b35      	ldr	r3, [pc, #212]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a34      	ldr	r2, [pc, #208]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021b0:	f7fe fa70 	bl	8000694 <HAL_GetTick>
 80021b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b8:	f7fe fa6c 	bl	8000694 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b64      	cmp	r3, #100	; 0x64
 80021c4:	d901      	bls.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e356      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80021ca:	4b2c      	ldr	r3, [pc, #176]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d0f0      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80021d6:	4b28      	ldr	r3, [pc, #160]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d035      	beq.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d02e      	beq.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021f4:	4b20      	ldr	r3, [pc, #128]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021fe:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	4a1d      	ldr	r2, [pc, #116]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002208:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800220c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220e:	4a1a      	ldr	r2, [pc, #104]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002214:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002216:	4a18      	ldr	r2, [pc, #96]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800221e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d114      	bne.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7fe fa34 	bl	8000694 <HAL_GetTick>
 800222c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222e:	e00a      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7fe fa30 	bl	8000694 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	; 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e318      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0ee      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800225a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800225e:	d111      	bne.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800226e:	400b      	ands	r3, r1
 8002270:	4901      	ldr	r1, [pc, #4]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002272:	4313      	orrs	r3, r2
 8002274:	608b      	str	r3, [r1, #8]
 8002276:	e00b      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002278:	40023800 	.word	0x40023800
 800227c:	40007000 	.word	0x40007000
 8002280:	0ffffcff 	.word	0x0ffffcff
 8002284:	4bb1      	ldr	r3, [pc, #708]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	4ab0      	ldr	r2, [pc, #704]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800228a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800228e:	6093      	str	r3, [r2, #8]
 8002290:	4bae      	ldr	r3, [pc, #696]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002292:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800229c:	49ab      	ldr	r1, [pc, #684]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0310 	and.w	r3, r3, #16
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d010      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80022ae:	4ba7      	ldr	r3, [pc, #668]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022b4:	4aa5      	ldr	r2, [pc, #660]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022ba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80022be:	4ba3      	ldr	r3, [pc, #652]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c8:	49a0      	ldr	r1, [pc, #640]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00a      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022dc:	4b9b      	ldr	r3, [pc, #620]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022ea:	4998      	ldr	r1, [pc, #608]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00a      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022fe:	4b93      	ldr	r3, [pc, #588]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002304:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800230c:	498f      	ldr	r1, [pc, #572]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800230e:	4313      	orrs	r3, r2
 8002310:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00a      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002320:	4b8a      	ldr	r3, [pc, #552]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002326:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800232e:	4987      	ldr	r1, [pc, #540]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002330:	4313      	orrs	r3, r2
 8002332:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00a      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002342:	4b82      	ldr	r3, [pc, #520]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002348:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002350:	497e      	ldr	r1, [pc, #504]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002352:	4313      	orrs	r3, r2
 8002354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00a      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002364:	4b79      	ldr	r3, [pc, #484]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800236a:	f023 0203 	bic.w	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002372:	4976      	ldr	r1, [pc, #472]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002374:	4313      	orrs	r3, r2
 8002376:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00a      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002386:	4b71      	ldr	r3, [pc, #452]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800238c:	f023 020c 	bic.w	r2, r3, #12
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002394:	496d      	ldr	r1, [pc, #436]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002396:	4313      	orrs	r3, r2
 8002398:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00a      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023a8:	4b68      	ldr	r3, [pc, #416]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b6:	4965      	ldr	r1, [pc, #404]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023ca:	4b60      	ldr	r3, [pc, #384]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023d8:	495c      	ldr	r1, [pc, #368]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023ec:	4b57      	ldr	r3, [pc, #348]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fa:	4954      	ldr	r1, [pc, #336]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800240e:	4b4f      	ldr	r3, [pc, #316]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002414:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241c:	494b      	ldr	r1, [pc, #300]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00a      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002430:	4b46      	ldr	r3, [pc, #280]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002436:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800243e:	4943      	ldr	r1, [pc, #268]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002452:	4b3e      	ldr	r3, [pc, #248]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002458:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002460:	493a      	ldr	r1, [pc, #232]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002474:	4b35      	ldr	r3, [pc, #212]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800247a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002482:	4932      	ldr	r1, [pc, #200]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d011      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002496:	4b2d      	ldr	r3, [pc, #180]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800249c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024a4:	4929      	ldr	r1, [pc, #164]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024b4:	d101      	bne.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80024b6:	2301      	movs	r3, #1
 80024b8:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00a      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024c6:	4b21      	ldr	r3, [pc, #132]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d4:	491d      	ldr	r1, [pc, #116]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00b      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024e8:	4b18      	ldr	r3, [pc, #96]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024f8:	4914      	ldr	r1, [pc, #80]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00b      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800250c:	4b0f      	ldr	r3, [pc, #60]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800250e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002512:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800251c:	490b      	ldr	r1, [pc, #44]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800251e:	4313      	orrs	r3, r2
 8002520:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00f      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002532:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002536:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002540:	4902      	ldr	r1, [pc, #8]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002542:	4313      	orrs	r3, r2
 8002544:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8002548:	e002      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00b      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800255c:	4b80      	ldr	r3, [pc, #512]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800255e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002562:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800256c:	497c      	ldr	r1, [pc, #496]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800256e:	4313      	orrs	r3, r2
 8002570:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d005      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002582:	f040 80d6 	bne.w	8002732 <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002586:	4b76      	ldr	r3, [pc, #472]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a75      	ldr	r2, [pc, #468]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800258c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002590:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002592:	f7fe f87f 	bl	8000694 <HAL_GetTick>
 8002596:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800259a:	f7fe f87b 	bl	8000694 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b64      	cmp	r3, #100	; 0x64
 80025a6:	d901      	bls.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e165      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025ac:	4b6c      	ldr	r3, [pc, #432]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1f0      	bne.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d021      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x560>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d11d      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80025cc:	4b64      	ldr	r3, [pc, #400]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80025ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025d2:	0c1b      	lsrs	r3, r3, #16
 80025d4:	f003 0303 	and.w	r3, r3, #3
 80025d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80025da:	4b61      	ldr	r3, [pc, #388]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80025dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025e0:	0e1b      	lsrs	r3, r3, #24
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	019a      	lsls	r2, r3, #6
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	041b      	lsls	r3, r3, #16
 80025f2:	431a      	orrs	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	061b      	lsls	r3, r3, #24
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	071b      	lsls	r3, r3, #28
 8002600:	4957      	ldr	r1, [pc, #348]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d004      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x576>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800261c:	d00a      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002626:	2b00      	cmp	r3, #0
 8002628:	d02e      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002632:	d129      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002634:	4b4a      	ldr	r3, [pc, #296]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800263a:	0c1b      	lsrs	r3, r3, #16
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002642:	4b47      	ldr	r3, [pc, #284]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002648:	0f1b      	lsrs	r3, r3, #28
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	019a      	lsls	r2, r3, #6
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	041b      	lsls	r3, r3, #16
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	061b      	lsls	r3, r3, #24
 8002662:	431a      	orrs	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	071b      	lsls	r3, r3, #28
 8002668:	493d      	ldr	r1, [pc, #244]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800266a:	4313      	orrs	r3, r2
 800266c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002670:	4b3b      	ldr	r3, [pc, #236]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002676:	f023 021f 	bic.w	r2, r3, #31
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267e:	3b01      	subs	r3, #1
 8002680:	4937      	ldr	r1, [pc, #220]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d01d      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002694:	4b32      	ldr	r3, [pc, #200]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002696:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800269a:	0e1b      	lsrs	r3, r3, #24
 800269c:	f003 030f 	and.w	r3, r3, #15
 80026a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026a2:	4b2f      	ldr	r3, [pc, #188]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80026a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026a8:	0f1b      	lsrs	r3, r3, #28
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	019a      	lsls	r2, r3, #6
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	041b      	lsls	r3, r3, #16
 80026bc:	431a      	orrs	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	061b      	lsls	r3, r3, #24
 80026c2:	431a      	orrs	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	071b      	lsls	r3, r3, #28
 80026c8:	4925      	ldr	r1, [pc, #148]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d011      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	019a      	lsls	r2, r3, #6
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	041b      	lsls	r3, r3, #16
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	061b      	lsls	r3, r3, #24
 80026f0:	431a      	orrs	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	071b      	lsls	r3, r3, #28
 80026f8:	4919      	ldr	r1, [pc, #100]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002700:	4b17      	ldr	r3, [pc, #92]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a16      	ldr	r2, [pc, #88]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002706:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800270a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800270c:	f7fd ffc2 	bl	8000694 <HAL_GetTick>
 8002710:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002714:	f7fd ffbe 	bl	8000694 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e0a8      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002726:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b01      	cmp	r3, #1
 8002736:	f040 809e 	bne.w	8002876 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800273a:	4b09      	ldr	r3, [pc, #36]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a08      	ldr	r2, [pc, #32]	; (8002760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002744:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002746:	f7fd ffa5 	bl	8000694 <HAL_GetTick>
 800274a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800274c:	e00a      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800274e:	f7fd ffa1 	bl	8000694 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b64      	cmp	r3, #100	; 0x64
 800275a:	d903      	bls.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e08b      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8002760:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002764:	4b46      	ldr	r3, [pc, #280]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800276c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002770:	d0ed      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d009      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800278e:	2b00      	cmp	r3, #0
 8002790:	d02e      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	2b00      	cmp	r3, #0
 8002798:	d12a      	bne.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800279a:	4b39      	ldr	r3, [pc, #228]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800279c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027a0:	0c1b      	lsrs	r3, r3, #16
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80027a8:	4b35      	ldr	r3, [pc, #212]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80027aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ae:	0f1b      	lsrs	r3, r3, #28
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	019a      	lsls	r2, r3, #6
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	431a      	orrs	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	061b      	lsls	r3, r3, #24
 80027c8:	431a      	orrs	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	071b      	lsls	r3, r3, #28
 80027ce:	492c      	ldr	r1, [pc, #176]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80027d6:	4b2a      	ldr	r3, [pc, #168]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80027d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e4:	3b01      	subs	r3, #1
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	4925      	ldr	r1, [pc, #148]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d022      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002800:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002804:	d11d      	bne.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002806:	4b1e      	ldr	r3, [pc, #120]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280c:	0e1b      	lsrs	r3, r3, #24
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002814:	4b1a      	ldr	r3, [pc, #104]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281a:	0f1b      	lsrs	r3, r3, #28
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	019a      	lsls	r2, r3, #6
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	041b      	lsls	r3, r3, #16
 800282e:	431a      	orrs	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	061b      	lsls	r3, r3, #24
 8002834:	431a      	orrs	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	071b      	lsls	r3, r3, #28
 800283a:	4911      	ldr	r1, [pc, #68]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800283c:	4313      	orrs	r3, r2
 800283e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002842:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a0e      	ldr	r2, [pc, #56]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800284c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800284e:	f7fd ff21 	bl	8000694 <HAL_GetTick>
 8002852:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002854:	e008      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002856:	f7fd ff1d 	bl	8000694 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b64      	cmp	r3, #100	; 0x64
 8002862:	d901      	bls.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e007      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002868:	4b05      	ldr	r3, [pc, #20]	; (8002880 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002870:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002874:	d1ef      	bne.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3720      	adds	r7, #32
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40023800 	.word	0x40023800

08002884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e01d      	b.n	80028d2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d106      	bne.n	80028b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f002 f8dc 	bl	8004a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2202      	movs	r2, #2
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3304      	adds	r3, #4
 80028c0:	4619      	mov	r1, r3
 80028c2:	4610      	mov	r0, r2
 80028c4:	f000 fa36 	bl	8002d34 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689a      	ldr	r2, [r3, #8]
 80028fa:	4b0c      	ldr	r3, [pc, #48]	; (800292c <HAL_TIM_Base_Start_IT+0x50>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2b06      	cmp	r3, #6
 8002904:	d00b      	beq.n	800291e <HAL_TIM_Base_Start_IT+0x42>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800290c:	d007      	beq.n	800291e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f042 0201 	orr.w	r2, r2, #1
 800291c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	00010007 	.word	0x00010007

08002930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b02      	cmp	r3, #2
 8002944:	d122      	bne.n	800298c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b02      	cmp	r3, #2
 8002952:	d11b      	bne.n	800298c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f06f 0202 	mvn.w	r2, #2
 800295c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f9c0 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002978:	e005      	b.n	8002986 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f9b2 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 f9c3 	bl	8002d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	2b04      	cmp	r3, #4
 8002998:	d122      	bne.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d11b      	bne.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0204 	mvn.w	r2, #4
 80029b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2202      	movs	r2, #2
 80029b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f996 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e005      	b.n	80029da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f988 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f999 	bl	8002d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b08      	cmp	r3, #8
 80029ec:	d122      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f003 0308 	and.w	r3, r3, #8
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d11b      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f06f 0208 	mvn.w	r2, #8
 8002a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2204      	movs	r2, #4
 8002a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f96c 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002a20:	e005      	b.n	8002a2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f95e 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f96f 	bl	8002d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0310 	and.w	r3, r3, #16
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d122      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	2b10      	cmp	r3, #16
 8002a4e:	d11b      	bne.n	8002a88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0210 	mvn.w	r2, #16
 8002a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2208      	movs	r2, #8
 8002a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f942 	bl	8002cf8 <HAL_TIM_IC_CaptureCallback>
 8002a74:	e005      	b.n	8002a82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f934 	bl	8002ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f945 	bl	8002d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d10e      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d107      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0201 	mvn.w	r2, #1
 8002aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f001 fdee 	bl	8004690 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002abe:	2b80      	cmp	r3, #128	; 0x80
 8002ac0:	d10e      	bne.n	8002ae0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002acc:	2b80      	cmp	r3, #128	; 0x80
 8002ace:	d107      	bne.n	8002ae0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 faca 	bl	8003074 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aee:	d10e      	bne.n	8002b0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002afa:	2b80      	cmp	r3, #128	; 0x80
 8002afc:	d107      	bne.n	8002b0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 fabd 	bl	8003088 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b18:	2b40      	cmp	r3, #64	; 0x40
 8002b1a:	d10e      	bne.n	8002b3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b26:	2b40      	cmp	r3, #64	; 0x40
 8002b28:	d107      	bne.n	8002b3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f8f3 	bl	8002d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f003 0320 	and.w	r3, r3, #32
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d10e      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b20      	cmp	r3, #32
 8002b54:	d107      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f06f 0220 	mvn.w	r2, #32
 8002b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 fa7d 	bl	8003060 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d101      	bne.n	8002b88 <HAL_TIM_ConfigClockSource+0x18>
 8002b84:	2302      	movs	r3, #2
 8002b86:	e0a6      	b.n	8002cd6 <HAL_TIM_ConfigClockSource+0x166>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4b4f      	ldr	r3, [pc, #316]	; (8002ce0 <HAL_TIM_ConfigClockSource+0x170>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b40      	cmp	r3, #64	; 0x40
 8002bbe:	d067      	beq.n	8002c90 <HAL_TIM_ConfigClockSource+0x120>
 8002bc0:	2b40      	cmp	r3, #64	; 0x40
 8002bc2:	d80b      	bhi.n	8002bdc <HAL_TIM_ConfigClockSource+0x6c>
 8002bc4:	2b10      	cmp	r3, #16
 8002bc6:	d073      	beq.n	8002cb0 <HAL_TIM_ConfigClockSource+0x140>
 8002bc8:	2b10      	cmp	r3, #16
 8002bca:	d802      	bhi.n	8002bd2 <HAL_TIM_ConfigClockSource+0x62>
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d06f      	beq.n	8002cb0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002bd0:	e078      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002bd2:	2b20      	cmp	r3, #32
 8002bd4:	d06c      	beq.n	8002cb0 <HAL_TIM_ConfigClockSource+0x140>
 8002bd6:	2b30      	cmp	r3, #48	; 0x30
 8002bd8:	d06a      	beq.n	8002cb0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002bda:	e073      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002bdc:	2b70      	cmp	r3, #112	; 0x70
 8002bde:	d00d      	beq.n	8002bfc <HAL_TIM_ConfigClockSource+0x8c>
 8002be0:	2b70      	cmp	r3, #112	; 0x70
 8002be2:	d804      	bhi.n	8002bee <HAL_TIM_ConfigClockSource+0x7e>
 8002be4:	2b50      	cmp	r3, #80	; 0x50
 8002be6:	d033      	beq.n	8002c50 <HAL_TIM_ConfigClockSource+0xe0>
 8002be8:	2b60      	cmp	r3, #96	; 0x60
 8002bea:	d041      	beq.n	8002c70 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002bec:	e06a      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf2:	d066      	beq.n	8002cc2 <HAL_TIM_ConfigClockSource+0x152>
 8002bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bf8:	d017      	beq.n	8002c2a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002bfa:	e063      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	6899      	ldr	r1, [r3, #8]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f000 f9ac 	bl	8002f68 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c1e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	609a      	str	r2, [r3, #8]
      break;
 8002c28:	e04c      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6899      	ldr	r1, [r3, #8]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f000 f995 	bl	8002f68 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c4c:	609a      	str	r2, [r3, #8]
      break;
 8002c4e:	e039      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6818      	ldr	r0, [r3, #0]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	f000 f909 	bl	8002e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2150      	movs	r1, #80	; 0x50
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 f962 	bl	8002f32 <TIM_ITRx_SetConfig>
      break;
 8002c6e:	e029      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6818      	ldr	r0, [r3, #0]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	6859      	ldr	r1, [r3, #4]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	f000 f928 	bl	8002ed2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2160      	movs	r1, #96	; 0x60
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f952 	bl	8002f32 <TIM_ITRx_SetConfig>
      break;
 8002c8e:	e019      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	6859      	ldr	r1, [r3, #4]
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	f000 f8e9 	bl	8002e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2140      	movs	r1, #64	; 0x40
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f000 f942 	bl	8002f32 <TIM_ITRx_SetConfig>
      break;
 8002cae:	e009      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f000 f939 	bl	8002f32 <TIM_ITRx_SetConfig>
      break;
 8002cc0:	e000      	b.n	8002cc4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	fffeff88 	.word	0xfffeff88

08002ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a40      	ldr	r2, [pc, #256]	; (8002e48 <TIM_Base_SetConfig+0x114>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d013      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d52:	d00f      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a3d      	ldr	r2, [pc, #244]	; (8002e4c <TIM_Base_SetConfig+0x118>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d00b      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3c      	ldr	r2, [pc, #240]	; (8002e50 <TIM_Base_SetConfig+0x11c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d007      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3b      	ldr	r2, [pc, #236]	; (8002e54 <TIM_Base_SetConfig+0x120>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d003      	beq.n	8002d74 <TIM_Base_SetConfig+0x40>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a3a      	ldr	r2, [pc, #232]	; (8002e58 <TIM_Base_SetConfig+0x124>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d108      	bne.n	8002d86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a2f      	ldr	r2, [pc, #188]	; (8002e48 <TIM_Base_SetConfig+0x114>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d02b      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d94:	d027      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a2c      	ldr	r2, [pc, #176]	; (8002e4c <TIM_Base_SetConfig+0x118>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d023      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a2b      	ldr	r2, [pc, #172]	; (8002e50 <TIM_Base_SetConfig+0x11c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d01f      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a2a      	ldr	r2, [pc, #168]	; (8002e54 <TIM_Base_SetConfig+0x120>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d01b      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a29      	ldr	r2, [pc, #164]	; (8002e58 <TIM_Base_SetConfig+0x124>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d017      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a28      	ldr	r2, [pc, #160]	; (8002e5c <TIM_Base_SetConfig+0x128>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d013      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a27      	ldr	r2, [pc, #156]	; (8002e60 <TIM_Base_SetConfig+0x12c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d00f      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a26      	ldr	r2, [pc, #152]	; (8002e64 <TIM_Base_SetConfig+0x130>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00b      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a25      	ldr	r2, [pc, #148]	; (8002e68 <TIM_Base_SetConfig+0x134>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d007      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a24      	ldr	r2, [pc, #144]	; (8002e6c <TIM_Base_SetConfig+0x138>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d003      	beq.n	8002de6 <TIM_Base_SetConfig+0xb2>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a23      	ldr	r2, [pc, #140]	; (8002e70 <TIM_Base_SetConfig+0x13c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d108      	bne.n	8002df8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <TIM_Base_SetConfig+0x114>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d003      	beq.n	8002e2c <TIM_Base_SetConfig+0xf8>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a0c      	ldr	r2, [pc, #48]	; (8002e58 <TIM_Base_SetConfig+0x124>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d103      	bne.n	8002e34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	615a      	str	r2, [r3, #20]
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40010000 	.word	0x40010000
 8002e4c:	40000400 	.word	0x40000400
 8002e50:	40000800 	.word	0x40000800
 8002e54:	40000c00 	.word	0x40000c00
 8002e58:	40010400 	.word	0x40010400
 8002e5c:	40014000 	.word	0x40014000
 8002e60:	40014400 	.word	0x40014400
 8002e64:	40014800 	.word	0x40014800
 8002e68:	40001800 	.word	0x40001800
 8002e6c:	40001c00 	.word	0x40001c00
 8002e70:	40002000 	.word	0x40002000

08002e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b087      	sub	sp, #28
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	f023 0201 	bic.w	r2, r3, #1
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	011b      	lsls	r3, r3, #4
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f023 030a 	bic.w	r3, r3, #10
 8002eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	621a      	str	r2, [r3, #32]
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr

08002ed2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b087      	sub	sp, #28
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	60f8      	str	r0, [r7, #12]
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	f023 0210 	bic.w	r2, r3, #16
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002efc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	031b      	lsls	r3, r3, #12
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	621a      	str	r2, [r3, #32]
}
 8002f26:	bf00      	nop
 8002f28:	371c      	adds	r7, #28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b085      	sub	sp, #20
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f043 0307 	orr.w	r3, r3, #7
 8002f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	609a      	str	r2, [r3, #8]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
 8002f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	021a      	lsls	r2, r3, #8
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	609a      	str	r2, [r3, #8]
}
 8002f9c:	bf00      	nop
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e045      	b.n	800304c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d004      	beq.n	8002ff4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1b      	ldr	r2, [pc, #108]	; (800305c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d108      	bne.n	8003006 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ffa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	4313      	orrs	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800300c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800301e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	4313      	orrs	r3, r2
 8003028:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68ba      	ldr	r2, [r7, #8]
 8003038:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	4618      	mov	r0, r3
 800304e:	3714      	adds	r7, #20
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	40010000 	.word	0x40010000
 800305c:	40010400 	.word	0x40010400

08003060 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e040      	b.n	8003130 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d106      	bne.n	80030c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f001 fd06 	bl	8004ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2224      	movs	r2, #36	; 0x24
 80030c8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0201 	bic.w	r2, r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f8be 	bl	800325c <UART_SetConfig>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e022      	b.n	8003130 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d002      	beq.n	80030f8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fb56 	bl	80037a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003106:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003116:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f000 fbdd 	bl	80038e8 <UART_CheckIdleState>
 800312e:	4603      	mov	r3, r0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b08a      	sub	sp, #40	; 0x28
 800313c:	af02      	add	r7, sp, #8
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	603b      	str	r3, [r7, #0]
 8003144:	4613      	mov	r3, r2
 8003146:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800314c:	2b20      	cmp	r3, #32
 800314e:	d17f      	bne.n	8003250 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d002      	beq.n	800315c <HAL_UART_Transmit+0x24>
 8003156:	88fb      	ldrh	r3, [r7, #6]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e078      	b.n	8003252 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_UART_Transmit+0x36>
 800316a:	2302      	movs	r3, #2
 800316c:	e071      	b.n	8003252 <HAL_UART_Transmit+0x11a>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2221      	movs	r2, #33	; 0x21
 8003180:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003182:	f7fd fa87 	bl	8000694 <HAL_GetTick>
 8003186:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	88fa      	ldrh	r2, [r7, #6]
 800318c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	88fa      	ldrh	r2, [r7, #6]
 8003194:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

        /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031a0:	d108      	bne.n	80031b4 <HAL_UART_Transmit+0x7c>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d104      	bne.n	80031b4 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	61bb      	str	r3, [r7, #24]
 80031b2:	e003      	b.n	80031bc <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031bc:	e02c      	b.n	8003218 <HAL_UART_Transmit+0xe0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2200      	movs	r2, #0
 80031c6:	2180      	movs	r1, #128	; 0x80
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 fbbc 	bl	8003946 <UART_WaitOnFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <HAL_UART_Transmit+0xa0>
      {
        return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e03c      	b.n	8003252 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10b      	bne.n	80031f6 <HAL_UART_Transmit+0xbe>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	3302      	adds	r3, #2
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	e007      	b.n	8003206 <HAL_UART_Transmit+0xce>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	781a      	ldrb	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	3301      	adds	r3, #1
 8003204:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800320c:	b29b      	uxth	r3, r3
 800320e:	3b01      	subs	r3, #1
 8003210:	b29a      	uxth	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1cc      	bne.n	80031be <HAL_UART_Transmit+0x86>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	2200      	movs	r2, #0
 800322c:	2140      	movs	r1, #64	; 0x40
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 fb89 	bl	8003946 <UART_WaitOnFlagUntilTimeout>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <HAL_UART_Transmit+0x106>
    {
      return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e009      	b.n	8003252 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2220      	movs	r2, #32
 8003242:	675a      	str	r2, [r3, #116]	; 0x74

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800324c:	2300      	movs	r3, #0
 800324e:	e000      	b.n	8003252 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8003250:	2302      	movs	r3, #2
  }
}
 8003252:	4618      	mov	r0, r3
 8003254:	3720      	adds	r7, #32
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b088      	sub	sp, #32
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	431a      	orrs	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	4bb1      	ldr	r3, [pc, #708]	; (8003550 <UART_SetConfig+0x2f4>)
 800328c:	4013      	ands	r3, r2
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	6939      	ldr	r1, [r7, #16]
 8003294:	430b      	orrs	r3, r1
 8003296:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a9f      	ldr	r2, [pc, #636]	; (8003554 <UART_SetConfig+0x2f8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d121      	bne.n	8003320 <UART_SetConfig+0xc4>
 80032dc:	4b9e      	ldr	r3, [pc, #632]	; (8003558 <UART_SetConfig+0x2fc>)
 80032de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d816      	bhi.n	8003318 <UART_SetConfig+0xbc>
 80032ea:	a201      	add	r2, pc, #4	; (adr r2, 80032f0 <UART_SetConfig+0x94>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003301 	.word	0x08003301
 80032f4:	0800330d 	.word	0x0800330d
 80032f8:	08003307 	.word	0x08003307
 80032fc:	08003313 	.word	0x08003313
 8003300:	2301      	movs	r3, #1
 8003302:	77fb      	strb	r3, [r7, #31]
 8003304:	e151      	b.n	80035aa <UART_SetConfig+0x34e>
 8003306:	2302      	movs	r3, #2
 8003308:	77fb      	strb	r3, [r7, #31]
 800330a:	e14e      	b.n	80035aa <UART_SetConfig+0x34e>
 800330c:	2304      	movs	r3, #4
 800330e:	77fb      	strb	r3, [r7, #31]
 8003310:	e14b      	b.n	80035aa <UART_SetConfig+0x34e>
 8003312:	2308      	movs	r3, #8
 8003314:	77fb      	strb	r3, [r7, #31]
 8003316:	e148      	b.n	80035aa <UART_SetConfig+0x34e>
 8003318:	2310      	movs	r3, #16
 800331a:	77fb      	strb	r3, [r7, #31]
 800331c:	bf00      	nop
 800331e:	e144      	b.n	80035aa <UART_SetConfig+0x34e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a8d      	ldr	r2, [pc, #564]	; (800355c <UART_SetConfig+0x300>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d134      	bne.n	8003394 <UART_SetConfig+0x138>
 800332a:	4b8b      	ldr	r3, [pc, #556]	; (8003558 <UART_SetConfig+0x2fc>)
 800332c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003330:	f003 030c 	and.w	r3, r3, #12
 8003334:	2b0c      	cmp	r3, #12
 8003336:	d829      	bhi.n	800338c <UART_SetConfig+0x130>
 8003338:	a201      	add	r2, pc, #4	; (adr r2, 8003340 <UART_SetConfig+0xe4>)
 800333a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800333e:	bf00      	nop
 8003340:	08003375 	.word	0x08003375
 8003344:	0800338d 	.word	0x0800338d
 8003348:	0800338d 	.word	0x0800338d
 800334c:	0800338d 	.word	0x0800338d
 8003350:	08003381 	.word	0x08003381
 8003354:	0800338d 	.word	0x0800338d
 8003358:	0800338d 	.word	0x0800338d
 800335c:	0800338d 	.word	0x0800338d
 8003360:	0800337b 	.word	0x0800337b
 8003364:	0800338d 	.word	0x0800338d
 8003368:	0800338d 	.word	0x0800338d
 800336c:	0800338d 	.word	0x0800338d
 8003370:	08003387 	.word	0x08003387
 8003374:	2300      	movs	r3, #0
 8003376:	77fb      	strb	r3, [r7, #31]
 8003378:	e117      	b.n	80035aa <UART_SetConfig+0x34e>
 800337a:	2302      	movs	r3, #2
 800337c:	77fb      	strb	r3, [r7, #31]
 800337e:	e114      	b.n	80035aa <UART_SetConfig+0x34e>
 8003380:	2304      	movs	r3, #4
 8003382:	77fb      	strb	r3, [r7, #31]
 8003384:	e111      	b.n	80035aa <UART_SetConfig+0x34e>
 8003386:	2308      	movs	r3, #8
 8003388:	77fb      	strb	r3, [r7, #31]
 800338a:	e10e      	b.n	80035aa <UART_SetConfig+0x34e>
 800338c:	2310      	movs	r3, #16
 800338e:	77fb      	strb	r3, [r7, #31]
 8003390:	bf00      	nop
 8003392:	e10a      	b.n	80035aa <UART_SetConfig+0x34e>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a71      	ldr	r2, [pc, #452]	; (8003560 <UART_SetConfig+0x304>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d120      	bne.n	80033e0 <UART_SetConfig+0x184>
 800339e:	4b6e      	ldr	r3, [pc, #440]	; (8003558 <UART_SetConfig+0x2fc>)
 80033a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80033a8:	2b10      	cmp	r3, #16
 80033aa:	d00f      	beq.n	80033cc <UART_SetConfig+0x170>
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	d802      	bhi.n	80033b6 <UART_SetConfig+0x15a>
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <UART_SetConfig+0x164>
 80033b4:	e010      	b.n	80033d8 <UART_SetConfig+0x17c>
 80033b6:	2b20      	cmp	r3, #32
 80033b8:	d005      	beq.n	80033c6 <UART_SetConfig+0x16a>
 80033ba:	2b30      	cmp	r3, #48	; 0x30
 80033bc:	d009      	beq.n	80033d2 <UART_SetConfig+0x176>
 80033be:	e00b      	b.n	80033d8 <UART_SetConfig+0x17c>
 80033c0:	2300      	movs	r3, #0
 80033c2:	77fb      	strb	r3, [r7, #31]
 80033c4:	e0f1      	b.n	80035aa <UART_SetConfig+0x34e>
 80033c6:	2302      	movs	r3, #2
 80033c8:	77fb      	strb	r3, [r7, #31]
 80033ca:	e0ee      	b.n	80035aa <UART_SetConfig+0x34e>
 80033cc:	2304      	movs	r3, #4
 80033ce:	77fb      	strb	r3, [r7, #31]
 80033d0:	e0eb      	b.n	80035aa <UART_SetConfig+0x34e>
 80033d2:	2308      	movs	r3, #8
 80033d4:	77fb      	strb	r3, [r7, #31]
 80033d6:	e0e8      	b.n	80035aa <UART_SetConfig+0x34e>
 80033d8:	2310      	movs	r3, #16
 80033da:	77fb      	strb	r3, [r7, #31]
 80033dc:	bf00      	nop
 80033de:	e0e4      	b.n	80035aa <UART_SetConfig+0x34e>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a5f      	ldr	r2, [pc, #380]	; (8003564 <UART_SetConfig+0x308>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d120      	bne.n	800342c <UART_SetConfig+0x1d0>
 80033ea:	4b5b      	ldr	r3, [pc, #364]	; (8003558 <UART_SetConfig+0x2fc>)
 80033ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d00f      	beq.n	8003418 <UART_SetConfig+0x1bc>
 80033f8:	2b40      	cmp	r3, #64	; 0x40
 80033fa:	d802      	bhi.n	8003402 <UART_SetConfig+0x1a6>
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <UART_SetConfig+0x1b0>
 8003400:	e010      	b.n	8003424 <UART_SetConfig+0x1c8>
 8003402:	2b80      	cmp	r3, #128	; 0x80
 8003404:	d005      	beq.n	8003412 <UART_SetConfig+0x1b6>
 8003406:	2bc0      	cmp	r3, #192	; 0xc0
 8003408:	d009      	beq.n	800341e <UART_SetConfig+0x1c2>
 800340a:	e00b      	b.n	8003424 <UART_SetConfig+0x1c8>
 800340c:	2300      	movs	r3, #0
 800340e:	77fb      	strb	r3, [r7, #31]
 8003410:	e0cb      	b.n	80035aa <UART_SetConfig+0x34e>
 8003412:	2302      	movs	r3, #2
 8003414:	77fb      	strb	r3, [r7, #31]
 8003416:	e0c8      	b.n	80035aa <UART_SetConfig+0x34e>
 8003418:	2304      	movs	r3, #4
 800341a:	77fb      	strb	r3, [r7, #31]
 800341c:	e0c5      	b.n	80035aa <UART_SetConfig+0x34e>
 800341e:	2308      	movs	r3, #8
 8003420:	77fb      	strb	r3, [r7, #31]
 8003422:	e0c2      	b.n	80035aa <UART_SetConfig+0x34e>
 8003424:	2310      	movs	r3, #16
 8003426:	77fb      	strb	r3, [r7, #31]
 8003428:	bf00      	nop
 800342a:	e0be      	b.n	80035aa <UART_SetConfig+0x34e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a4d      	ldr	r2, [pc, #308]	; (8003568 <UART_SetConfig+0x30c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d124      	bne.n	8003480 <UART_SetConfig+0x224>
 8003436:	4b48      	ldr	r3, [pc, #288]	; (8003558 <UART_SetConfig+0x2fc>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800343c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003444:	d012      	beq.n	800346c <UART_SetConfig+0x210>
 8003446:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800344a:	d802      	bhi.n	8003452 <UART_SetConfig+0x1f6>
 800344c:	2b00      	cmp	r3, #0
 800344e:	d007      	beq.n	8003460 <UART_SetConfig+0x204>
 8003450:	e012      	b.n	8003478 <UART_SetConfig+0x21c>
 8003452:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003456:	d006      	beq.n	8003466 <UART_SetConfig+0x20a>
 8003458:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800345c:	d009      	beq.n	8003472 <UART_SetConfig+0x216>
 800345e:	e00b      	b.n	8003478 <UART_SetConfig+0x21c>
 8003460:	2300      	movs	r3, #0
 8003462:	77fb      	strb	r3, [r7, #31]
 8003464:	e0a1      	b.n	80035aa <UART_SetConfig+0x34e>
 8003466:	2302      	movs	r3, #2
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e09e      	b.n	80035aa <UART_SetConfig+0x34e>
 800346c:	2304      	movs	r3, #4
 800346e:	77fb      	strb	r3, [r7, #31]
 8003470:	e09b      	b.n	80035aa <UART_SetConfig+0x34e>
 8003472:	2308      	movs	r3, #8
 8003474:	77fb      	strb	r3, [r7, #31]
 8003476:	e098      	b.n	80035aa <UART_SetConfig+0x34e>
 8003478:	2310      	movs	r3, #16
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	bf00      	nop
 800347e:	e094      	b.n	80035aa <UART_SetConfig+0x34e>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a39      	ldr	r2, [pc, #228]	; (800356c <UART_SetConfig+0x310>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d124      	bne.n	80034d4 <UART_SetConfig+0x278>
 800348a:	4b33      	ldr	r3, [pc, #204]	; (8003558 <UART_SetConfig+0x2fc>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003490:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003498:	d012      	beq.n	80034c0 <UART_SetConfig+0x264>
 800349a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800349e:	d802      	bhi.n	80034a6 <UART_SetConfig+0x24a>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d007      	beq.n	80034b4 <UART_SetConfig+0x258>
 80034a4:	e012      	b.n	80034cc <UART_SetConfig+0x270>
 80034a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034aa:	d006      	beq.n	80034ba <UART_SetConfig+0x25e>
 80034ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034b0:	d009      	beq.n	80034c6 <UART_SetConfig+0x26a>
 80034b2:	e00b      	b.n	80034cc <UART_SetConfig+0x270>
 80034b4:	2301      	movs	r3, #1
 80034b6:	77fb      	strb	r3, [r7, #31]
 80034b8:	e077      	b.n	80035aa <UART_SetConfig+0x34e>
 80034ba:	2302      	movs	r3, #2
 80034bc:	77fb      	strb	r3, [r7, #31]
 80034be:	e074      	b.n	80035aa <UART_SetConfig+0x34e>
 80034c0:	2304      	movs	r3, #4
 80034c2:	77fb      	strb	r3, [r7, #31]
 80034c4:	e071      	b.n	80035aa <UART_SetConfig+0x34e>
 80034c6:	2308      	movs	r3, #8
 80034c8:	77fb      	strb	r3, [r7, #31]
 80034ca:	e06e      	b.n	80035aa <UART_SetConfig+0x34e>
 80034cc:	2310      	movs	r3, #16
 80034ce:	77fb      	strb	r3, [r7, #31]
 80034d0:	bf00      	nop
 80034d2:	e06a      	b.n	80035aa <UART_SetConfig+0x34e>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a25      	ldr	r2, [pc, #148]	; (8003570 <UART_SetConfig+0x314>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d124      	bne.n	8003528 <UART_SetConfig+0x2cc>
 80034de:	4b1e      	ldr	r3, [pc, #120]	; (8003558 <UART_SetConfig+0x2fc>)
 80034e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80034e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ec:	d012      	beq.n	8003514 <UART_SetConfig+0x2b8>
 80034ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034f2:	d802      	bhi.n	80034fa <UART_SetConfig+0x29e>
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d007      	beq.n	8003508 <UART_SetConfig+0x2ac>
 80034f8:	e012      	b.n	8003520 <UART_SetConfig+0x2c4>
 80034fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034fe:	d006      	beq.n	800350e <UART_SetConfig+0x2b2>
 8003500:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003504:	d009      	beq.n	800351a <UART_SetConfig+0x2be>
 8003506:	e00b      	b.n	8003520 <UART_SetConfig+0x2c4>
 8003508:	2300      	movs	r3, #0
 800350a:	77fb      	strb	r3, [r7, #31]
 800350c:	e04d      	b.n	80035aa <UART_SetConfig+0x34e>
 800350e:	2302      	movs	r3, #2
 8003510:	77fb      	strb	r3, [r7, #31]
 8003512:	e04a      	b.n	80035aa <UART_SetConfig+0x34e>
 8003514:	2304      	movs	r3, #4
 8003516:	77fb      	strb	r3, [r7, #31]
 8003518:	e047      	b.n	80035aa <UART_SetConfig+0x34e>
 800351a:	2308      	movs	r3, #8
 800351c:	77fb      	strb	r3, [r7, #31]
 800351e:	e044      	b.n	80035aa <UART_SetConfig+0x34e>
 8003520:	2310      	movs	r3, #16
 8003522:	77fb      	strb	r3, [r7, #31]
 8003524:	bf00      	nop
 8003526:	e040      	b.n	80035aa <UART_SetConfig+0x34e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a11      	ldr	r2, [pc, #68]	; (8003574 <UART_SetConfig+0x318>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d139      	bne.n	80035a6 <UART_SetConfig+0x34a>
 8003532:	4b09      	ldr	r3, [pc, #36]	; (8003558 <UART_SetConfig+0x2fc>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003538:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800353c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003540:	d027      	beq.n	8003592 <UART_SetConfig+0x336>
 8003542:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003546:	d817      	bhi.n	8003578 <UART_SetConfig+0x31c>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01c      	beq.n	8003586 <UART_SetConfig+0x32a>
 800354c:	e027      	b.n	800359e <UART_SetConfig+0x342>
 800354e:	bf00      	nop
 8003550:	efff69f3 	.word	0xefff69f3
 8003554:	40011000 	.word	0x40011000
 8003558:	40023800 	.word	0x40023800
 800355c:	40004400 	.word	0x40004400
 8003560:	40004800 	.word	0x40004800
 8003564:	40004c00 	.word	0x40004c00
 8003568:	40005000 	.word	0x40005000
 800356c:	40011400 	.word	0x40011400
 8003570:	40007800 	.word	0x40007800
 8003574:	40007c00 	.word	0x40007c00
 8003578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800357c:	d006      	beq.n	800358c <UART_SetConfig+0x330>
 800357e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003582:	d009      	beq.n	8003598 <UART_SetConfig+0x33c>
 8003584:	e00b      	b.n	800359e <UART_SetConfig+0x342>
 8003586:	2300      	movs	r3, #0
 8003588:	77fb      	strb	r3, [r7, #31]
 800358a:	e00e      	b.n	80035aa <UART_SetConfig+0x34e>
 800358c:	2302      	movs	r3, #2
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	e00b      	b.n	80035aa <UART_SetConfig+0x34e>
 8003592:	2304      	movs	r3, #4
 8003594:	77fb      	strb	r3, [r7, #31]
 8003596:	e008      	b.n	80035aa <UART_SetConfig+0x34e>
 8003598:	2308      	movs	r3, #8
 800359a:	77fb      	strb	r3, [r7, #31]
 800359c:	e005      	b.n	80035aa <UART_SetConfig+0x34e>
 800359e:	2310      	movs	r3, #16
 80035a0:	77fb      	strb	r3, [r7, #31]
 80035a2:	bf00      	nop
 80035a4:	e001      	b.n	80035aa <UART_SetConfig+0x34e>
 80035a6:	2310      	movs	r3, #16
 80035a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b2:	d17c      	bne.n	80036ae <UART_SetConfig+0x452>
  {
    switch (clocksource)
 80035b4:	7ffb      	ldrb	r3, [r7, #31]
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d859      	bhi.n	800366e <UART_SetConfig+0x412>
 80035ba:	a201      	add	r2, pc, #4	; (adr r2, 80035c0 <UART_SetConfig+0x364>)
 80035bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c0:	080035e5 	.word	0x080035e5
 80035c4:	08003603 	.word	0x08003603
 80035c8:	08003621 	.word	0x08003621
 80035cc:	0800366f 	.word	0x0800366f
 80035d0:	08003639 	.word	0x08003639
 80035d4:	0800366f 	.word	0x0800366f
 80035d8:	0800366f 	.word	0x0800366f
 80035dc:	0800366f 	.word	0x0800366f
 80035e0:	08003657 	.word	0x08003657
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80035e4:	f7fe fd38 	bl	8002058 <HAL_RCC_GetPCLK1Freq>
 80035e8:	4603      	mov	r3, r0
 80035ea:	005a      	lsls	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	085b      	lsrs	r3, r3, #1
 80035f2:	441a      	add	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	61bb      	str	r3, [r7, #24]
        break;
 8003600:	e038      	b.n	8003674 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003602:	f7fe fd3d 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8003606:	4603      	mov	r3, r0
 8003608:	005a      	lsls	r2, r3, #1
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	085b      	lsrs	r3, r3, #1
 8003610:	441a      	add	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	fbb2 f3f3 	udiv	r3, r2, r3
 800361a:	b29b      	uxth	r3, r3
 800361c:	61bb      	str	r3, [r7, #24]
        break;
 800361e:	e029      	b.n	8003674 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	085a      	lsrs	r2, r3, #1
 8003626:	4b5d      	ldr	r3, [pc, #372]	; (800379c <UART_SetConfig+0x540>)
 8003628:	4413      	add	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6852      	ldr	r2, [r2, #4]
 800362e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003632:	b29b      	uxth	r3, r3
 8003634:	61bb      	str	r3, [r7, #24]
        break;
 8003636:	e01d      	b.n	8003674 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003638:	f7fe fc50 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 800363c:	4603      	mov	r3, r0
 800363e:	005a      	lsls	r2, r3, #1
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	085b      	lsrs	r3, r3, #1
 8003646:	441a      	add	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003650:	b29b      	uxth	r3, r3
 8003652:	61bb      	str	r3, [r7, #24]
        break;
 8003654:	e00e      	b.n	8003674 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	fbb2 f3f3 	udiv	r3, r2, r3
 8003668:	b29b      	uxth	r3, r3
 800366a:	61bb      	str	r3, [r7, #24]
        break;
 800366c:	e002      	b.n	8003674 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	75fb      	strb	r3, [r7, #23]
        break;
 8003672:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	2b0f      	cmp	r3, #15
 8003678:	d916      	bls.n	80036a8 <UART_SetConfig+0x44c>
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003680:	d212      	bcs.n	80036a8 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	b29b      	uxth	r3, r3
 8003686:	f023 030f 	bic.w	r3, r3, #15
 800368a:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	085b      	lsrs	r3, r3, #1
 8003690:	b29b      	uxth	r3, r3
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	b29a      	uxth	r2, r3
 8003698:	89fb      	ldrh	r3, [r7, #14]
 800369a:	4313      	orrs	r3, r2
 800369c:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	89fa      	ldrh	r2, [r7, #14]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	e06e      	b.n	8003786 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	75fb      	strb	r3, [r7, #23]
 80036ac:	e06b      	b.n	8003786 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 80036ae:	7ffb      	ldrb	r3, [r7, #31]
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d857      	bhi.n	8003764 <UART_SetConfig+0x508>
 80036b4:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <UART_SetConfig+0x460>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036e1 	.word	0x080036e1
 80036c0:	080036fd 	.word	0x080036fd
 80036c4:	08003719 	.word	0x08003719
 80036c8:	08003765 	.word	0x08003765
 80036cc:	08003731 	.word	0x08003731
 80036d0:	08003765 	.word	0x08003765
 80036d4:	08003765 	.word	0x08003765
 80036d8:	08003765 	.word	0x08003765
 80036dc:	0800374d 	.word	0x0800374d
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80036e0:	f7fe fcba 	bl	8002058 <HAL_RCC_GetPCLK1Freq>
 80036e4:	4602      	mov	r2, r0
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	085b      	lsrs	r3, r3, #1
 80036ec:	441a      	add	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	61bb      	str	r3, [r7, #24]
        break;
 80036fa:	e036      	b.n	800376a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80036fc:	f7fe fcc0 	bl	8002080 <HAL_RCC_GetPCLK2Freq>
 8003700:	4602      	mov	r2, r0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	085b      	lsrs	r3, r3, #1
 8003708:	441a      	add	r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003712:	b29b      	uxth	r3, r3
 8003714:	61bb      	str	r3, [r7, #24]
        break;
 8003716:	e028      	b.n	800376a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	085a      	lsrs	r2, r3, #1
 800371e:	4b20      	ldr	r3, [pc, #128]	; (80037a0 <UART_SetConfig+0x544>)
 8003720:	4413      	add	r3, r2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6852      	ldr	r2, [r2, #4]
 8003726:	fbb3 f3f2 	udiv	r3, r3, r2
 800372a:	b29b      	uxth	r3, r3
 800372c:	61bb      	str	r3, [r7, #24]
        break;
 800372e:	e01c      	b.n	800376a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003730:	f7fe fbd4 	bl	8001edc <HAL_RCC_GetSysClockFreq>
 8003734:	4602      	mov	r2, r0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	085b      	lsrs	r3, r3, #1
 800373c:	441a      	add	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	fbb2 f3f3 	udiv	r3, r2, r3
 8003746:	b29b      	uxth	r3, r3
 8003748:	61bb      	str	r3, [r7, #24]
        break;
 800374a:	e00e      	b.n	800376a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	085b      	lsrs	r3, r3, #1
 8003752:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	fbb2 f3f3 	udiv	r3, r2, r3
 800375e:	b29b      	uxth	r3, r3
 8003760:	61bb      	str	r3, [r7, #24]
        break;
 8003762:	e002      	b.n	800376a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	75fb      	strb	r3, [r7, #23]
        break;
 8003768:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	2b0f      	cmp	r3, #15
 800376e:	d908      	bls.n	8003782 <UART_SetConfig+0x526>
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003776:	d204      	bcs.n	8003782 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	60da      	str	r2, [r3, #12]
 8003780:	e001      	b.n	8003786 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003792:	7dfb      	ldrb	r3, [r7, #23]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	01e84800 	.word	0x01e84800
 80037a0:	00f42400 	.word	0x00f42400

080037a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00a      	beq.n	80037ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00a      	beq.n	8003812 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00a      	beq.n	8003834 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	430a      	orrs	r2, r1
 8003832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	f003 0310 	and.w	r3, r3, #16
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00a      	beq.n	8003856 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	f003 0320 	and.w	r3, r3, #32
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003880:	2b00      	cmp	r3, #0
 8003882:	d01a      	beq.n	80038ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038a2:	d10a      	bne.n	80038ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	430a      	orrs	r2, r1
 80038da:	605a      	str	r2, [r3, #4]
  }
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80038f6:	f7fc fecd 	bl	8000694 <HAL_GetTick>
 80038fa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b08      	cmp	r3, #8
 8003908:	d10e      	bne.n	8003928 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800390a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f814 	bl	8003946 <UART_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e00a      	b.n	800393e <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2220      	movs	r2, #32
 800392c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2220      	movs	r2, #32
 8003932:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b084      	sub	sp, #16
 800394a:	af00      	add	r7, sp, #0
 800394c:	60f8      	str	r0, [r7, #12]
 800394e:	60b9      	str	r1, [r7, #8]
 8003950:	603b      	str	r3, [r7, #0]
 8003952:	4613      	mov	r3, r2
 8003954:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003956:	e02a      	b.n	80039ae <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800395e:	d026      	beq.n	80039ae <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003960:	f7fc fe98 	bl	8000694 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	429a      	cmp	r2, r3
 800396e:	d302      	bcc.n	8003976 <UART_WaitOnFlagUntilTimeout+0x30>
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d11b      	bne.n	80039ae <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003984:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0201 	bic.w	r2, r2, #1
 8003994:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e00f      	b.n	80039ce <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	69da      	ldr	r2, [r3, #28]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4013      	ands	r3, r2
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	bf0c      	ite	eq
 80039be:	2301      	moveq	r3, #1
 80039c0:	2300      	movne	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d0c5      	beq.n	8003958 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <can_init>:
extern CAN_HandleTypeDef hcan3;
extern UART_HandleTypeDef huart3;
canStruct can1,can3;
fifoCanDataType fifoCAN1, fifoCAN3;

void can_init(){
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
	/*if(CAN1_initialization(&can1)){
		report_error_can1();
	}*/
	if(CAN3_initialization(&can3)){
 80039dc:	480d      	ldr	r0, [pc, #52]	; (8003a14 <can_init+0x3c>)
 80039de:	f000 f8d7 	bl	8003b90 <CAN3_initialization>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <can_init+0x14>
		report_error_can3();
 80039e8:	f000 f942 	bl	8003c70 <report_error_can3>
	fifoCAN1.txHeadHigh = 0;
	fifoCAN1.txTailNormal = 0;
	fifoCAN1.txTailHigh = 0;
*/

	fifoCAN3.rxHead = 0;
 80039ec:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <can_init+0x40>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	701a      	strb	r2, [r3, #0]
	fifoCAN3.rxTail = 0;
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <can_init+0x40>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	705a      	strb	r2, [r3, #1]
	fifoCAN3.txHeadNormal = 0;
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <can_init+0x40>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	709a      	strb	r2, [r3, #2]
	fifoCAN3.txHeadHigh = 0;
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <can_init+0x40>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	711a      	strb	r2, [r3, #4]
	fifoCAN3.txTailNormal = 0;
 8003a04:	4b04      	ldr	r3, [pc, #16]	; (8003a18 <can_init+0x40>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	70da      	strb	r2, [r3, #3]
	fifoCAN3.txTailHigh = 0;
 8003a0a:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <can_init+0x40>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	715a      	strb	r2, [r3, #5]
}
 8003a10:	bf00      	nop
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	20000a80 	.word	0x20000a80
 8003a18:	200000a0 	.word	0x200000a0

08003a1c <CAN_Send>:

uint8_t CAN_Send(canStruct* can, uint32_t id, fifoPriority _fifoPriority){
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	4613      	mov	r3, r2
 8003a28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_TogglePin(USER_LED_3_GPIO_Port, USER_LED_3_Pin);
 8003a2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a2e:	4832      	ldr	r0, [pc, #200]	; (8003af8 <CAN_Send+0xdc>)
 8003a30:	f7fd fe8f 	bl	8001752 <HAL_GPIO_TogglePin>
	if (HAL_CAN_IsTxMessagePending(can->hcan, CAN_TX_MAILBOX0) == 0){
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	2101      	movs	r1, #1
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd f95f 	bl	8000cfe <HAL_CAN_IsTxMessagePending>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d119      	bne.n	8003a7a <CAN_Send+0x5e>
		HAL_UART_Transmit(&huart3,(uint8_t*)("Invio diretto\r\n"), strlen("Invio diretto\r\n"), 10);
 8003a46:	230a      	movs	r3, #10
 8003a48:	220f      	movs	r2, #15
 8003a4a:	492c      	ldr	r1, [pc, #176]	; (8003afc <CAN_Send+0xe0>)
 8003a4c:	482c      	ldr	r0, [pc, #176]	; (8003b00 <CAN_Send+0xe4>)
 8003a4e:	f7ff fb73 	bl	8003138 <HAL_UART_Transmit>
		if(CAN_Send_IT(can, id) == 0){
 8003a52:	68b9      	ldr	r1, [r7, #8]
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f000 f85b 	bl	8003b10 <CAN_Send_IT>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d146      	bne.n	8003aee <CAN_Send+0xd2>
			//TODO: implementare errore
			HAL_UART_Transmit(&huart3,(uint8_t*)("Cagato fuori dal vaso\r\n"), strlen("Cagato fuori dal vaso\r\n"), 10);
 8003a60:	230a      	movs	r3, #10
 8003a62:	2217      	movs	r2, #23
 8003a64:	4927      	ldr	r1, [pc, #156]	; (8003b04 <CAN_Send+0xe8>)
 8003a66:	4826      	ldr	r0, [pc, #152]	; (8003b00 <CAN_Send+0xe4>)
 8003a68:	f7ff fb66 	bl	8003138 <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(USER_LED_2_GPIO_Port, USER_LED_2_Pin);
 8003a6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a70:	4821      	ldr	r0, [pc, #132]	; (8003af8 <CAN_Send+0xdc>)
 8003a72:	f7fd fe6e 	bl	8001752 <HAL_GPIO_TogglePin>
			return 0;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e03a      	b.n	8003af0 <CAN_Send+0xd4>
		}
	}else{
		HAL_UART_Transmit(&huart3,(uint8_t*)("Metto in coda\r\n"), strlen("Metto in coda\r\n"), 10);
 8003a7a:	230a      	movs	r3, #10
 8003a7c:	220f      	movs	r2, #15
 8003a7e:	4922      	ldr	r1, [pc, #136]	; (8003b08 <CAN_Send+0xec>)
 8003a80:	481f      	ldr	r0, [pc, #124]	; (8003b00 <CAN_Send+0xe4>)
 8003a82:	f7ff fb59 	bl	8003138 <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(USER_LED_1_GPIO_Port, USER_LED_1_Pin);
 8003a86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a8a:	481b      	ldr	r0, [pc, #108]	; (8003af8 <CAN_Send+0xdc>)
 8003a8c:	f7fd fe61 	bl	8001752 <HAL_GPIO_TogglePin>
		fifoDataType fifodata;
		for(int i = 0; i < 8; i++){
 8003a90:	2300      	movs	r3, #0
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	e00d      	b.n	8003ab2 <CAN_Send+0x96>
			fifodata.data[i] = can->dataTx[i];
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	7819      	ldrb	r1, [r3, #0]
 8003aa0:	f107 0214 	add.w	r2, r7, #20
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	460a      	mov	r2, r1
 8003aaa:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 8; i++){
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	61fb      	str	r3, [r7, #28]
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	2b07      	cmp	r3, #7
 8003ab6:	ddee      	ble.n	8003a96 <CAN_Send+0x7a>
		}
		fifodata.id = id;
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	613b      	str	r3, [r7, #16]
		if(_fifoPriority == normalPriority){
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10a      	bne.n	8003ad8 <CAN_Send+0xbc>
				if(fifoTxDataCAN1_normal_push(&fifoCAN1, &fifodata) == 0){
					//TODO: implementare errore
					return 0;
				}
			}else{*/
				if(fifoTxDataCAN3_normal_push(&fifoCAN3, &fifodata) == 0){
 8003ac2:	f107 0310 	add.w	r3, r7, #16
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	4810      	ldr	r0, [pc, #64]	; (8003b0c <CAN_Send+0xf0>)
 8003aca:	f000 f979 	bl	8003dc0 <fifoTxDataCAN3_normal_push>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10c      	bne.n	8003aee <CAN_Send+0xd2>
					//TODO: implementare errore
					return 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	e00b      	b.n	8003af0 <CAN_Send+0xd4>
				if(fifoTxDataCAN1_high_push(&fifoCAN1, &fifodata) == 0){
					//TODO: implementare errore
					return 0;
				}
			}else{*/
				if(fifoTxDataCAN3_high_push(&fifoCAN3, &fifodata) == 0){
 8003ad8:	f107 0310 	add.w	r3, r7, #16
 8003adc:	4619      	mov	r1, r3
 8003ade:	480b      	ldr	r0, [pc, #44]	; (8003b0c <CAN_Send+0xf0>)
 8003ae0:	f000 f9c8 	bl	8003e74 <fifoTxDataCAN3_high_push>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <CAN_Send+0xd2>
					//TODO: implementare errore
					return 0;
 8003aea:	2300      	movs	r3, #0
 8003aec:	e000      	b.n	8003af0 <CAN_Send+0xd4>
				}
			//}
		}

	}
	return 1;
 8003aee:	2301      	movs	r3, #1
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3720      	adds	r7, #32
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000
 8003afc:	08005684 	.word	0x08005684
 8003b00:	20001564 	.word	0x20001564
 8003b04:	08005694 	.word	0x08005694
 8003b08:	080056ac 	.word	0x080056ac
 8003b0c:	200000a0 	.word	0x200000a0

08003b10 <CAN_Send_IT>:


uint8_t CAN_Send_IT(canStruct* can, uint32_t id){
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]

	//uint32_t mailbox = 0;
	//CAN_TxMailBox_TypeDef mailbox;
	//mailbox.TIR = 0; //set to mailbox 0

	for(int i = 0; i < 7; i++){
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b1e:	e00d      	b.n	8003b3c <CAN_Send_IT+0x2c>
		can->dataTxBck[i] = can->dataTx[i];
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	4413      	add	r3, r2
 8003b26:	3304      	adds	r3, #4
 8003b28:	7819      	ldrb	r1, [r3, #0]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	4413      	add	r3, r2
 8003b30:	3314      	adds	r3, #20
 8003b32:	460a      	mov	r2, r1
 8003b34:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 7; i++){
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	3301      	adds	r3, #1
 8003b3a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	2b06      	cmp	r3, #6
 8003b40:	ddee      	ble.n	8003b20 <CAN_Send_IT+0x10>
	}
	can->idBck = id;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	683a      	ldr	r2, [r7, #0]
 8003b46:	61da      	str	r2, [r3, #28]

	uint8_t flag = 0; //error
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.StdId = id;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	60bb      	str	r3, [r7, #8]
	TxHeader.IDE = CAN_ID_STD;
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
	TxHeader.RTR = CAN_RTR_DATA;
 8003b56:	2300      	movs	r3, #0
 8003b58:	617b      	str	r3, [r7, #20]
	TxHeader.DLC = can->size;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	61bb      	str	r3, [r7, #24]
	TxHeader.TransmitGlobalTime = DISABLE;
 8003b60:	2300      	movs	r3, #0
 8003b62:	773b      	strb	r3, [r7, #28]

	if(HAL_CAN_AddTxMessage(can->hcan, &TxHeader, can->dataTx,CAN_TX_MAILBOX0) == HAL_OK){
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a18      	ldr	r0, [r3, #32]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	1d1a      	adds	r2, r3, #4
 8003b6c:	f107 0108 	add.w	r1, r7, #8
 8003b70:	2301      	movs	r3, #1
 8003b72:	f7fc ffe9 	bl	8000b48 <HAL_CAN_AddTxMessage>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d102      	bne.n	8003b82 <CAN_Send_IT+0x72>
		flag = 1; //ok
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}

	return flag;
 8003b82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3728      	adds	r7, #40	; 0x28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <CAN3_initialization>:
	if(can->configFilter_status == HAL_OK && can->activateNotif_status == HAL_OK && can->canStart_status == HAL_OK) return 0; // no errors occurred
	else return 1;

}*/

uint8_t CAN3_initialization(canStruct *can){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]

	can->hcan = &hcan3;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a33      	ldr	r2, [pc, #204]	; (8003c68 <CAN3_initialization+0xd8>)
 8003b9c:	621a      	str	r2, [r3, #32]

	//CAN filter initialization
	can->canFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	63da      	str	r2, [r3, #60]	; 0x3c
	can->canFilter.FilterIdLow = 0;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	629a      	str	r2, [r3, #40]	; 0x28
	can->canFilter.FilterIdHigh = 0;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	625a      	str	r2, [r3, #36]	; 0x24
	can->canFilter.FilterMaskIdHigh = 0;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	62da      	str	r2, [r3, #44]	; 0x2c
	can->canFilter.FilterMaskIdLow = 0;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30
	can->canFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	635a      	str	r2, [r3, #52]	; 0x34
	can->canFilter.FilterBank = 0;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	639a      	str	r2, [r3, #56]	; 0x38
	can->canFilter.FilterScale  = CAN_FILTERSCALE_16BIT;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40
	can->canFilter.FilterActivation = ENABLE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	645a      	str	r2, [r3, #68]	; 0x44

	//CAN filter configuration
	can->configFilter_status = HAL_CAN_ConfigFilter(can->hcan, &can->canFilter);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3324      	adds	r3, #36	; 0x24
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4610      	mov	r0, r2
 8003be0:	f7fc fe82 	bl	80008e8 <HAL_CAN_ConfigFilter>
 8003be4:	4603      	mov	r3, r0
 8003be6:	461a      	mov	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

	//CAN interrupt activation
	can->activateNotif_status = HAL_CAN_ActivateNotification(can->hcan, CAN3_RX0_IRQn);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	2169      	movs	r1, #105	; 0x69
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fd f8a6 	bl	8000d46 <HAL_CAN_ActivateNotification>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

	//CAN start
	can->canStart_status = HAL_CAN_Start(can->hcan);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7fc ff59 	bl	8000ac0 <HAL_CAN_Start>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	461a      	mov	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e

	fifoCAN3.rxHead = 0;
 8003c18:	4b14      	ldr	r3, [pc, #80]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	701a      	strb	r2, [r3, #0]
	fifoCAN3.rxTail = 0;
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	705a      	strb	r2, [r3, #1]
	fifoCAN3.txHeadHigh = 0;
 8003c24:	4b11      	ldr	r3, [pc, #68]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	711a      	strb	r2, [r3, #4]
	fifoCAN3.txHeadNormal = 0;
 8003c2a:	4b10      	ldr	r3, [pc, #64]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	709a      	strb	r2, [r3, #2]
	fifoCAN3.txTailHigh = 0;
 8003c30:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	715a      	strb	r2, [r3, #5]
	fifoCAN3.txTailNormal = 0;
 8003c36:	4b0d      	ldr	r3, [pc, #52]	; (8003c6c <CAN3_initialization+0xdc>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	70da      	strb	r2, [r3, #3]

	if(can->configFilter_status == HAL_OK && can->activateNotif_status == HAL_OK && can->canStart_status == HAL_OK) return 0; // no errors occurred
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10b      	bne.n	8003c5e <CAN3_initialization+0xce>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <CAN3_initialization+0xce>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <CAN3_initialization+0xce>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e000      	b.n	8003c60 <CAN3_initialization+0xd0>
	else return 1;
 8003c5e:	2301      	movs	r3, #1

}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	20001670 	.word	0x20001670
 8003c6c:	200000a0 	.word	0x200000a0

08003c70 <report_error_can3>:

void report_error_can1(){
	//HAL_GPIO_TogglePin(USER_LED_3_GPIO_Port, USER_LED_3_Pin);
}
void report_error_can3(){
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0

}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
	...

08003c80 <fifoTxDataCAN3_normal_pop>:
		_fifoCAN->txHeadHigh = (_fifoCAN->txHeadHigh + 1) % fifoLengthH;
		return 1;
	}
}

uint8_t fifoTxDataCAN3_normal_pop(fifoCanDataType* _fifoCAN,fifoDataType* _txData){
 8003c80:	b490      	push	{r4, r7}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
	if(_fifoCAN->txHeadNormal ==_fifoCAN->txTailNormal){
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	789a      	ldrb	r2, [r3, #2]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	78db      	ldrb	r3, [r3, #3]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d101      	bne.n	8003c9a <fifoTxDataCAN3_normal_pop+0x1a>
		return 0;
 8003c96:	2300      	movs	r3, #0
 8003c98:	e03a      	b.n	8003d10 <fifoTxDataCAN3_normal_pop+0x90>
	}else{
		_txData->id = _fifoCAN->txNormal[_fifoCAN->txTailNormal].id;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	78db      	ldrb	r3, [r3, #3]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	440b      	add	r3, r1
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	601a      	str	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
 8003cba:	e015      	b.n	8003ce8 <fifoTxDataCAN3_normal_pop+0x68>
			_txData->data[i] = _fifoCAN->txNormal[_fifoCAN->txTailNormal].data[i];
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	78db      	ldrb	r3, [r3, #3]
 8003cc0:	461c      	mov	r4, r3
 8003cc2:	7bf9      	ldrb	r1, [r7, #15]
 8003cc4:	7bfa      	ldrb	r2, [r7, #15]
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	4623      	mov	r3, r4
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	4423      	add	r3, r4
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4403      	add	r3, r0
 8003cd2:	440b      	add	r3, r1
 8003cd4:	f203 43bc 	addw	r3, r3, #1212	; 0x4bc
 8003cd8:	7819      	ldrb	r1, [r3, #0]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	4413      	add	r3, r2
 8003cde:	460a      	mov	r2, r1
 8003ce0:	711a      	strb	r2, [r3, #4]
		for(uint8_t i = 0; i < 8; i++){
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	73fb      	strb	r3, [r7, #15]
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b07      	cmp	r3, #7
 8003cec:	d9e6      	bls.n	8003cbc <fifoTxDataCAN3_normal_pop+0x3c>
		}
		_fifoCAN->txTailNormal = (_fifoCAN->txTailNormal + 1) % fifoLengthN;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	78db      	ldrb	r3, [r3, #3]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	4a09      	ldr	r2, [pc, #36]	; (8003d1c <fifoTxDataCAN3_normal_pop+0x9c>)
 8003cf6:	fb82 1203 	smull	r1, r2, r2, r3
 8003cfa:	1151      	asrs	r1, r2, #5
 8003cfc:	17da      	asrs	r2, r3, #31
 8003cfe:	1a8a      	subs	r2, r1, r2
 8003d00:	2164      	movs	r1, #100	; 0x64
 8003d02:	fb01 f202 	mul.w	r2, r1, r2
 8003d06:	1a9a      	subs	r2, r3, r2
 8003d08:	b2d2      	uxtb	r2, r2
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	70da      	strb	r2, [r3, #3]
		return 1;
 8003d0e:	2301      	movs	r3, #1
	}
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc90      	pop	{r4, r7}
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	51eb851f 	.word	0x51eb851f

08003d20 <fifoTxDataCAN3_high_pop>:
uint8_t fifoTxDataCAN3_high_pop(fifoCanDataType* _fifoCAN,fifoDataType* _txData){
 8003d20:	b490      	push	{r4, r7}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
	if(_fifoCAN->txHeadHigh ==_fifoCAN->txTailHigh){
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	791a      	ldrb	r2, [r3, #4]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	795b      	ldrb	r3, [r3, #5]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d101      	bne.n	8003d3a <fifoTxDataCAN3_high_pop+0x1a>
		return 0;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e03b      	b.n	8003db2 <fifoTxDataCAN3_high_pop+0x92>
	}else{
		_txData->id = _fifoCAN->txHigh[_fifoCAN->txTailHigh].id;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	795b      	ldrb	r3, [r3, #5]
 8003d3e:	4619      	mov	r1, r3
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	460b      	mov	r3, r1
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	440b      	add	r3, r1
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f603 1368 	addw	r3, r3, #2408	; 0x968
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	601a      	str	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003d56:	2300      	movs	r3, #0
 8003d58:	73fb      	strb	r3, [r7, #15]
 8003d5a:	e015      	b.n	8003d88 <fifoTxDataCAN3_high_pop+0x68>
			_txData->data[i] = _fifoCAN->txHigh[_fifoCAN->txTailHigh].data[i];
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	795b      	ldrb	r3, [r3, #5]
 8003d60:	461c      	mov	r4, r3
 8003d62:	7bf9      	ldrb	r1, [r7, #15]
 8003d64:	7bfa      	ldrb	r2, [r7, #15]
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	4623      	mov	r3, r4
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	4423      	add	r3, r4
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4403      	add	r3, r0
 8003d72:	440b      	add	r3, r1
 8003d74:	f603 136c 	addw	r3, r3, #2412	; 0x96c
 8003d78:	7819      	ldrb	r1, [r3, #0]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	460a      	mov	r2, r1
 8003d80:	711a      	strb	r2, [r3, #4]
		for(uint8_t i = 0; i < 8; i++){
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	3301      	adds	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	2b07      	cmp	r3, #7
 8003d8c:	d9e6      	bls.n	8003d5c <fifoTxDataCAN3_high_pop+0x3c>
		}
		_fifoCAN->txTailHigh = (_fifoCAN->txTailHigh + 1) % fifoLengthH;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	795b      	ldrb	r3, [r3, #5]
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	4b09      	ldr	r3, [pc, #36]	; (8003dbc <fifoTxDataCAN3_high_pop+0x9c>)
 8003d96:	fb83 1302 	smull	r1, r3, r3, r2
 8003d9a:	1099      	asrs	r1, r3, #2
 8003d9c:	17d3      	asrs	r3, r2, #31
 8003d9e:	1ac9      	subs	r1, r1, r3
 8003da0:	460b      	mov	r3, r1
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	1ad1      	subs	r1, r2, r3
 8003daa:	b2ca      	uxtb	r2, r1
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	715a      	strb	r2, [r3, #5]
		return 1;
 8003db0:	2301      	movs	r3, #1
	}
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc90      	pop	{r4, r7}
 8003dba:	4770      	bx	lr
 8003dbc:	66666667 	.word	0x66666667

08003dc0 <fifoTxDataCAN3_normal_push>:
uint8_t fifoTxDataCAN3_normal_push(fifoCanDataType* _fifoCAN,fifoDataType* _txData){
 8003dc0:	b490      	push	{r4, r7}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
	if((_fifoCAN->txHeadNormal + 1) % fifoLengthN == _fifoCAN->txTailNormal){
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	789b      	ldrb	r3, [r3, #2]
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	4b27      	ldr	r3, [pc, #156]	; (8003e70 <fifoTxDataCAN3_normal_push+0xb0>)
 8003dd2:	fb83 1302 	smull	r1, r3, r3, r2
 8003dd6:	1159      	asrs	r1, r3, #5
 8003dd8:	17d3      	asrs	r3, r2, #31
 8003dda:	1acb      	subs	r3, r1, r3
 8003ddc:	2164      	movs	r1, #100	; 0x64
 8003dde:	fb01 f303 	mul.w	r3, r1, r3
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	78d2      	ldrb	r2, [r2, #3]
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d101      	bne.n	8003df0 <fifoTxDataCAN3_normal_push+0x30>
		return 0;
 8003dec:	2300      	movs	r3, #0
 8003dee:	e03a      	b.n	8003e66 <fifoTxDataCAN3_normal_push+0xa6>
	}else{
		_fifoCAN->txNormal[_fifoCAN->txHeadNormal].id = _txData->id;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	789b      	ldrb	r3, [r3, #2]
 8003df4:	4618      	mov	r0, r3
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	4403      	add	r3, r0
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	440b      	add	r3, r1
 8003e06:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003e0a:	601a      	str	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	73fb      	strb	r3, [r7, #15]
 8003e10:	e015      	b.n	8003e3e <fifoTxDataCAN3_normal_push+0x7e>
			_fifoCAN->txNormal[_fifoCAN->txHeadNormal].data[i] = _txData->data[i];
 8003e12:	7bfb      	ldrb	r3, [r7, #15]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	7892      	ldrb	r2, [r2, #2]
 8003e18:	4610      	mov	r0, r2
 8003e1a:	7bfa      	ldrb	r2, [r7, #15]
 8003e1c:	6839      	ldr	r1, [r7, #0]
 8003e1e:	440b      	add	r3, r1
 8003e20:	791c      	ldrb	r4, [r3, #4]
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	4603      	mov	r3, r0
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	4403      	add	r3, r0
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	4413      	add	r3, r2
 8003e30:	f203 43bc 	addw	r3, r3, #1212	; 0x4bc
 8003e34:	4622      	mov	r2, r4
 8003e36:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	73fb      	strb	r3, [r7, #15]
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b07      	cmp	r3, #7
 8003e42:	d9e6      	bls.n	8003e12 <fifoTxDataCAN3_normal_push+0x52>
		}
		_fifoCAN->txHeadNormal = (_fifoCAN->txHeadNormal + 1) % fifoLengthN;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	789b      	ldrb	r3, [r3, #2]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	4a09      	ldr	r2, [pc, #36]	; (8003e70 <fifoTxDataCAN3_normal_push+0xb0>)
 8003e4c:	fb82 1203 	smull	r1, r2, r2, r3
 8003e50:	1151      	asrs	r1, r2, #5
 8003e52:	17da      	asrs	r2, r3, #31
 8003e54:	1a8a      	subs	r2, r1, r2
 8003e56:	2164      	movs	r1, #100	; 0x64
 8003e58:	fb01 f202 	mul.w	r2, r1, r2
 8003e5c:	1a9a      	subs	r2, r3, r2
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	709a      	strb	r2, [r3, #2]
		return 1;
 8003e64:	2301      	movs	r3, #1
	}
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc90      	pop	{r4, r7}
 8003e6e:	4770      	bx	lr
 8003e70:	51eb851f 	.word	0x51eb851f

08003e74 <fifoTxDataCAN3_high_push>:
uint8_t fifoTxDataCAN3_high_push(fifoCanDataType* _fifoCAN,fifoDataType* _txData){
 8003e74:	b490      	push	{r4, r7}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
	if((_fifoCAN->txHeadHigh + 1) % fifoLengthH == _fifoCAN->txTailHigh){
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	791b      	ldrb	r3, [r3, #4]
 8003e82:	1c59      	adds	r1, r3, #1
 8003e84:	4b28      	ldr	r3, [pc, #160]	; (8003f28 <fifoTxDataCAN3_high_push+0xb4>)
 8003e86:	fb83 2301 	smull	r2, r3, r3, r1
 8003e8a:	109a      	asrs	r2, r3, #2
 8003e8c:	17cb      	asrs	r3, r1, #31
 8003e8e:	1ad2      	subs	r2, r2, r3
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	1aca      	subs	r2, r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	795b      	ldrb	r3, [r3, #5]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d101      	bne.n	8003ea6 <fifoTxDataCAN3_high_push+0x32>
		return 0;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	e03b      	b.n	8003f1e <fifoTxDataCAN3_high_push+0xaa>
	}else{
		_fifoCAN->txHigh[_fifoCAN->txHeadHigh].id = _txData->id;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	791b      	ldrb	r3, [r3, #4]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	4403      	add	r3, r0
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	f603 1368 	addw	r3, r3, #2408	; 0x968
 8003ec0:	601a      	str	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
 8003ec6:	e015      	b.n	8003ef4 <fifoTxDataCAN3_high_push+0x80>
			_fifoCAN->txHigh[_fifoCAN->txHeadHigh].data[i] = _txData->data[i];
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	7912      	ldrb	r2, [r2, #4]
 8003ece:	4610      	mov	r0, r2
 8003ed0:	7bfa      	ldrb	r2, [r7, #15]
 8003ed2:	6839      	ldr	r1, [r7, #0]
 8003ed4:	440b      	add	r3, r1
 8003ed6:	791c      	ldrb	r4, [r3, #4]
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	4603      	mov	r3, r0
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	4403      	add	r3, r0
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f603 136c 	addw	r3, r3, #2412	; 0x96c
 8003eea:	4622      	mov	r2, r4
 8003eec:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < 8; i++){
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
 8003ef6:	2b07      	cmp	r3, #7
 8003ef8:	d9e6      	bls.n	8003ec8 <fifoTxDataCAN3_high_push+0x54>
		}
		_fifoCAN->txHeadHigh = (_fifoCAN->txHeadHigh + 1) % fifoLengthH;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	791b      	ldrb	r3, [r3, #4]
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <fifoTxDataCAN3_high_push+0xb4>)
 8003f02:	fb83 1302 	smull	r1, r3, r3, r2
 8003f06:	1099      	asrs	r1, r3, #2
 8003f08:	17d3      	asrs	r3, r2, #31
 8003f0a:	1ac9      	subs	r1, r1, r3
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	1ad1      	subs	r1, r2, r3
 8003f16:	b2ca      	uxtb	r2, r1
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	711a      	strb	r2, [r3, #4]
		return 1;
 8003f1c:	2301      	movs	r3, #1
	}
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc90      	pop	{r4, r7}
 8003f26:	4770      	bx	lr
 8003f28:	66666667 	.word	0x66666667

08003f2c <ID_intit>:
#include "id.h"

void ID_intit(ID* _ID){
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
	_ID->imu_angular_rate = 0x4EC;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f240 42ec 	movw	r2, #1260	; 0x4ec
 8003f3a:	601a      	str	r2, [r3, #0]
	_ID->imu_acceleration = 0x4ED;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f240 42ed 	movw	r2, #1261	; 0x4ed
 8003f42:	605a      	str	r2, [r3, #4]
	_ID->ITS_1_0 = 0x5B0;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f44f 62b6 	mov.w	r2, #1456	; 0x5b0
 8003f4a:	609a      	str	r2, [r3, #8]
	_ID->ITS_1_1 = 0x5B1;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f240 52b1 	movw	r2, #1457	; 0x5b1
 8003f52:	60da      	str	r2, [r3, #12]
	_ID->ITS_1_2 = 0x5B2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f240 52b2 	movw	r2, #1458	; 0x5b2
 8003f5a:	611a      	str	r2, [r3, #16]
	_ID->ITS_1_3 = 0x5B3;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8003f62:	615a      	str	r2, [r3, #20]
	_ID->ITS_2_0 = 0x5B4;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8003f6a:	619a      	str	r2, [r3, #24]
	_ID->ITS_2_1 = 0x5B5;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f240 52b5 	movw	r2, #1461	; 0x5b5
 8003f72:	61da      	str	r2, [r3, #28]
	_ID->ITS_2_2 = 0x5B6;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f240 52b6 	movw	r2, #1462	; 0x5b6
 8003f7a:	621a      	str	r2, [r3, #32]
	_ID->ITS_2_3 = 0x5B7;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f240 52b7 	movw	r2, #1463	; 0x5b7
 8003f82:	625a      	str	r2, [r3, #36]	; 0x24
	_ID->ITS_3_0 = 0x5B8;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8003f8a:	629a      	str	r2, [r3, #40]	; 0x28
	_ID->ITS_3_1 = 0x5B9;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8003f92:	62da      	str	r2, [r3, #44]	; 0x2c
	_ID->ITS_3_2 = 0x5BA;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8003f9a:	631a      	str	r2, [r3, #48]	; 0x30
	_ID->ITS_3_3 = 0x5BB;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f240 52bb 	movw	r2, #1467	; 0x5bb
 8003fa2:	635a      	str	r2, [r3, #52]	; 0x34
	_ID->ITS_4_0 = 0x5BC;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f240 52bc 	movw	r2, #1468	; 0x5bc
 8003faa:	639a      	str	r2, [r3, #56]	; 0x38
	_ID->ITS_4_1 = 0x5BD;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f240 52bd 	movw	r2, #1469	; 0x5bd
 8003fb2:	63da      	str	r2, [r3, #60]	; 0x3c
	_ID->ITS_4_2 = 0x5BE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f240 52be 	movw	r2, #1470	; 0x5be
 8003fba:	641a      	str	r2, [r3, #64]	; 0x40
	_ID->ITS_4_3 = 0x5BF;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f240 52bf 	movw	r2, #1471	; 0x5bf
 8003fc2:	645a      	str	r2, [r3, #68]	; 0x44

}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fd0:	b5b0      	push	{r4, r5, r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	ID_intit(&id);
 8003fd4:	485e      	ldr	r0, [pc, #376]	; (8004150 <main+0x180>)
 8003fd6:	f7ff ffa9 	bl	8003f2c <ID_intit>
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fda:	f7fc fb09 	bl	80005f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fde:	f000 f8cd 	bl	800417c <SystemClock_Config>
  /* USER CODE END SysInit */

  /* MCU Configuration--------------------------------------------------------*/

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fe2:	f000 faf1 	bl	80045c8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8003fe6:	f000 f9bf 	bl	8004368 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003fea:	f000 fa0f 	bl	800440c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003fee:	f000 fa8b 	bl	8004508 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8003ff2:	f000 fa59 	bl	80044a8 <MX_USART1_UART_Init>
  MX_CAN3_Init();
 8003ff6:	f000 f981 	bl	80042fc <MX_CAN3_Init>
  MX_USART3_UART_Init();
 8003ffa:	f000 fab5 	bl	8004568 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003ffe:	f000 f951 	bl	80042a4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 8004002:	4854      	ldr	r0, [pc, #336]	; (8004154 <main+0x184>)
 8004004:	f7fe fc6a 	bl	80028dc <HAL_TIM_Base_Start_IT>
  sFilter.FilterActivation = ENABLE;
  int err1 = HAL_CAN_ConfigFilter(&hcan3, &sFilter);
  int err2 = HAL_CAN_ActivateNotification(&hcan3, CAN3_RX0_IRQn);
  int err3 = HAL_CAN_Start(&hcan3);*/

  can_init();
 8004008:	f7ff fce6 	bl	80039d8 <can_init>


  sprintf(txt,"----------START---------\r\n");
 800400c:	4a52      	ldr	r2, [pc, #328]	; (8004158 <main+0x188>)
 800400e:	4b53      	ldr	r3, [pc, #332]	; (800415c <main+0x18c>)
 8004010:	4615      	mov	r5, r2
 8004012:	461c      	mov	r4, r3
 8004014:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004016:	6028      	str	r0, [r5, #0]
 8004018:	6069      	str	r1, [r5, #4]
 800401a:	60aa      	str	r2, [r5, #8]
 800401c:	60eb      	str	r3, [r5, #12]
 800401e:	cc03      	ldmia	r4!, {r0, r1}
 8004020:	6128      	str	r0, [r5, #16]
 8004022:	6169      	str	r1, [r5, #20]
 8004024:	8823      	ldrh	r3, [r4, #0]
 8004026:	78a2      	ldrb	r2, [r4, #2]
 8004028:	832b      	strh	r3, [r5, #24]
 800402a:	4613      	mov	r3, r2
 800402c:	76ab      	strb	r3, [r5, #26]
  HAL_UART_Transmit(&huart3,(uint8_t*)txt, strlen(txt), 10);
 800402e:	484a      	ldr	r0, [pc, #296]	; (8004158 <main+0x188>)
 8004030:	f7fc f906 	bl	8000240 <strlen>
 8004034:	4603      	mov	r3, r0
 8004036:	b29a      	uxth	r2, r3
 8004038:	230a      	movs	r3, #10
 800403a:	4947      	ldr	r1, [pc, #284]	; (8004158 <main+0x188>)
 800403c:	4848      	ldr	r0, [pc, #288]	; (8004160 <main+0x190>)
 800403e:	f7ff f87b 	bl	8003138 <HAL_UART_Transmit>
  sprintf(txt,"Config Status: %d\r\n", can3.configFilter_status);
 8004042:	4b48      	ldr	r3, [pc, #288]	; (8004164 <main+0x194>)
 8004044:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004048:	461a      	mov	r2, r3
 800404a:	4947      	ldr	r1, [pc, #284]	; (8004168 <main+0x198>)
 800404c:	4842      	ldr	r0, [pc, #264]	; (8004158 <main+0x188>)
 800404e:	f000 ff07 	bl	8004e60 <siprintf>
  HAL_UART_Transmit(&huart3,(uint8_t*)txt, strlen(txt), 10);
 8004052:	4841      	ldr	r0, [pc, #260]	; (8004158 <main+0x188>)
 8004054:	f7fc f8f4 	bl	8000240 <strlen>
 8004058:	4603      	mov	r3, r0
 800405a:	b29a      	uxth	r2, r3
 800405c:	230a      	movs	r3, #10
 800405e:	493e      	ldr	r1, [pc, #248]	; (8004158 <main+0x188>)
 8004060:	483f      	ldr	r0, [pc, #252]	; (8004160 <main+0x190>)
 8004062:	f7ff f869 	bl	8003138 <HAL_UART_Transmit>
  sprintf(txt,"CAN Notification %d\r\n", can3.activateNotif_status);
 8004066:	4b3f      	ldr	r3, [pc, #252]	; (8004164 <main+0x194>)
 8004068:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800406c:	461a      	mov	r2, r3
 800406e:	493f      	ldr	r1, [pc, #252]	; (800416c <main+0x19c>)
 8004070:	4839      	ldr	r0, [pc, #228]	; (8004158 <main+0x188>)
 8004072:	f000 fef5 	bl	8004e60 <siprintf>
  HAL_UART_Transmit(&huart3,(uint8_t*)txt, strlen(txt), 10);
 8004076:	4838      	ldr	r0, [pc, #224]	; (8004158 <main+0x188>)
 8004078:	f7fc f8e2 	bl	8000240 <strlen>
 800407c:	4603      	mov	r3, r0
 800407e:	b29a      	uxth	r2, r3
 8004080:	230a      	movs	r3, #10
 8004082:	4935      	ldr	r1, [pc, #212]	; (8004158 <main+0x188>)
 8004084:	4836      	ldr	r0, [pc, #216]	; (8004160 <main+0x190>)
 8004086:	f7ff f857 	bl	8003138 <HAL_UART_Transmit>
  sprintf(txt,"CAN start status: %d\r\n", can3.canStart_status);
 800408a:	4b36      	ldr	r3, [pc, #216]	; (8004164 <main+0x194>)
 800408c:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8004090:	461a      	mov	r2, r3
 8004092:	4937      	ldr	r1, [pc, #220]	; (8004170 <main+0x1a0>)
 8004094:	4830      	ldr	r0, [pc, #192]	; (8004158 <main+0x188>)
 8004096:	f000 fee3 	bl	8004e60 <siprintf>
  HAL_UART_Transmit(&huart3,(uint8_t*)txt, strlen(txt), 10);
 800409a:	482f      	ldr	r0, [pc, #188]	; (8004158 <main+0x188>)
 800409c:	f7fc f8d0 	bl	8000240 <strlen>
 80040a0:	4603      	mov	r3, r0
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	230a      	movs	r3, #10
 80040a6:	492c      	ldr	r1, [pc, #176]	; (8004158 <main+0x188>)
 80040a8:	482d      	ldr	r0, [pc, #180]	; (8004160 <main+0x190>)
 80040aa:	f7ff f845 	bl	8003138 <HAL_UART_Transmit>

  current_state = STATE_INIT;
 80040ae:	4b31      	ldr	r3, [pc, #196]	; (8004174 <main+0x1a4>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(current_state == STATE_INIT){
 80040b4:	4b2f      	ldr	r3, [pc, #188]	; (8004174 <main+0x1a4>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <main+0xf2>
		  init();
 80040bc:	f000 fc12 	bl	80048e4 <init>
 80040c0:	e01a      	b.n	80040f8 <main+0x128>
	  }else if(current_state == STATE_IDLE){
 80040c2:	4b2c      	ldr	r3, [pc, #176]	; (8004174 <main+0x1a4>)
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d102      	bne.n	80040d0 <main+0x100>
		  idle();
 80040ca:	f000 fc12 	bl	80048f2 <idle>
 80040ce:	e013      	b.n	80040f8 <main+0x128>
	  }else if(current_state == STATE_CALIB){
 80040d0:	4b28      	ldr	r3, [pc, #160]	; (8004174 <main+0x1a4>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d102      	bne.n	80040de <main+0x10e>
		  calib();
 80040d8:	f000 fc12 	bl	8004900 <calib>
 80040dc:	e00c      	b.n	80040f8 <main+0x128>
	  }else if(current_state == STATE_SETUP){
 80040de:	4b25      	ldr	r3, [pc, #148]	; (8004174 <main+0x1a4>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d102      	bne.n	80040ec <main+0x11c>
		  setup();
 80040e6:	f000 fc12 	bl	800490e <setup>
 80040ea:	e005      	b.n	80040f8 <main+0x128>
	  }else if(current_state == STATE_RUN){
 80040ec:	4b21      	ldr	r3, [pc, #132]	; (8004174 <main+0x1a4>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d101      	bne.n	80040f8 <main+0x128>
		  run();
 80040f4:	f000 fc12 	bl	800491c <run>
	  }

	  can3.dataTx[0]=i_debug;
 80040f8:	4b1f      	ldr	r3, [pc, #124]	; (8004178 <main+0x1a8>)
 80040fa:	781a      	ldrb	r2, [r3, #0]
 80040fc:	4b19      	ldr	r3, [pc, #100]	; (8004164 <main+0x194>)
 80040fe:	711a      	strb	r2, [r3, #4]
	  i_debug++;
 8004100:	4b1d      	ldr	r3, [pc, #116]	; (8004178 <main+0x1a8>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	3301      	adds	r3, #1
 8004106:	b2da      	uxtb	r2, r3
 8004108:	4b1b      	ldr	r3, [pc, #108]	; (8004178 <main+0x1a8>)
 800410a:	701a      	strb	r2, [r3, #0]
	  can3.dataTx[1]=2;
 800410c:	4b15      	ldr	r3, [pc, #84]	; (8004164 <main+0x194>)
 800410e:	2202      	movs	r2, #2
 8004110:	715a      	strb	r2, [r3, #5]
	  can3.dataTx[2]=3;
 8004112:	4b14      	ldr	r3, [pc, #80]	; (8004164 <main+0x194>)
 8004114:	2203      	movs	r2, #3
 8004116:	719a      	strb	r2, [r3, #6]
	  can3.dataTx[3]=4;
 8004118:	4b12      	ldr	r3, [pc, #72]	; (8004164 <main+0x194>)
 800411a:	2204      	movs	r2, #4
 800411c:	71da      	strb	r2, [r3, #7]
	  can3.dataTx[4]=5;
 800411e:	4b11      	ldr	r3, [pc, #68]	; (8004164 <main+0x194>)
 8004120:	2205      	movs	r2, #5
 8004122:	721a      	strb	r2, [r3, #8]
	  can3.dataTx[5]=6;
 8004124:	4b0f      	ldr	r3, [pc, #60]	; (8004164 <main+0x194>)
 8004126:	2206      	movs	r2, #6
 8004128:	725a      	strb	r2, [r3, #9]
	  can3.dataTx[6]=7;
 800412a:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <main+0x194>)
 800412c:	2207      	movs	r2, #7
 800412e:	729a      	strb	r2, [r3, #10]
	  can3.dataTx[7]=8;
 8004130:	4b0c      	ldr	r3, [pc, #48]	; (8004164 <main+0x194>)
 8004132:	2208      	movs	r2, #8
 8004134:	72da      	strb	r2, [r3, #11]
	  can3.size = 8;
 8004136:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <main+0x194>)
 8004138:	2208      	movs	r2, #8
 800413a:	601a      	str	r2, [r3, #0]

	  CAN_Send(&can3, 130, normalPriority);
 800413c:	2200      	movs	r2, #0
 800413e:	2182      	movs	r1, #130	; 0x82
 8004140:	4808      	ldr	r0, [pc, #32]	; (8004164 <main+0x194>)
 8004142:	f7ff fc6b 	bl	8003a1c <CAN_Send>

	  /*HAL_GPIO_TogglePin(USER_LED_3_GPIO_Port, USER_LED_2_Pin);
	  HAL_GPIO_TogglePin(USER_LED_3_GPIO_Port, USER_LED_3_Pin);
	  HAL_GPIO_TogglePin(USER_LED_4_GPIO_Port, USER_LED_4_Pin);
	  HAL_GPIO_TogglePin(USER_LED_5_GPIO_Port, USER_LED_5_Pin);*/
	  HAL_Delay(500);
 8004146:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800414a:	f7fc faaf 	bl	80006ac <HAL_Delay>
	  if(current_state == STATE_INIT){
 800414e:	e7b1      	b.n	80040b4 <main+0xe4>
 8004150:	20001628 	.word	0x20001628
 8004154:	200015e8 	.word	0x200015e8
 8004158:	20001500 	.word	0x20001500
 800415c:	080056bc 	.word	0x080056bc
 8004160:	20001564 	.word	0x20001564
 8004164:	20000a80 	.word	0x20000a80
 8004168:	080056d8 	.word	0x080056d8
 800416c:	080056ec 	.word	0x080056ec
 8004170:	08005704 	.word	0x08005704
 8004174:	200015e4 	.word	0x200015e4
 8004178:	200016c2 	.word	0x200016c2

0800417c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b0b8      	sub	sp, #224	; 0xe0
 8004180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004182:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004186:	2234      	movs	r2, #52	; 0x34
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fe60 	bl	8004e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004190:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
 8004198:	605a      	str	r2, [r3, #4]
 800419a:	609a      	str	r2, [r3, #8]
 800419c:	60da      	str	r2, [r3, #12]
 800419e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041a0:	f107 0308 	add.w	r3, r7, #8
 80041a4:	2290      	movs	r2, #144	; 0x90
 80041a6:	2100      	movs	r1, #0
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 fe51 	bl	8004e50 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	4b3b      	ldr	r3, [pc, #236]	; (800429c <SystemClock_Config+0x120>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	4a3a      	ldr	r2, [pc, #232]	; (800429c <SystemClock_Config+0x120>)
 80041b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b8:	6413      	str	r3, [r2, #64]	; 0x40
 80041ba:	4b38      	ldr	r3, [pc, #224]	; (800429c <SystemClock_Config+0x120>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c2:	607b      	str	r3, [r7, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041c6:	4b36      	ldr	r3, [pc, #216]	; (80042a0 <SystemClock_Config+0x124>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a35      	ldr	r2, [pc, #212]	; (80042a0 <SystemClock_Config+0x124>)
 80041cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	4b33      	ldr	r3, [pc, #204]	; (80042a0 <SystemClock_Config+0x124>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80041de:	2302      	movs	r3, #2
 80041e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80041ea:	2310      	movs	r3, #16
 80041ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041f0:	2302      	movs	r3, #2
 80041f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80041f6:	2300      	movs	r3, #0
 80041f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 80041fc:	2308      	movs	r3, #8
 80041fe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004202:	23d8      	movs	r3, #216	; 0xd8
 8004204:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004208:	2302      	movs	r3, #2
 800420a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800420e:	2302      	movs	r3, #2
 8004210:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004214:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004218:	4618      	mov	r0, r3
 800421a:	f7fd fb05 	bl	8001828 <HAL_RCC_OscConfig>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8004224:	f000 fb3c 	bl	80048a0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004228:	f7fd faae 	bl	8001788 <HAL_PWREx_EnableOverDrive>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8004232:	f000 fb35 	bl	80048a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004236:	230f      	movs	r3, #15
 8004238:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800423c:	2302      	movs	r3, #2
 800423e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004242:	2300      	movs	r3, #0
 8004244:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004248:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800424c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004250:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004254:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8004258:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800425c:	2107      	movs	r1, #7
 800425e:	4618      	mov	r0, r3
 8004260:	f7fd fd54 	bl	8001d0c <HAL_RCC_ClockConfig>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800426a:	f000 fb19 	bl	80048a0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800426e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004272:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004274:	2300      	movs	r3, #0
 8004276:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004278:	2300      	movs	r3, #0
 800427a:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800427c:	2300      	movs	r3, #0
 800427e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004280:	f107 0308 	add.w	r3, r7, #8
 8004284:	4618      	mov	r0, r3
 8004286:	f7fd ff0f 	bl	80020a8 <HAL_RCCEx_PeriphCLKConfig>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8004290:	f000 fb06 	bl	80048a0 <Error_Handler>
  }
}
 8004294:	bf00      	nop
 8004296:	37e0      	adds	r7, #224	; 0xe0
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40023800 	.word	0x40023800
 80042a0:	40007000 	.word	0x40007000

080042a4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80042a8:	2200      	movs	r2, #0
 80042aa:	2100      	movs	r1, #0
 80042ac:	201d      	movs	r0, #29
 80042ae:	f7fd f856 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80042b2:	201d      	movs	r0, #29
 80042b4:	f7fd f86f 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* CAN3_TX_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN3_TX_IRQn, 0, 0);
 80042b8:	2200      	movs	r2, #0
 80042ba:	2100      	movs	r1, #0
 80042bc:	2068      	movs	r0, #104	; 0x68
 80042be:	f7fd f84e 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN3_TX_IRQn);
 80042c2:	2068      	movs	r0, #104	; 0x68
 80042c4:	f7fd f867 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* CAN3_RX0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 80042c8:	2200      	movs	r2, #0
 80042ca:	2100      	movs	r1, #0
 80042cc:	2069      	movs	r0, #105	; 0x69
 80042ce:	f7fd f846 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 80042d2:	2069      	movs	r0, #105	; 0x69
 80042d4:	f7fd f85f 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* CAN3_RX1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN3_RX1_IRQn, 0, 0);
 80042d8:	2200      	movs	r2, #0
 80042da:	2100      	movs	r1, #0
 80042dc:	206a      	movs	r0, #106	; 0x6a
 80042de:	f7fd f83e 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN3_RX1_IRQn);
 80042e2:	206a      	movs	r0, #106	; 0x6a
 80042e4:	f7fd f857 	bl	8001396 <HAL_NVIC_EnableIRQ>
  /* CAN3_SCE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN3_SCE_IRQn, 0, 0);
 80042e8:	2200      	movs	r2, #0
 80042ea:	2100      	movs	r1, #0
 80042ec:	206b      	movs	r0, #107	; 0x6b
 80042ee:	f7fd f836 	bl	800135e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN3_SCE_IRQn);
 80042f2:	206b      	movs	r0, #107	; 0x6b
 80042f4:	f7fd f84f 	bl	8001396 <HAL_NVIC_EnableIRQ>
}
 80042f8:	bf00      	nop
 80042fa:	bd80      	pop	{r7, pc}

080042fc <MX_CAN3_Init>:
  * @brief CAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN3_Init(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8004300:	4b17      	ldr	r3, [pc, #92]	; (8004360 <MX_CAN3_Init+0x64>)
 8004302:	4a18      	ldr	r2, [pc, #96]	; (8004364 <MX_CAN3_Init+0x68>)
 8004304:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 3;
 8004306:	4b16      	ldr	r3, [pc, #88]	; (8004360 <MX_CAN3_Init+0x64>)
 8004308:	2203      	movs	r2, #3
 800430a:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 800430c:	4b14      	ldr	r3, [pc, #80]	; (8004360 <MX_CAN3_Init+0x64>)
 800430e:	2200      	movs	r2, #0
 8004310:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004312:	4b13      	ldr	r3, [pc, #76]	; (8004360 <MX_CAN3_Init+0x64>)
 8004314:	2200      	movs	r2, #0
 8004316:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_12TQ;
 8004318:	4b11      	ldr	r3, [pc, #68]	; (8004360 <MX_CAN3_Init+0x64>)
 800431a:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 800431e:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_5TQ;
 8004320:	4b0f      	ldr	r3, [pc, #60]	; (8004360 <MX_CAN3_Init+0x64>)
 8004322:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004326:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <MX_CAN3_Init+0x64>)
 800432a:	2200      	movs	r2, #0
 800432c:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <MX_CAN3_Init+0x64>)
 8004330:	2200      	movs	r2, #0
 8004332:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = ENABLE;
 8004334:	4b0a      	ldr	r3, [pc, #40]	; (8004360 <MX_CAN3_Init+0x64>)
 8004336:	2201      	movs	r2, #1
 8004338:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 800433a:	4b09      	ldr	r3, [pc, #36]	; (8004360 <MX_CAN3_Init+0x64>)
 800433c:	2200      	movs	r2, #0
 800433e:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8004340:	4b07      	ldr	r3, [pc, #28]	; (8004360 <MX_CAN3_Init+0x64>)
 8004342:	2200      	movs	r2, #0
 8004344:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8004346:	4b06      	ldr	r3, [pc, #24]	; (8004360 <MX_CAN3_Init+0x64>)
 8004348:	2200      	movs	r2, #0
 800434a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 800434c:	4804      	ldr	r0, [pc, #16]	; (8004360 <MX_CAN3_Init+0x64>)
 800434e:	f7fc f9cf 	bl	80006f0 <HAL_CAN_Init>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8004358:	f000 faa2 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 800435c:	bf00      	nop
 800435e:	bd80      	pop	{r7, pc}
 8004360:	20001670 	.word	0x20001670
 8004364:	40003400 	.word	0x40003400

08004368 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b088      	sub	sp, #32
 800436c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800436e:	f107 0310 	add.w	r3, r7, #16
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	605a      	str	r2, [r3, #4]
 8004378:	609a      	str	r2, [r3, #8]
 800437a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800437c:	1d3b      	adds	r3, r7, #4
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
 8004382:	605a      	str	r2, [r3, #4]
 8004384:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004386:	4b1f      	ldr	r3, [pc, #124]	; (8004404 <MX_TIM1_Init+0x9c>)
 8004388:	4a1f      	ldr	r2, [pc, #124]	; (8004408 <MX_TIM1_Init+0xa0>)
 800438a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 128;
 800438c:	4b1d      	ldr	r3, [pc, #116]	; (8004404 <MX_TIM1_Init+0x9c>)
 800438e:	2280      	movs	r2, #128	; 0x80
 8004390:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004392:	4b1c      	ldr	r3, [pc, #112]	; (8004404 <MX_TIM1_Init+0x9c>)
 8004394:	2200      	movs	r2, #0
 8004396:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8004398:	4b1a      	ldr	r3, [pc, #104]	; (8004404 <MX_TIM1_Init+0x9c>)
 800439a:	2264      	movs	r2, #100	; 0x64
 800439c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800439e:	4b19      	ldr	r3, [pc, #100]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80043a4:	4b17      	ldr	r3, [pc, #92]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043aa:	4b16      	ldr	r3, [pc, #88]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80043b0:	4814      	ldr	r0, [pc, #80]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043b2:	f7fe fa67 	bl	8002884 <HAL_TIM_Base_Init>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80043bc:	f000 fa70 	bl	80048a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80043c6:	f107 0310 	add.w	r3, r7, #16
 80043ca:	4619      	mov	r1, r3
 80043cc:	480d      	ldr	r0, [pc, #52]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043ce:	f7fe fbcf 	bl	8002b70 <HAL_TIM_ConfigClockSource>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80043d8:	f000 fa62 	bl	80048a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043dc:	2300      	movs	r3, #0
 80043de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80043e0:	2300      	movs	r3, #0
 80043e2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80043e8:	1d3b      	adds	r3, r7, #4
 80043ea:	4619      	mov	r1, r3
 80043ec:	4805      	ldr	r0, [pc, #20]	; (8004404 <MX_TIM1_Init+0x9c>)
 80043ee:	f7fe fddb 	bl	8002fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80043f8:	f000 fa52 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80043fc:	bf00      	nop
 80043fe:	3720      	adds	r7, #32
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20001748 	.word	0x20001748
 8004408:	40010000 	.word	0x40010000

0800440c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b088      	sub	sp, #32
 8004410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004412:	f107 0310 	add.w	r3, r7, #16
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	605a      	str	r2, [r3, #4]
 800441c:	609a      	str	r2, [r3, #8]
 800441e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004420:	1d3b      	adds	r3, r7, #4
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	605a      	str	r2, [r3, #4]
 8004428:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800442a:	4b1d      	ldr	r3, [pc, #116]	; (80044a0 <MX_TIM3_Init+0x94>)
 800442c:	4a1d      	ldr	r2, [pc, #116]	; (80044a4 <MX_TIM3_Init+0x98>)
 800442e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 54;
 8004430:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <MX_TIM3_Init+0x94>)
 8004432:	2236      	movs	r2, #54	; 0x36
 8004434:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004436:	4b1a      	ldr	r3, [pc, #104]	; (80044a0 <MX_TIM3_Init+0x94>)
 8004438:	2200      	movs	r2, #0
 800443a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800443c:	4b18      	ldr	r3, [pc, #96]	; (80044a0 <MX_TIM3_Init+0x94>)
 800443e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004442:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004444:	4b16      	ldr	r3, [pc, #88]	; (80044a0 <MX_TIM3_Init+0x94>)
 8004446:	2200      	movs	r2, #0
 8004448:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800444a:	4b15      	ldr	r3, [pc, #84]	; (80044a0 <MX_TIM3_Init+0x94>)
 800444c:	2200      	movs	r2, #0
 800444e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004450:	4813      	ldr	r0, [pc, #76]	; (80044a0 <MX_TIM3_Init+0x94>)
 8004452:	f7fe fa17 	bl	8002884 <HAL_TIM_Base_Init>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800445c:	f000 fa20 	bl	80048a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004464:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004466:	f107 0310 	add.w	r3, r7, #16
 800446a:	4619      	mov	r1, r3
 800446c:	480c      	ldr	r0, [pc, #48]	; (80044a0 <MX_TIM3_Init+0x94>)
 800446e:	f7fe fb7f 	bl	8002b70 <HAL_TIM_ConfigClockSource>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004478:	f000 fa12 	bl	80048a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800447c:	2300      	movs	r3, #0
 800447e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004484:	1d3b      	adds	r3, r7, #4
 8004486:	4619      	mov	r1, r3
 8004488:	4805      	ldr	r0, [pc, #20]	; (80044a0 <MX_TIM3_Init+0x94>)
 800448a:	f7fe fd8d 	bl	8002fa8 <HAL_TIMEx_MasterConfigSynchronization>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004494:	f000 fa04 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004498:	bf00      	nop
 800449a:	3720      	adds	r7, #32
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	200015e8 	.word	0x200015e8
 80044a4:	40000400 	.word	0x40000400

080044a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80044ac:	4b14      	ldr	r3, [pc, #80]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044ae:	4a15      	ldr	r2, [pc, #84]	; (8004504 <MX_USART1_UART_Init+0x5c>)
 80044b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80044b2:	4b13      	ldr	r3, [pc, #76]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80044b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80044ba:	4b11      	ldr	r3, [pc, #68]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044bc:	2200      	movs	r2, #0
 80044be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80044c0:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80044c6:	4b0e      	ldr	r3, [pc, #56]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044cc:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044ce:	220c      	movs	r2, #12
 80044d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044d2:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044da:	2200      	movs	r2, #0
 80044dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80044de:	4b08      	ldr	r3, [pc, #32]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044e4:	4b06      	ldr	r3, [pc, #24]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044ea:	4805      	ldr	r0, [pc, #20]	; (8004500 <MX_USART1_UART_Init+0x58>)
 80044ec:	f7fe fdd6 	bl	800309c <HAL_UART_Init>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80044f6:	f000 f9d3 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80044fa:	bf00      	nop
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	200016c4 	.word	0x200016c4
 8004504:	40011000 	.word	0x40011000

08004508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800450c:	4b14      	ldr	r3, [pc, #80]	; (8004560 <MX_USART2_UART_Init+0x58>)
 800450e:	4a15      	ldr	r2, [pc, #84]	; (8004564 <MX_USART2_UART_Init+0x5c>)
 8004510:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004514:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004518:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800451a:	4b11      	ldr	r3, [pc, #68]	; (8004560 <MX_USART2_UART_Init+0x58>)
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004520:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004522:	2200      	movs	r2, #0
 8004524:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004526:	4b0e      	ldr	r3, [pc, #56]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004528:	2200      	movs	r2, #0
 800452a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800452c:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <MX_USART2_UART_Init+0x58>)
 800452e:	220c      	movs	r2, #12
 8004530:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004534:	2200      	movs	r2, #0
 8004536:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004538:	4b09      	ldr	r3, [pc, #36]	; (8004560 <MX_USART2_UART_Init+0x58>)
 800453a:	2200      	movs	r2, #0
 800453c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800453e:	4b08      	ldr	r3, [pc, #32]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004540:	2200      	movs	r2, #0
 8004542:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004544:	4b06      	ldr	r3, [pc, #24]	; (8004560 <MX_USART2_UART_Init+0x58>)
 8004546:	2200      	movs	r2, #0
 8004548:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800454a:	4805      	ldr	r0, [pc, #20]	; (8004560 <MX_USART2_UART_Init+0x58>)
 800454c:	f7fe fda6 	bl	800309c <HAL_UART_Init>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004556:	f000 f9a3 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800455a:	bf00      	nop
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20001788 	.word	0x20001788
 8004564:	40004400 	.word	0x40004400

08004568 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800456c:	4b14      	ldr	r3, [pc, #80]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800456e:	4a15      	ldr	r2, [pc, #84]	; (80045c4 <MX_USART3_UART_Init+0x5c>)
 8004570:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004572:	4b13      	ldr	r3, [pc, #76]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004578:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800457a:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800457c:	2200      	movs	r2, #0
 800457e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004580:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004582:	2200      	movs	r2, #0
 8004584:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004586:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004588:	2200      	movs	r2, #0
 800458a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800458e:	220c      	movs	r2, #12
 8004590:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004592:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 8004594:	2200      	movs	r2, #0
 8004596:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004598:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 800459a:	2200      	movs	r2, #0
 800459c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800459e:	4b08      	ldr	r3, [pc, #32]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045a4:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80045aa:	4805      	ldr	r0, [pc, #20]	; (80045c0 <MX_USART3_UART_Init+0x58>)
 80045ac:	f7fe fd76 	bl	800309c <HAL_UART_Init>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80045b6:	f000 f973 	bl	80048a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20001564 	.word	0x20001564
 80045c4:	40004800 	.word	0x40004800

080045c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	; 0x28
 80045cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045ce:	f107 0314 	add.w	r3, r7, #20
 80045d2:	2200      	movs	r2, #0
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	605a      	str	r2, [r3, #4]
 80045d8:	609a      	str	r2, [r3, #8]
 80045da:	60da      	str	r2, [r3, #12]
 80045dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80045de:	4b2a      	ldr	r3, [pc, #168]	; (8004688 <MX_GPIO_Init+0xc0>)
 80045e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e2:	4a29      	ldr	r2, [pc, #164]	; (8004688 <MX_GPIO_Init+0xc0>)
 80045e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045e8:	6313      	str	r3, [r2, #48]	; 0x30
 80045ea:	4b27      	ldr	r3, [pc, #156]	; (8004688 <MX_GPIO_Init+0xc0>)
 80045ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f6:	4b24      	ldr	r3, [pc, #144]	; (8004688 <MX_GPIO_Init+0xc0>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fa:	4a23      	ldr	r2, [pc, #140]	; (8004688 <MX_GPIO_Init+0xc0>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	6313      	str	r3, [r2, #48]	; 0x30
 8004602:	4b21      	ldr	r3, [pc, #132]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	60fb      	str	r3, [r7, #12]
 800460c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800460e:	4b1e      	ldr	r3, [pc, #120]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	4a1d      	ldr	r2, [pc, #116]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004614:	f043 0310 	orr.w	r3, r3, #16
 8004618:	6313      	str	r3, [r2, #48]	; 0x30
 800461a:	4b1b      	ldr	r3, [pc, #108]	; (8004688 <MX_GPIO_Init+0xc0>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004626:	4b18      	ldr	r3, [pc, #96]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	4a17      	ldr	r2, [pc, #92]	; (8004688 <MX_GPIO_Init+0xc0>)
 800462c:	f043 0302 	orr.w	r3, r3, #2
 8004630:	6313      	str	r3, [r2, #48]	; 0x30
 8004632:	4b15      	ldr	r3, [pc, #84]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	607b      	str	r3, [r7, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800463e:	4b12      	ldr	r3, [pc, #72]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	4a11      	ldr	r2, [pc, #68]	; (8004688 <MX_GPIO_Init+0xc0>)
 8004644:	f043 0308 	orr.w	r3, r3, #8
 8004648:	6313      	str	r3, [r2, #48]	; 0x30
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <MX_GPIO_Init+0xc0>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	f003 0308 	and.w	r3, r3, #8
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, USER_LED_1_Pin|USER_LED_2_Pin|USER_LED_3_Pin|USER_LED_4_Pin 
 8004656:	2200      	movs	r2, #0
 8004658:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 800465c:	480b      	ldr	r0, [pc, #44]	; (800468c <MX_GPIO_Init+0xc4>)
 800465e:	f7fd f85f 	bl	8001720 <HAL_GPIO_WritePin>
                          |USER_LED_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : USER_LED_1_Pin USER_LED_2_Pin USER_LED_3_Pin USER_LED_4_Pin 
                           USER_LED_5_Pin */
  GPIO_InitStruct.Pin = USER_LED_1_Pin|USER_LED_2_Pin|USER_LED_3_Pin|USER_LED_4_Pin 
 8004662:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004666:	617b      	str	r3, [r7, #20]
                          |USER_LED_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004668:	2301      	movs	r3, #1
 800466a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466c:	2300      	movs	r3, #0
 800466e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004670:	2300      	movs	r3, #0
 8004672:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004674:	f107 0314 	add.w	r3, r7, #20
 8004678:	4619      	mov	r1, r3
 800467a:	4804      	ldr	r0, [pc, #16]	; (800468c <MX_GPIO_Init+0xc4>)
 800467c:	f7fc fea6 	bl	80013cc <HAL_GPIO_Init>

}
 8004680:	bf00      	nop
 8004682:	3728      	adds	r7, #40	; 0x28
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40023800 	.word	0x40023800
 800468c:	40021000 	.word	0x40021000

08004690 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
	if(htim == &htim3){
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a20      	ldr	r2, [pc, #128]	; (800471c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d137      	bne.n	8004710 <HAL_TIM_PeriodElapsedCallback+0x80>
		count_ms += 10;
 80046a0:	4b1f      	ldr	r3, [pc, #124]	; (8004720 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046a2:	881b      	ldrh	r3, [r3, #0]
 80046a4:	330a      	adds	r3, #10
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	4b1d      	ldr	r3, [pc, #116]	; (8004720 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046aa:	801a      	strh	r2, [r3, #0]
		if(count_ms == 10){
 80046ac:	4b1c      	ldr	r3, [pc, #112]	; (8004720 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046ae:	881b      	ldrh	r3, [r3, #0]
 80046b0:	2b0a      	cmp	r3, #10
 80046b2:	d12d      	bne.n	8004710 <HAL_TIM_PeriodElapsedCallback+0x80>
			count_ms = 0;
 80046b4:	4b1a      	ldr	r3, [pc, #104]	; (8004720 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	801a      	strh	r2, [r3, #0]
			count_dec++;
 80046ba:	4b1a      	ldr	r3, [pc, #104]	; (8004724 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046bc:	881b      	ldrh	r3, [r3, #0]
 80046be:	3301      	adds	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	4b18      	ldr	r3, [pc, #96]	; (8004724 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046c4:	801a      	strh	r2, [r3, #0]
			count_inverter++;
 80046c6:	4b18      	ldr	r3, [pc, #96]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80046c8:	881b      	ldrh	r3, [r3, #0]
 80046ca:	3301      	adds	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	4b16      	ldr	r3, [pc, #88]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80046d0:	801a      	strh	r2, [r3, #0]
			if(count_inverter == 10){
 80046d2:	4b15      	ldr	r3, [pc, #84]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80046d4:	881b      	ldrh	r3, [r3, #0]
 80046d6:	2b0a      	cmp	r3, #10
 80046d8:	d006      	beq.n	80046e8 <HAL_TIM_PeriodElapsedCallback+0x58>
				//TODO: implementare funzione
			}else if(count_inverter == 11){
 80046da:	4b13      	ldr	r3, [pc, #76]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	2b0b      	cmp	r3, #11
 80046e0:	d102      	bne.n	80046e8 <HAL_TIM_PeriodElapsedCallback+0x58>
				count_inverter = 10;
 80046e2:	4b11      	ldr	r3, [pc, #68]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80046e4:	220a      	movs	r2, #10
 80046e6:	801a      	strh	r2, [r3, #0]
			}
			if(count_dec == 10){
 80046e8:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046ea:	881b      	ldrh	r3, [r3, #0]
 80046ec:	2b0a      	cmp	r3, #10
 80046ee:	d10f      	bne.n	8004710 <HAL_TIM_PeriodElapsedCallback+0x80>
				count_dec = 0;
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	801a      	strh	r2, [r3, #0]
				count_sec++;
 80046f6:	4b0d      	ldr	r3, [pc, #52]	; (800472c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80046f8:	881b      	ldrh	r3, [r3, #0]
 80046fa:	3301      	adds	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	4b0b      	ldr	r3, [pc, #44]	; (800472c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004700:	801a      	strh	r2, [r3, #0]
				if(count_sec == 100){
 8004702:	4b0a      	ldr	r3, [pc, #40]	; (800472c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004704:	881b      	ldrh	r3, [r3, #0]
 8004706:	2b64      	cmp	r3, #100	; 0x64
 8004708:	d102      	bne.n	8004710 <HAL_TIM_PeriodElapsedCallback+0x80>
					count_sec = 0;
 800470a:	4b08      	ldr	r3, [pc, #32]	; (800472c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800470c:	2200      	movs	r2, #0
 800470e:	801a      	strh	r2, [r3, #0]
				}
			}
		}
	}
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	200015e8 	.word	0x200015e8
 8004720:	200016c0 	.word	0x200016c0
 8004724:	20001744 	.word	0x20001744
 8004728:	2000008e 	.word	0x2000008e
 800472c:	2000008c 	.word	0x2000008c

08004730 <HAL_CAN_TxMailbox0CompleteCallback>:
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
			}
		}else{
			//TODO: riattivare interrupt
		}
	}else{*/
	HAL_UART_Transmit(&huart3,(uint8_t*)("Messaggio trasmesso\r\n"), strlen("Messaggio trasmesso\r\n"), 10);
 8004738:	230a      	movs	r3, #10
 800473a:	2215      	movs	r2, #21
 800473c:	492f      	ldr	r1, [pc, #188]	; (80047fc <HAL_CAN_TxMailbox0CompleteCallback+0xcc>)
 800473e:	4830      	ldr	r0, [pc, #192]	; (8004800 <HAL_CAN_TxMailbox0CompleteCallback+0xd0>)
 8004740:	f7fe fcfa 	bl	8003138 <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(USER_LED_4_GPIO_Port, USER_LED_4_Pin);
 8004744:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004748:	482e      	ldr	r0, [pc, #184]	; (8004804 <HAL_CAN_TxMailbox0CompleteCallback+0xd4>)
 800474a:	f7fd f802 	bl	8001752 <HAL_GPIO_TogglePin>
		fifoDataType fifodata;
		if(fifoTxDataCAN3_high_pop(&fifoCAN3, &fifodata)){
 800474e:	f107 030c 	add.w	r3, r7, #12
 8004752:	4619      	mov	r1, r3
 8004754:	482c      	ldr	r0, [pc, #176]	; (8004808 <HAL_CAN_TxMailbox0CompleteCallback+0xd8>)
 8004756:	f7ff fae3 	bl	8003d20 <fifoTxDataCAN3_high_pop>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d019      	beq.n	8004794 <HAL_CAN_TxMailbox0CompleteCallback+0x64>
			for(int i = 0; i < 8; i++){
 8004760:	2300      	movs	r3, #0
 8004762:	61fb      	str	r3, [r7, #28]
 8004764:	e00d      	b.n	8004782 <HAL_CAN_TxMailbox0CompleteCallback+0x52>
				can3.dataTx[i] = fifodata.data[i];
 8004766:	f107 0210 	add.w	r2, r7, #16
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	7819      	ldrb	r1, [r3, #0]
 8004770:	4a26      	ldr	r2, [pc, #152]	; (800480c <HAL_CAN_TxMailbox0CompleteCallback+0xdc>)
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	4413      	add	r3, r2
 8004776:	3304      	adds	r3, #4
 8004778:	460a      	mov	r2, r1
 800477a:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < 8; i++){
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	3301      	adds	r3, #1
 8004780:	61fb      	str	r3, [r7, #28]
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	2b07      	cmp	r3, #7
 8004786:	ddee      	ble.n	8004766 <HAL_CAN_TxMailbox0CompleteCallback+0x36>
			}
			if(CAN_Send_IT(&can3, fifodata.id) == 0){
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4619      	mov	r1, r3
 800478c:	481f      	ldr	r0, [pc, #124]	; (800480c <HAL_CAN_TxMailbox0CompleteCallback+0xdc>)
 800478e:	f7ff f9bf 	bl	8003b10 <CAN_Send_IT>
		}else{
			//TODO: riattivare interrupt
			HAL_UART_Transmit(&huart3,(uint8_t*)("Fifo vuota\r\n"), strlen("Fifo vuota\r\n"), 10);
		}
	//}
}
 8004792:	e02e      	b.n	80047f2 <HAL_CAN_TxMailbox0CompleteCallback+0xc2>
		}else if(fifoTxDataCAN3_normal_pop(&fifoCAN3, &fifodata)){
 8004794:	f107 030c 	add.w	r3, r7, #12
 8004798:	4619      	mov	r1, r3
 800479a:	481b      	ldr	r0, [pc, #108]	; (8004808 <HAL_CAN_TxMailbox0CompleteCallback+0xd8>)
 800479c:	f7ff fa70 	bl	8003c80 <fifoTxDataCAN3_normal_pop>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d01f      	beq.n	80047e6 <HAL_CAN_TxMailbox0CompleteCallback+0xb6>
			HAL_UART_Transmit(&huart3,(uint8_t*)("Prendo dalla fifo\r\n"), strlen("Prendo dalla fifo\r\n"), 10);
 80047a6:	230a      	movs	r3, #10
 80047a8:	2213      	movs	r2, #19
 80047aa:	4919      	ldr	r1, [pc, #100]	; (8004810 <HAL_CAN_TxMailbox0CompleteCallback+0xe0>)
 80047ac:	4814      	ldr	r0, [pc, #80]	; (8004800 <HAL_CAN_TxMailbox0CompleteCallback+0xd0>)
 80047ae:	f7fe fcc3 	bl	8003138 <HAL_UART_Transmit>
			for(int i = 0; i < 8; i++){
 80047b2:	2300      	movs	r3, #0
 80047b4:	61bb      	str	r3, [r7, #24]
 80047b6:	e00d      	b.n	80047d4 <HAL_CAN_TxMailbox0CompleteCallback+0xa4>
				can3.dataTx[i] = fifodata.data[i];
 80047b8:	f107 0210 	add.w	r2, r7, #16
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	4413      	add	r3, r2
 80047c0:	7819      	ldrb	r1, [r3, #0]
 80047c2:	4a12      	ldr	r2, [pc, #72]	; (800480c <HAL_CAN_TxMailbox0CompleteCallback+0xdc>)
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	4413      	add	r3, r2
 80047c8:	3304      	adds	r3, #4
 80047ca:	460a      	mov	r2, r1
 80047cc:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < 8; i++){
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	3301      	adds	r3, #1
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b07      	cmp	r3, #7
 80047d8:	ddee      	ble.n	80047b8 <HAL_CAN_TxMailbox0CompleteCallback+0x88>
			if(CAN_Send_IT(&can3, fifodata.id) == 0){
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4619      	mov	r1, r3
 80047de:	480b      	ldr	r0, [pc, #44]	; (800480c <HAL_CAN_TxMailbox0CompleteCallback+0xdc>)
 80047e0:	f7ff f996 	bl	8003b10 <CAN_Send_IT>
}
 80047e4:	e005      	b.n	80047f2 <HAL_CAN_TxMailbox0CompleteCallback+0xc2>
			HAL_UART_Transmit(&huart3,(uint8_t*)("Fifo vuota\r\n"), strlen("Fifo vuota\r\n"), 10);
 80047e6:	230a      	movs	r3, #10
 80047e8:	220c      	movs	r2, #12
 80047ea:	490a      	ldr	r1, [pc, #40]	; (8004814 <HAL_CAN_TxMailbox0CompleteCallback+0xe4>)
 80047ec:	4804      	ldr	r0, [pc, #16]	; (8004800 <HAL_CAN_TxMailbox0CompleteCallback+0xd0>)
 80047ee:	f7fe fca3 	bl	8003138 <HAL_UART_Transmit>
}
 80047f2:	bf00      	nop
 80047f4:	3720      	adds	r7, #32
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	0800571c 	.word	0x0800571c
 8004800:	20001564 	.word	0x20001564
 8004804:	40021000 	.word	0x40021000
 8004808:	200000a0 	.word	0x200000a0
 800480c:	20000a80 	.word	0x20000a80
 8004810:	08005734 	.word	0x08005734
 8004814:	08005748 	.word	0x08005748

08004818 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)("Mailbox 1\r\n"), strlen("Mailbox 1\r\n"), 10);
 8004820:	230a      	movs	r3, #10
 8004822:	220b      	movs	r2, #11
 8004824:	4903      	ldr	r1, [pc, #12]	; (8004834 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 8004826:	4804      	ldr	r0, [pc, #16]	; (8004838 <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 8004828:	f7fe fc86 	bl	8003138 <HAL_UART_Transmit>
}
 800482c:	bf00      	nop
 800482e:	3708      	adds	r7, #8
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	08005758 	.word	0x08005758
 8004838:	20001564 	.word	0x20001564

0800483c <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)("Mailbox 2\r\n"), strlen("Mailbox 2\r\n"), 10);
 8004844:	230a      	movs	r3, #10
 8004846:	220b      	movs	r2, #11
 8004848:	4903      	ldr	r1, [pc, #12]	; (8004858 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 800484a:	4804      	ldr	r0, [pc, #16]	; (800485c <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 800484c:	f7fe fc74 	bl	8003138 <HAL_UART_Transmit>
}
 8004850:	bf00      	nop
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	08005764 	.word	0x08005764
 800485c:	20001564 	.word	0x20001564

08004860 <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan){
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
	sprintf(txt,"--- Errore ---: %d\r\n",(int)hcan->ErrorCode);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486c:	461a      	mov	r2, r3
 800486e:	4909      	ldr	r1, [pc, #36]	; (8004894 <HAL_CAN_ErrorCallback+0x34>)
 8004870:	4809      	ldr	r0, [pc, #36]	; (8004898 <HAL_CAN_ErrorCallback+0x38>)
 8004872:	f000 faf5 	bl	8004e60 <siprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)(txt), strlen(txt), 10);
 8004876:	4808      	ldr	r0, [pc, #32]	; (8004898 <HAL_CAN_ErrorCallback+0x38>)
 8004878:	f7fb fce2 	bl	8000240 <strlen>
 800487c:	4603      	mov	r3, r0
 800487e:	b29a      	uxth	r2, r3
 8004880:	230a      	movs	r3, #10
 8004882:	4905      	ldr	r1, [pc, #20]	; (8004898 <HAL_CAN_ErrorCallback+0x38>)
 8004884:	4805      	ldr	r0, [pc, #20]	; (800489c <HAL_CAN_ErrorCallback+0x3c>)
 8004886:	f7fe fc57 	bl	8003138 <HAL_UART_Transmit>
	/*if(hcan == &hcan3){
		CAN_Send_Bck(&can3);
	}*/
}
 800488a:	bf00      	nop
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	08005770 	.word	0x08005770
 8004898:	20001500 	.word	0x20001500
 800489c:	20001564 	.word	0x20001564

080048a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_TogglePin(USER_LED_1_GPIO_Port, USER_LED_1_Pin);
 80048a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80048a8:	480d      	ldr	r0, [pc, #52]	; (80048e0 <Error_Handler+0x40>)
 80048aa:	f7fc ff52 	bl	8001752 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(USER_LED_2_GPIO_Port, USER_LED_2_Pin);
 80048ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048b2:	480b      	ldr	r0, [pc, #44]	; (80048e0 <Error_Handler+0x40>)
 80048b4:	f7fc ff4d 	bl	8001752 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(USER_LED_3_GPIO_Port, USER_LED_3_Pin);
 80048b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80048bc:	4808      	ldr	r0, [pc, #32]	; (80048e0 <Error_Handler+0x40>)
 80048be:	f7fc ff48 	bl	8001752 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(USER_LED_4_GPIO_Port, USER_LED_4_Pin);
 80048c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80048c6:	4806      	ldr	r0, [pc, #24]	; (80048e0 <Error_Handler+0x40>)
 80048c8:	f7fc ff43 	bl	8001752 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(USER_LED_5_GPIO_Port, USER_LED_5_Pin);
 80048cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048d0:	4803      	ldr	r0, [pc, #12]	; (80048e0 <Error_Handler+0x40>)
 80048d2:	f7fc ff3e 	bl	8001752 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80048d6:	2064      	movs	r0, #100	; 0x64
 80048d8:	f7fb fee8 	bl	80006ac <HAL_Delay>
  /* USER CODE END Error_Handler_Debug */
}
 80048dc:	bf00      	nop
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40021000 	.word	0x40021000

080048e4 <init>:
#include "state.h"


// Default state
// Init variables
void init(){
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0

}
 80048e8:	bf00      	nop
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr

080048f2 <idle>:
void idle(){
 80048f2:	b480      	push	{r7}
 80048f4:	af00      	add	r7, sp, #0

}
 80048f6:	bf00      	nop
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <calib>:
void calib(){
 8004900:	b480      	push	{r7}
 8004902:	af00      	add	r7, sp, #0

}
 8004904:	bf00      	nop
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <setup>:
void setup(){
 800490e:	b480      	push	{r7}
 8004910:	af00      	add	r7, sp, #0

}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <run>:
void run(){
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0

}
 8004920:	bf00      	nop
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
	...

0800492c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004932:	4b0f      	ldr	r3, [pc, #60]	; (8004970 <HAL_MspInit+0x44>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	4a0e      	ldr	r2, [pc, #56]	; (8004970 <HAL_MspInit+0x44>)
 8004938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800493c:	6413      	str	r3, [r2, #64]	; 0x40
 800493e:	4b0c      	ldr	r3, [pc, #48]	; (8004970 <HAL_MspInit+0x44>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004946:	607b      	str	r3, [r7, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494a:	4b09      	ldr	r3, [pc, #36]	; (8004970 <HAL_MspInit+0x44>)
 800494c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494e:	4a08      	ldr	r2, [pc, #32]	; (8004970 <HAL_MspInit+0x44>)
 8004950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004954:	6453      	str	r3, [r2, #68]	; 0x44
 8004956:	4b06      	ldr	r3, [pc, #24]	; (8004970 <HAL_MspInit+0x44>)
 8004958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800495e:	603b      	str	r3, [r7, #0]
 8004960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004962:	bf00      	nop
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	40023800 	.word	0x40023800

08004974 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08c      	sub	sp, #48	; 0x30
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800497c:	f107 031c 	add.w	r3, r7, #28
 8004980:	2200      	movs	r2, #0
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	605a      	str	r2, [r3, #4]
 8004986:	609a      	str	r2, [r3, #8]
 8004988:	60da      	str	r2, [r3, #12]
 800498a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN3)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a31      	ldr	r2, [pc, #196]	; (8004a58 <HAL_CAN_MspInit+0xe4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d15c      	bne.n	8004a50 <HAL_CAN_MspInit+0xdc>
  {
  /* USER CODE BEGIN CAN3_MspInit 0 */

  /* USER CODE END CAN3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN3_CLK_ENABLE();
 8004996:	4b31      	ldr	r3, [pc, #196]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	4a30      	ldr	r2, [pc, #192]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 800499c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049a0:	6413      	str	r3, [r2, #64]	; 0x40
 80049a2:	4b2e      	ldr	r3, [pc, #184]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049aa:	61bb      	str	r3, [r7, #24]
 80049ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80049ae:	4b2b      	ldr	r3, [pc, #172]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	4a2a      	ldr	r2, [pc, #168]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049b8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ba:	4b28      	ldr	r3, [pc, #160]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049c2:	617b      	str	r3, [r7, #20]
 80049c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_CAN1_CLK_ENABLE();
 80049c6:	4b25      	ldr	r3, [pc, #148]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	4a24      	ldr	r2, [pc, #144]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049d0:	6413      	str	r3, [r2, #64]	; 0x40
 80049d2:	4b22      	ldr	r3, [pc, #136]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049de:	4b1f      	ldr	r3, [pc, #124]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e2:	4a1e      	ldr	r2, [pc, #120]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ea:	4b1c      	ldr	r3, [pc, #112]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f6:	4b19      	ldr	r3, [pc, #100]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fa:	4a18      	ldr	r2, [pc, #96]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 80049fc:	f043 0302 	orr.w	r3, r3, #2
 8004a00:	6313      	str	r3, [r2, #48]	; 0x30
 8004a02:	4b16      	ldr	r3, [pc, #88]	; (8004a5c <HAL_CAN_MspInit+0xe8>)
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	60bb      	str	r3, [r7, #8]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
    /**CAN3 GPIO Configuration    
    PA8     ------> CAN3_RX
    PB4     ------> CAN3_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	2302      	movs	r3, #2
 8004a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8004a20:	230b      	movs	r3, #11
 8004a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a24:	f107 031c 	add.w	r3, r7, #28
 8004a28:	4619      	mov	r1, r3
 8004a2a:	480d      	ldr	r0, [pc, #52]	; (8004a60 <HAL_CAN_MspInit+0xec>)
 8004a2c:	f7fc fcce 	bl	80013cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004a30:	2310      	movs	r3, #16
 8004a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a34:	2302      	movs	r3, #2
 8004a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8004a40:	230b      	movs	r3, #11
 8004a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a44:	f107 031c 	add.w	r3, r7, #28
 8004a48:	4619      	mov	r1, r3
 8004a4a:	4806      	ldr	r0, [pc, #24]	; (8004a64 <HAL_CAN_MspInit+0xf0>)
 8004a4c:	f7fc fcbe 	bl	80013cc <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }

}
 8004a50:	bf00      	nop
 8004a52:	3730      	adds	r7, #48	; 0x30
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40003400 	.word	0x40003400
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	40020000 	.word	0x40020000
 8004a64:	40020400 	.word	0x40020400

08004a68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a13      	ldr	r2, [pc, #76]	; (8004ac4 <HAL_TIM_Base_MspInit+0x5c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d10c      	bne.n	8004a94 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a7a:	4b13      	ldr	r3, [pc, #76]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7e:	4a12      	ldr	r2, [pc, #72]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004a80:	f043 0301 	orr.w	r3, r3, #1
 8004a84:	6453      	str	r3, [r2, #68]	; 0x44
 8004a86:	4b10      	ldr	r3, [pc, #64]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004a92:	e010      	b.n	8004ab6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a0c      	ldr	r2, [pc, #48]	; (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d10b      	bne.n	8004ab6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004aa4:	f043 0302 	orr.w	r3, r3, #2
 8004aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aaa:	4b07      	ldr	r3, [pc, #28]	; (8004ac8 <HAL_TIM_Base_MspInit+0x60>)
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	68bb      	ldr	r3, [r7, #8]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	40000400 	.word	0x40000400

08004ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08e      	sub	sp, #56	; 0x38
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	605a      	str	r2, [r3, #4]
 8004ae2:	609a      	str	r2, [r3, #8]
 8004ae4:	60da      	str	r2, [r3, #12]
 8004ae6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a46      	ldr	r2, [pc, #280]	; (8004c08 <HAL_UART_MspInit+0x138>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d129      	bne.n	8004b46 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004af2:	4b46      	ldr	r3, [pc, #280]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af6:	4a45      	ldr	r2, [pc, #276]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004af8:	f043 0310 	orr.w	r3, r3, #16
 8004afc:	6453      	str	r3, [r2, #68]	; 0x44
 8004afe:	4b43      	ldr	r3, [pc, #268]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b02:	f003 0310 	and.w	r3, r3, #16
 8004b06:	623b      	str	r3, [r7, #32]
 8004b08:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b0a:	4b40      	ldr	r3, [pc, #256]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0e:	4a3f      	ldr	r2, [pc, #252]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b10:	f043 0302 	orr.w	r3, r3, #2
 8004b14:	6313      	str	r3, [r2, #48]	; 0x30
 8004b16:	4b3d      	ldr	r3, [pc, #244]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	61fb      	str	r3, [r7, #28]
 8004b20:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004b22:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b30:	2303      	movs	r3, #3
 8004b32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004b34:	2304      	movs	r3, #4
 8004b36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4834      	ldr	r0, [pc, #208]	; (8004c10 <HAL_UART_MspInit+0x140>)
 8004b40:	f7fc fc44 	bl	80013cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004b44:	e05b      	b.n	8004bfe <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a32      	ldr	r2, [pc, #200]	; (8004c14 <HAL_UART_MspInit+0x144>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d128      	bne.n	8004ba2 <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b50:	4b2e      	ldr	r3, [pc, #184]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	4a2d      	ldr	r2, [pc, #180]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b5a:	6413      	str	r3, [r2, #64]	; 0x40
 8004b5c:	4b2b      	ldr	r3, [pc, #172]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b64:	61bb      	str	r3, [r7, #24]
 8004b66:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b68:	4b28      	ldr	r3, [pc, #160]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	4a27      	ldr	r2, [pc, #156]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	6313      	str	r3, [r2, #48]	; 0x30
 8004b74:	4b25      	ldr	r3, [pc, #148]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	617b      	str	r3, [r7, #20]
 8004b7e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b80:	230c      	movs	r3, #12
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b84:	2302      	movs	r3, #2
 8004b86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b90:	2307      	movs	r3, #7
 8004b92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b98:	4619      	mov	r1, r3
 8004b9a:	481f      	ldr	r0, [pc, #124]	; (8004c18 <HAL_UART_MspInit+0x148>)
 8004b9c:	f7fc fc16 	bl	80013cc <HAL_GPIO_Init>
}
 8004ba0:	e02d      	b.n	8004bfe <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART3)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a1d      	ldr	r2, [pc, #116]	; (8004c1c <HAL_UART_MspInit+0x14c>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d128      	bne.n	8004bfe <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004bac:	4b17      	ldr	r3, [pc, #92]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb0:	4a16      	ldr	r2, [pc, #88]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bb6:	6413      	str	r3, [r2, #64]	; 0x40
 8004bb8:	4b14      	ldr	r3, [pc, #80]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bc4:	4b11      	ldr	r3, [pc, #68]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	4a10      	ldr	r2, [pc, #64]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bca:	f043 0308 	orr.w	r3, r3, #8
 8004bce:	6313      	str	r3, [r2, #48]	; 0x30
 8004bd0:	4b0e      	ldr	r3, [pc, #56]	; (8004c0c <HAL_UART_MspInit+0x13c>)
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	f003 0308 	and.w	r3, r3, #8
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bdc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004be0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004be2:	2302      	movs	r3, #2
 8004be4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bea:	2303      	movs	r3, #3
 8004bec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bee:	2307      	movs	r3, #7
 8004bf0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4809      	ldr	r0, [pc, #36]	; (8004c20 <HAL_UART_MspInit+0x150>)
 8004bfa:	f7fc fbe7 	bl	80013cc <HAL_GPIO_Init>
}
 8004bfe:	bf00      	nop
 8004c00:	3738      	adds	r7, #56	; 0x38
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	40011000 	.word	0x40011000
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	40020400 	.word	0x40020400
 8004c14:	40004400 	.word	0x40004400
 8004c18:	40020000 	.word	0x40020000
 8004c1c:	40004800 	.word	0x40004800
 8004c20:	40020c00 	.word	0x40020c00

08004c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004c28:	bf00      	nop
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c32:	b480      	push	{r7}
 8004c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c36:	e7fe      	b.n	8004c36 <HardFault_Handler+0x4>

08004c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c3c:	e7fe      	b.n	8004c3c <MemManage_Handler+0x4>

08004c3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c42:	e7fe      	b.n	8004c42 <BusFault_Handler+0x4>

08004c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c48:	e7fe      	b.n	8004c48 <UsageFault_Handler+0x4>

08004c4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c4e:	bf00      	nop
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c5c:	bf00      	nop
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c66:	b480      	push	{r7}
 8004c68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c6a:	bf00      	nop
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c78:	f7fb fcf8 	bl	800066c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c7c:	bf00      	nop
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004c84:	4802      	ldr	r0, [pc, #8]	; (8004c90 <TIM3_IRQHandler+0x10>)
 8004c86:	f7fd fe53 	bl	8002930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	200015e8 	.word	0x200015e8

08004c94 <CAN3_TX_IRQHandler>:

/**
  * @brief This function handles CAN3 TX interrupt.
  */
void CAN3_TX_IRQHandler(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_TX_IRQn 0 */

  /* USER CODE END CAN3_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8004c98:	4802      	ldr	r0, [pc, #8]	; (8004ca4 <CAN3_TX_IRQHandler+0x10>)
 8004c9a:	f7fc f87a 	bl	8000d92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_TX_IRQn 1 */

  /* USER CODE END CAN3_TX_IRQn 1 */
}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20001670 	.word	0x20001670

08004ca8 <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8004cac:	4802      	ldr	r0, [pc, #8]	; (8004cb8 <CAN3_RX0_IRQHandler+0x10>)
 8004cae:	f7fc f870 	bl	8000d92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 8004cb2:	bf00      	nop
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20001670 	.word	0x20001670

08004cbc <CAN3_RX1_IRQHandler>:

/**
  * @brief This function handles CAN3 RX1 interrupt.
  */
void CAN3_RX1_IRQHandler(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX1_IRQn 0 */

  /* USER CODE END CAN3_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8004cc0:	4802      	ldr	r0, [pc, #8]	; (8004ccc <CAN3_RX1_IRQHandler+0x10>)
 8004cc2:	f7fc f866 	bl	8000d92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX1_IRQn 1 */

  /* USER CODE END CAN3_RX1_IRQn 1 */
}
 8004cc6:	bf00      	nop
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20001670 	.word	0x20001670

08004cd0 <CAN3_SCE_IRQHandler>:

/**
  * @brief This function handles CAN3 SCE interrupt.
  */
void CAN3_SCE_IRQHandler(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_SCE_IRQn 0 */

  /* USER CODE END CAN3_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8004cd4:	4802      	ldr	r0, [pc, #8]	; (8004ce0 <CAN3_SCE_IRQHandler+0x10>)
 8004cd6:	f7fc f85c 	bl	8000d92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_SCE_IRQn 1 */

  /* USER CODE END CAN3_SCE_IRQn 1 */
}
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20001670 	.word	0x20001670

08004ce4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004cec:	4b11      	ldr	r3, [pc, #68]	; (8004d34 <_sbrk+0x50>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d102      	bne.n	8004cfa <_sbrk+0x16>
		heap_end = &end;
 8004cf4:	4b0f      	ldr	r3, [pc, #60]	; (8004d34 <_sbrk+0x50>)
 8004cf6:	4a10      	ldr	r2, [pc, #64]	; (8004d38 <_sbrk+0x54>)
 8004cf8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004cfa:	4b0e      	ldr	r3, [pc, #56]	; (8004d34 <_sbrk+0x50>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004d00:	4b0c      	ldr	r3, [pc, #48]	; (8004d34 <_sbrk+0x50>)
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4413      	add	r3, r2
 8004d08:	466a      	mov	r2, sp
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d907      	bls.n	8004d1e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004d0e:	f000 f875 	bl	8004dfc <__errno>
 8004d12:	4602      	mov	r2, r0
 8004d14:	230c      	movs	r3, #12
 8004d16:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004d18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d1c:	e006      	b.n	8004d2c <_sbrk+0x48>
	}

	heap_end += incr;
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <_sbrk+0x50>)
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4413      	add	r3, r2
 8004d26:	4a03      	ldr	r2, [pc, #12]	; (8004d34 <_sbrk+0x50>)
 8004d28:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	20000090 	.word	0x20000090
 8004d38:	20001810 	.word	0x20001810

08004d3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d40:	4b15      	ldr	r3, [pc, #84]	; (8004d98 <SystemInit+0x5c>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d46:	4a14      	ldr	r2, [pc, #80]	; (8004d98 <SystemInit+0x5c>)
 8004d48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004d50:	4b12      	ldr	r3, [pc, #72]	; (8004d9c <SystemInit+0x60>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a11      	ldr	r2, [pc, #68]	; (8004d9c <SystemInit+0x60>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004d5c:	4b0f      	ldr	r3, [pc, #60]	; (8004d9c <SystemInit+0x60>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004d62:	4b0e      	ldr	r3, [pc, #56]	; (8004d9c <SystemInit+0x60>)
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	490d      	ldr	r1, [pc, #52]	; (8004d9c <SystemInit+0x60>)
 8004d68:	4b0d      	ldr	r3, [pc, #52]	; (8004da0 <SystemInit+0x64>)
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004d6e:	4b0b      	ldr	r3, [pc, #44]	; (8004d9c <SystemInit+0x60>)
 8004d70:	4a0c      	ldr	r2, [pc, #48]	; (8004da4 <SystemInit+0x68>)
 8004d72:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004d74:	4b09      	ldr	r3, [pc, #36]	; (8004d9c <SystemInit+0x60>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a08      	ldr	r2, [pc, #32]	; (8004d9c <SystemInit+0x60>)
 8004d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d7e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004d80:	4b06      	ldr	r3, [pc, #24]	; (8004d9c <SystemInit+0x60>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d86:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <SystemInit+0x5c>)
 8004d88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d8c:	609a      	str	r2, [r3, #8]
#endif
}
 8004d8e:	bf00      	nop
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	e000ed00 	.word	0xe000ed00
 8004d9c:	40023800 	.word	0x40023800
 8004da0:	fef6ffff 	.word	0xfef6ffff
 8004da4:	24003010 	.word	0x24003010

08004da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004da8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004de0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004dac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004dae:	e003      	b.n	8004db8 <LoopCopyDataInit>

08004db0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004db2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004db4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004db6:	3104      	adds	r1, #4

08004db8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004db8:	480b      	ldr	r0, [pc, #44]	; (8004de8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004dba:	4b0c      	ldr	r3, [pc, #48]	; (8004dec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004dbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004dbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004dc0:	d3f6      	bcc.n	8004db0 <CopyDataInit>
  ldr  r2, =_sbss
 8004dc2:	4a0b      	ldr	r2, [pc, #44]	; (8004df0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004dc4:	e002      	b.n	8004dcc <LoopFillZerobss>

08004dc6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004dc6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004dc8:	f842 3b04 	str.w	r3, [r2], #4

08004dcc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004dcc:	4b09      	ldr	r3, [pc, #36]	; (8004df4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004dce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004dd0:	d3f9      	bcc.n	8004dc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004dd2:	f7ff ffb3 	bl	8004d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004dd6:	f000 f817 	bl	8004e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dda:	f7ff f8f9 	bl	8003fd0 <main>
  bx  lr    
 8004dde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004de0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8004de4:	080057e4 	.word	0x080057e4
  ldr  r0, =_sdata
 8004de8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004dec:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8004df0:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004df4:	2000180c 	.word	0x2000180c

08004df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004df8:	e7fe      	b.n	8004df8 <ADC_IRQHandler>
	...

08004dfc <__errno>:
 8004dfc:	4b01      	ldr	r3, [pc, #4]	; (8004e04 <__errno+0x8>)
 8004dfe:	6818      	ldr	r0, [r3, #0]
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	2000000c 	.word	0x2000000c

08004e08 <__libc_init_array>:
 8004e08:	b570      	push	{r4, r5, r6, lr}
 8004e0a:	4e0d      	ldr	r6, [pc, #52]	; (8004e40 <__libc_init_array+0x38>)
 8004e0c:	4c0d      	ldr	r4, [pc, #52]	; (8004e44 <__libc_init_array+0x3c>)
 8004e0e:	1ba4      	subs	r4, r4, r6
 8004e10:	10a4      	asrs	r4, r4, #2
 8004e12:	2500      	movs	r5, #0
 8004e14:	42a5      	cmp	r5, r4
 8004e16:	d109      	bne.n	8004e2c <__libc_init_array+0x24>
 8004e18:	4e0b      	ldr	r6, [pc, #44]	; (8004e48 <__libc_init_array+0x40>)
 8004e1a:	4c0c      	ldr	r4, [pc, #48]	; (8004e4c <__libc_init_array+0x44>)
 8004e1c:	f000 fc26 	bl	800566c <_init>
 8004e20:	1ba4      	subs	r4, r4, r6
 8004e22:	10a4      	asrs	r4, r4, #2
 8004e24:	2500      	movs	r5, #0
 8004e26:	42a5      	cmp	r5, r4
 8004e28:	d105      	bne.n	8004e36 <__libc_init_array+0x2e>
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e30:	4798      	blx	r3
 8004e32:	3501      	adds	r5, #1
 8004e34:	e7ee      	b.n	8004e14 <__libc_init_array+0xc>
 8004e36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e3a:	4798      	blx	r3
 8004e3c:	3501      	adds	r5, #1
 8004e3e:	e7f2      	b.n	8004e26 <__libc_init_array+0x1e>
 8004e40:	080057dc 	.word	0x080057dc
 8004e44:	080057dc 	.word	0x080057dc
 8004e48:	080057dc 	.word	0x080057dc
 8004e4c:	080057e0 	.word	0x080057e0

08004e50 <memset>:
 8004e50:	4402      	add	r2, r0
 8004e52:	4603      	mov	r3, r0
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d100      	bne.n	8004e5a <memset+0xa>
 8004e58:	4770      	bx	lr
 8004e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e5e:	e7f9      	b.n	8004e54 <memset+0x4>

08004e60 <siprintf>:
 8004e60:	b40e      	push	{r1, r2, r3}
 8004e62:	b500      	push	{lr}
 8004e64:	b09c      	sub	sp, #112	; 0x70
 8004e66:	ab1d      	add	r3, sp, #116	; 0x74
 8004e68:	9002      	str	r0, [sp, #8]
 8004e6a:	9006      	str	r0, [sp, #24]
 8004e6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e70:	4809      	ldr	r0, [pc, #36]	; (8004e98 <siprintf+0x38>)
 8004e72:	9107      	str	r1, [sp, #28]
 8004e74:	9104      	str	r1, [sp, #16]
 8004e76:	4909      	ldr	r1, [pc, #36]	; (8004e9c <siprintf+0x3c>)
 8004e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e7c:	9105      	str	r1, [sp, #20]
 8004e7e:	6800      	ldr	r0, [r0, #0]
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	a902      	add	r1, sp, #8
 8004e84:	f000 f866 	bl	8004f54 <_svfiprintf_r>
 8004e88:	9b02      	ldr	r3, [sp, #8]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	701a      	strb	r2, [r3, #0]
 8004e8e:	b01c      	add	sp, #112	; 0x70
 8004e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e94:	b003      	add	sp, #12
 8004e96:	4770      	bx	lr
 8004e98:	2000000c 	.word	0x2000000c
 8004e9c:	ffff0208 	.word	0xffff0208

08004ea0 <__ssputs_r>:
 8004ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea4:	688e      	ldr	r6, [r1, #8]
 8004ea6:	429e      	cmp	r6, r3
 8004ea8:	4682      	mov	sl, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	4690      	mov	r8, r2
 8004eae:	4699      	mov	r9, r3
 8004eb0:	d837      	bhi.n	8004f22 <__ssputs_r+0x82>
 8004eb2:	898a      	ldrh	r2, [r1, #12]
 8004eb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004eb8:	d031      	beq.n	8004f1e <__ssputs_r+0x7e>
 8004eba:	6825      	ldr	r5, [r4, #0]
 8004ebc:	6909      	ldr	r1, [r1, #16]
 8004ebe:	1a6f      	subs	r7, r5, r1
 8004ec0:	6965      	ldr	r5, [r4, #20]
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ec8:	fb95 f5f3 	sdiv	r5, r5, r3
 8004ecc:	f109 0301 	add.w	r3, r9, #1
 8004ed0:	443b      	add	r3, r7
 8004ed2:	429d      	cmp	r5, r3
 8004ed4:	bf38      	it	cc
 8004ed6:	461d      	movcc	r5, r3
 8004ed8:	0553      	lsls	r3, r2, #21
 8004eda:	d530      	bpl.n	8004f3e <__ssputs_r+0x9e>
 8004edc:	4629      	mov	r1, r5
 8004ede:	f000 fb2b 	bl	8005538 <_malloc_r>
 8004ee2:	4606      	mov	r6, r0
 8004ee4:	b950      	cbnz	r0, 8004efc <__ssputs_r+0x5c>
 8004ee6:	230c      	movs	r3, #12
 8004ee8:	f8ca 3000 	str.w	r3, [sl]
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ef2:	81a3      	strh	r3, [r4, #12]
 8004ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004efc:	463a      	mov	r2, r7
 8004efe:	6921      	ldr	r1, [r4, #16]
 8004f00:	f000 faa8 	bl	8005454 <memcpy>
 8004f04:	89a3      	ldrh	r3, [r4, #12]
 8004f06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f0e:	81a3      	strh	r3, [r4, #12]
 8004f10:	6126      	str	r6, [r4, #16]
 8004f12:	6165      	str	r5, [r4, #20]
 8004f14:	443e      	add	r6, r7
 8004f16:	1bed      	subs	r5, r5, r7
 8004f18:	6026      	str	r6, [r4, #0]
 8004f1a:	60a5      	str	r5, [r4, #8]
 8004f1c:	464e      	mov	r6, r9
 8004f1e:	454e      	cmp	r6, r9
 8004f20:	d900      	bls.n	8004f24 <__ssputs_r+0x84>
 8004f22:	464e      	mov	r6, r9
 8004f24:	4632      	mov	r2, r6
 8004f26:	4641      	mov	r1, r8
 8004f28:	6820      	ldr	r0, [r4, #0]
 8004f2a:	f000 fa9e 	bl	800546a <memmove>
 8004f2e:	68a3      	ldr	r3, [r4, #8]
 8004f30:	1b9b      	subs	r3, r3, r6
 8004f32:	60a3      	str	r3, [r4, #8]
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	441e      	add	r6, r3
 8004f38:	6026      	str	r6, [r4, #0]
 8004f3a:	2000      	movs	r0, #0
 8004f3c:	e7dc      	b.n	8004ef8 <__ssputs_r+0x58>
 8004f3e:	462a      	mov	r2, r5
 8004f40:	f000 fb54 	bl	80055ec <_realloc_r>
 8004f44:	4606      	mov	r6, r0
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d1e2      	bne.n	8004f10 <__ssputs_r+0x70>
 8004f4a:	6921      	ldr	r1, [r4, #16]
 8004f4c:	4650      	mov	r0, sl
 8004f4e:	f000 faa5 	bl	800549c <_free_r>
 8004f52:	e7c8      	b.n	8004ee6 <__ssputs_r+0x46>

08004f54 <_svfiprintf_r>:
 8004f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f58:	461d      	mov	r5, r3
 8004f5a:	898b      	ldrh	r3, [r1, #12]
 8004f5c:	061f      	lsls	r7, r3, #24
 8004f5e:	b09d      	sub	sp, #116	; 0x74
 8004f60:	4680      	mov	r8, r0
 8004f62:	460c      	mov	r4, r1
 8004f64:	4616      	mov	r6, r2
 8004f66:	d50f      	bpl.n	8004f88 <_svfiprintf_r+0x34>
 8004f68:	690b      	ldr	r3, [r1, #16]
 8004f6a:	b96b      	cbnz	r3, 8004f88 <_svfiprintf_r+0x34>
 8004f6c:	2140      	movs	r1, #64	; 0x40
 8004f6e:	f000 fae3 	bl	8005538 <_malloc_r>
 8004f72:	6020      	str	r0, [r4, #0]
 8004f74:	6120      	str	r0, [r4, #16]
 8004f76:	b928      	cbnz	r0, 8004f84 <_svfiprintf_r+0x30>
 8004f78:	230c      	movs	r3, #12
 8004f7a:	f8c8 3000 	str.w	r3, [r8]
 8004f7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f82:	e0c8      	b.n	8005116 <_svfiprintf_r+0x1c2>
 8004f84:	2340      	movs	r3, #64	; 0x40
 8004f86:	6163      	str	r3, [r4, #20]
 8004f88:	2300      	movs	r3, #0
 8004f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f8c:	2320      	movs	r3, #32
 8004f8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f92:	2330      	movs	r3, #48	; 0x30
 8004f94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f98:	9503      	str	r5, [sp, #12]
 8004f9a:	f04f 0b01 	mov.w	fp, #1
 8004f9e:	4637      	mov	r7, r6
 8004fa0:	463d      	mov	r5, r7
 8004fa2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004fa6:	b10b      	cbz	r3, 8004fac <_svfiprintf_r+0x58>
 8004fa8:	2b25      	cmp	r3, #37	; 0x25
 8004faa:	d13e      	bne.n	800502a <_svfiprintf_r+0xd6>
 8004fac:	ebb7 0a06 	subs.w	sl, r7, r6
 8004fb0:	d00b      	beq.n	8004fca <_svfiprintf_r+0x76>
 8004fb2:	4653      	mov	r3, sl
 8004fb4:	4632      	mov	r2, r6
 8004fb6:	4621      	mov	r1, r4
 8004fb8:	4640      	mov	r0, r8
 8004fba:	f7ff ff71 	bl	8004ea0 <__ssputs_r>
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	f000 80a4 	beq.w	800510c <_svfiprintf_r+0x1b8>
 8004fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fc6:	4453      	add	r3, sl
 8004fc8:	9309      	str	r3, [sp, #36]	; 0x24
 8004fca:	783b      	ldrb	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 809d 	beq.w	800510c <_svfiprintf_r+0x1b8>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fdc:	9304      	str	r3, [sp, #16]
 8004fde:	9307      	str	r3, [sp, #28]
 8004fe0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fe4:	931a      	str	r3, [sp, #104]	; 0x68
 8004fe6:	462f      	mov	r7, r5
 8004fe8:	2205      	movs	r2, #5
 8004fea:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004fee:	4850      	ldr	r0, [pc, #320]	; (8005130 <_svfiprintf_r+0x1dc>)
 8004ff0:	f7fb f92e 	bl	8000250 <memchr>
 8004ff4:	9b04      	ldr	r3, [sp, #16]
 8004ff6:	b9d0      	cbnz	r0, 800502e <_svfiprintf_r+0xda>
 8004ff8:	06d9      	lsls	r1, r3, #27
 8004ffa:	bf44      	itt	mi
 8004ffc:	2220      	movmi	r2, #32
 8004ffe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005002:	071a      	lsls	r2, r3, #28
 8005004:	bf44      	itt	mi
 8005006:	222b      	movmi	r2, #43	; 0x2b
 8005008:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800500c:	782a      	ldrb	r2, [r5, #0]
 800500e:	2a2a      	cmp	r2, #42	; 0x2a
 8005010:	d015      	beq.n	800503e <_svfiprintf_r+0xea>
 8005012:	9a07      	ldr	r2, [sp, #28]
 8005014:	462f      	mov	r7, r5
 8005016:	2000      	movs	r0, #0
 8005018:	250a      	movs	r5, #10
 800501a:	4639      	mov	r1, r7
 800501c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005020:	3b30      	subs	r3, #48	; 0x30
 8005022:	2b09      	cmp	r3, #9
 8005024:	d94d      	bls.n	80050c2 <_svfiprintf_r+0x16e>
 8005026:	b1b8      	cbz	r0, 8005058 <_svfiprintf_r+0x104>
 8005028:	e00f      	b.n	800504a <_svfiprintf_r+0xf6>
 800502a:	462f      	mov	r7, r5
 800502c:	e7b8      	b.n	8004fa0 <_svfiprintf_r+0x4c>
 800502e:	4a40      	ldr	r2, [pc, #256]	; (8005130 <_svfiprintf_r+0x1dc>)
 8005030:	1a80      	subs	r0, r0, r2
 8005032:	fa0b f000 	lsl.w	r0, fp, r0
 8005036:	4318      	orrs	r0, r3
 8005038:	9004      	str	r0, [sp, #16]
 800503a:	463d      	mov	r5, r7
 800503c:	e7d3      	b.n	8004fe6 <_svfiprintf_r+0x92>
 800503e:	9a03      	ldr	r2, [sp, #12]
 8005040:	1d11      	adds	r1, r2, #4
 8005042:	6812      	ldr	r2, [r2, #0]
 8005044:	9103      	str	r1, [sp, #12]
 8005046:	2a00      	cmp	r2, #0
 8005048:	db01      	blt.n	800504e <_svfiprintf_r+0xfa>
 800504a:	9207      	str	r2, [sp, #28]
 800504c:	e004      	b.n	8005058 <_svfiprintf_r+0x104>
 800504e:	4252      	negs	r2, r2
 8005050:	f043 0302 	orr.w	r3, r3, #2
 8005054:	9207      	str	r2, [sp, #28]
 8005056:	9304      	str	r3, [sp, #16]
 8005058:	783b      	ldrb	r3, [r7, #0]
 800505a:	2b2e      	cmp	r3, #46	; 0x2e
 800505c:	d10c      	bne.n	8005078 <_svfiprintf_r+0x124>
 800505e:	787b      	ldrb	r3, [r7, #1]
 8005060:	2b2a      	cmp	r3, #42	; 0x2a
 8005062:	d133      	bne.n	80050cc <_svfiprintf_r+0x178>
 8005064:	9b03      	ldr	r3, [sp, #12]
 8005066:	1d1a      	adds	r2, r3, #4
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	9203      	str	r2, [sp, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	bfb8      	it	lt
 8005070:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005074:	3702      	adds	r7, #2
 8005076:	9305      	str	r3, [sp, #20]
 8005078:	4d2e      	ldr	r5, [pc, #184]	; (8005134 <_svfiprintf_r+0x1e0>)
 800507a:	7839      	ldrb	r1, [r7, #0]
 800507c:	2203      	movs	r2, #3
 800507e:	4628      	mov	r0, r5
 8005080:	f7fb f8e6 	bl	8000250 <memchr>
 8005084:	b138      	cbz	r0, 8005096 <_svfiprintf_r+0x142>
 8005086:	2340      	movs	r3, #64	; 0x40
 8005088:	1b40      	subs	r0, r0, r5
 800508a:	fa03 f000 	lsl.w	r0, r3, r0
 800508e:	9b04      	ldr	r3, [sp, #16]
 8005090:	4303      	orrs	r3, r0
 8005092:	3701      	adds	r7, #1
 8005094:	9304      	str	r3, [sp, #16]
 8005096:	7839      	ldrb	r1, [r7, #0]
 8005098:	4827      	ldr	r0, [pc, #156]	; (8005138 <_svfiprintf_r+0x1e4>)
 800509a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800509e:	2206      	movs	r2, #6
 80050a0:	1c7e      	adds	r6, r7, #1
 80050a2:	f7fb f8d5 	bl	8000250 <memchr>
 80050a6:	2800      	cmp	r0, #0
 80050a8:	d038      	beq.n	800511c <_svfiprintf_r+0x1c8>
 80050aa:	4b24      	ldr	r3, [pc, #144]	; (800513c <_svfiprintf_r+0x1e8>)
 80050ac:	bb13      	cbnz	r3, 80050f4 <_svfiprintf_r+0x1a0>
 80050ae:	9b03      	ldr	r3, [sp, #12]
 80050b0:	3307      	adds	r3, #7
 80050b2:	f023 0307 	bic.w	r3, r3, #7
 80050b6:	3308      	adds	r3, #8
 80050b8:	9303      	str	r3, [sp, #12]
 80050ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050bc:	444b      	add	r3, r9
 80050be:	9309      	str	r3, [sp, #36]	; 0x24
 80050c0:	e76d      	b.n	8004f9e <_svfiprintf_r+0x4a>
 80050c2:	fb05 3202 	mla	r2, r5, r2, r3
 80050c6:	2001      	movs	r0, #1
 80050c8:	460f      	mov	r7, r1
 80050ca:	e7a6      	b.n	800501a <_svfiprintf_r+0xc6>
 80050cc:	2300      	movs	r3, #0
 80050ce:	3701      	adds	r7, #1
 80050d0:	9305      	str	r3, [sp, #20]
 80050d2:	4619      	mov	r1, r3
 80050d4:	250a      	movs	r5, #10
 80050d6:	4638      	mov	r0, r7
 80050d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050dc:	3a30      	subs	r2, #48	; 0x30
 80050de:	2a09      	cmp	r2, #9
 80050e0:	d903      	bls.n	80050ea <_svfiprintf_r+0x196>
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d0c8      	beq.n	8005078 <_svfiprintf_r+0x124>
 80050e6:	9105      	str	r1, [sp, #20]
 80050e8:	e7c6      	b.n	8005078 <_svfiprintf_r+0x124>
 80050ea:	fb05 2101 	mla	r1, r5, r1, r2
 80050ee:	2301      	movs	r3, #1
 80050f0:	4607      	mov	r7, r0
 80050f2:	e7f0      	b.n	80050d6 <_svfiprintf_r+0x182>
 80050f4:	ab03      	add	r3, sp, #12
 80050f6:	9300      	str	r3, [sp, #0]
 80050f8:	4622      	mov	r2, r4
 80050fa:	4b11      	ldr	r3, [pc, #68]	; (8005140 <_svfiprintf_r+0x1ec>)
 80050fc:	a904      	add	r1, sp, #16
 80050fe:	4640      	mov	r0, r8
 8005100:	f3af 8000 	nop.w
 8005104:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005108:	4681      	mov	r9, r0
 800510a:	d1d6      	bne.n	80050ba <_svfiprintf_r+0x166>
 800510c:	89a3      	ldrh	r3, [r4, #12]
 800510e:	065b      	lsls	r3, r3, #25
 8005110:	f53f af35 	bmi.w	8004f7e <_svfiprintf_r+0x2a>
 8005114:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005116:	b01d      	add	sp, #116	; 0x74
 8005118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800511c:	ab03      	add	r3, sp, #12
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	4622      	mov	r2, r4
 8005122:	4b07      	ldr	r3, [pc, #28]	; (8005140 <_svfiprintf_r+0x1ec>)
 8005124:	a904      	add	r1, sp, #16
 8005126:	4640      	mov	r0, r8
 8005128:	f000 f882 	bl	8005230 <_printf_i>
 800512c:	e7ea      	b.n	8005104 <_svfiprintf_r+0x1b0>
 800512e:	bf00      	nop
 8005130:	080057a0 	.word	0x080057a0
 8005134:	080057a6 	.word	0x080057a6
 8005138:	080057aa 	.word	0x080057aa
 800513c:	00000000 	.word	0x00000000
 8005140:	08004ea1 	.word	0x08004ea1

08005144 <_printf_common>:
 8005144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005148:	4691      	mov	r9, r2
 800514a:	461f      	mov	r7, r3
 800514c:	688a      	ldr	r2, [r1, #8]
 800514e:	690b      	ldr	r3, [r1, #16]
 8005150:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005154:	4293      	cmp	r3, r2
 8005156:	bfb8      	it	lt
 8005158:	4613      	movlt	r3, r2
 800515a:	f8c9 3000 	str.w	r3, [r9]
 800515e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005162:	4606      	mov	r6, r0
 8005164:	460c      	mov	r4, r1
 8005166:	b112      	cbz	r2, 800516e <_printf_common+0x2a>
 8005168:	3301      	adds	r3, #1
 800516a:	f8c9 3000 	str.w	r3, [r9]
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	0699      	lsls	r1, r3, #26
 8005172:	bf42      	ittt	mi
 8005174:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005178:	3302      	addmi	r3, #2
 800517a:	f8c9 3000 	strmi.w	r3, [r9]
 800517e:	6825      	ldr	r5, [r4, #0]
 8005180:	f015 0506 	ands.w	r5, r5, #6
 8005184:	d107      	bne.n	8005196 <_printf_common+0x52>
 8005186:	f104 0a19 	add.w	sl, r4, #25
 800518a:	68e3      	ldr	r3, [r4, #12]
 800518c:	f8d9 2000 	ldr.w	r2, [r9]
 8005190:	1a9b      	subs	r3, r3, r2
 8005192:	42ab      	cmp	r3, r5
 8005194:	dc28      	bgt.n	80051e8 <_printf_common+0xa4>
 8005196:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800519a:	6822      	ldr	r2, [r4, #0]
 800519c:	3300      	adds	r3, #0
 800519e:	bf18      	it	ne
 80051a0:	2301      	movne	r3, #1
 80051a2:	0692      	lsls	r2, r2, #26
 80051a4:	d42d      	bmi.n	8005202 <_printf_common+0xbe>
 80051a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051aa:	4639      	mov	r1, r7
 80051ac:	4630      	mov	r0, r6
 80051ae:	47c0      	blx	r8
 80051b0:	3001      	adds	r0, #1
 80051b2:	d020      	beq.n	80051f6 <_printf_common+0xb2>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	68e5      	ldr	r5, [r4, #12]
 80051b8:	f8d9 2000 	ldr.w	r2, [r9]
 80051bc:	f003 0306 	and.w	r3, r3, #6
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	bf08      	it	eq
 80051c4:	1aad      	subeq	r5, r5, r2
 80051c6:	68a3      	ldr	r3, [r4, #8]
 80051c8:	6922      	ldr	r2, [r4, #16]
 80051ca:	bf0c      	ite	eq
 80051cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051d0:	2500      	movne	r5, #0
 80051d2:	4293      	cmp	r3, r2
 80051d4:	bfc4      	itt	gt
 80051d6:	1a9b      	subgt	r3, r3, r2
 80051d8:	18ed      	addgt	r5, r5, r3
 80051da:	f04f 0900 	mov.w	r9, #0
 80051de:	341a      	adds	r4, #26
 80051e0:	454d      	cmp	r5, r9
 80051e2:	d11a      	bne.n	800521a <_printf_common+0xd6>
 80051e4:	2000      	movs	r0, #0
 80051e6:	e008      	b.n	80051fa <_printf_common+0xb6>
 80051e8:	2301      	movs	r3, #1
 80051ea:	4652      	mov	r2, sl
 80051ec:	4639      	mov	r1, r7
 80051ee:	4630      	mov	r0, r6
 80051f0:	47c0      	blx	r8
 80051f2:	3001      	adds	r0, #1
 80051f4:	d103      	bne.n	80051fe <_printf_common+0xba>
 80051f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051fe:	3501      	adds	r5, #1
 8005200:	e7c3      	b.n	800518a <_printf_common+0x46>
 8005202:	18e1      	adds	r1, r4, r3
 8005204:	1c5a      	adds	r2, r3, #1
 8005206:	2030      	movs	r0, #48	; 0x30
 8005208:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800520c:	4422      	add	r2, r4
 800520e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005212:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005216:	3302      	adds	r3, #2
 8005218:	e7c5      	b.n	80051a6 <_printf_common+0x62>
 800521a:	2301      	movs	r3, #1
 800521c:	4622      	mov	r2, r4
 800521e:	4639      	mov	r1, r7
 8005220:	4630      	mov	r0, r6
 8005222:	47c0      	blx	r8
 8005224:	3001      	adds	r0, #1
 8005226:	d0e6      	beq.n	80051f6 <_printf_common+0xb2>
 8005228:	f109 0901 	add.w	r9, r9, #1
 800522c:	e7d8      	b.n	80051e0 <_printf_common+0x9c>
	...

08005230 <_printf_i>:
 8005230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005234:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005238:	460c      	mov	r4, r1
 800523a:	7e09      	ldrb	r1, [r1, #24]
 800523c:	b085      	sub	sp, #20
 800523e:	296e      	cmp	r1, #110	; 0x6e
 8005240:	4617      	mov	r7, r2
 8005242:	4606      	mov	r6, r0
 8005244:	4698      	mov	r8, r3
 8005246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005248:	f000 80b3 	beq.w	80053b2 <_printf_i+0x182>
 800524c:	d822      	bhi.n	8005294 <_printf_i+0x64>
 800524e:	2963      	cmp	r1, #99	; 0x63
 8005250:	d036      	beq.n	80052c0 <_printf_i+0x90>
 8005252:	d80a      	bhi.n	800526a <_printf_i+0x3a>
 8005254:	2900      	cmp	r1, #0
 8005256:	f000 80b9 	beq.w	80053cc <_printf_i+0x19c>
 800525a:	2958      	cmp	r1, #88	; 0x58
 800525c:	f000 8083 	beq.w	8005366 <_printf_i+0x136>
 8005260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005264:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005268:	e032      	b.n	80052d0 <_printf_i+0xa0>
 800526a:	2964      	cmp	r1, #100	; 0x64
 800526c:	d001      	beq.n	8005272 <_printf_i+0x42>
 800526e:	2969      	cmp	r1, #105	; 0x69
 8005270:	d1f6      	bne.n	8005260 <_printf_i+0x30>
 8005272:	6820      	ldr	r0, [r4, #0]
 8005274:	6813      	ldr	r3, [r2, #0]
 8005276:	0605      	lsls	r5, r0, #24
 8005278:	f103 0104 	add.w	r1, r3, #4
 800527c:	d52a      	bpl.n	80052d4 <_printf_i+0xa4>
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6011      	str	r1, [r2, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	da03      	bge.n	800528e <_printf_i+0x5e>
 8005286:	222d      	movs	r2, #45	; 0x2d
 8005288:	425b      	negs	r3, r3
 800528a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800528e:	486f      	ldr	r0, [pc, #444]	; (800544c <_printf_i+0x21c>)
 8005290:	220a      	movs	r2, #10
 8005292:	e039      	b.n	8005308 <_printf_i+0xd8>
 8005294:	2973      	cmp	r1, #115	; 0x73
 8005296:	f000 809d 	beq.w	80053d4 <_printf_i+0x1a4>
 800529a:	d808      	bhi.n	80052ae <_printf_i+0x7e>
 800529c:	296f      	cmp	r1, #111	; 0x6f
 800529e:	d020      	beq.n	80052e2 <_printf_i+0xb2>
 80052a0:	2970      	cmp	r1, #112	; 0x70
 80052a2:	d1dd      	bne.n	8005260 <_printf_i+0x30>
 80052a4:	6823      	ldr	r3, [r4, #0]
 80052a6:	f043 0320 	orr.w	r3, r3, #32
 80052aa:	6023      	str	r3, [r4, #0]
 80052ac:	e003      	b.n	80052b6 <_printf_i+0x86>
 80052ae:	2975      	cmp	r1, #117	; 0x75
 80052b0:	d017      	beq.n	80052e2 <_printf_i+0xb2>
 80052b2:	2978      	cmp	r1, #120	; 0x78
 80052b4:	d1d4      	bne.n	8005260 <_printf_i+0x30>
 80052b6:	2378      	movs	r3, #120	; 0x78
 80052b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052bc:	4864      	ldr	r0, [pc, #400]	; (8005450 <_printf_i+0x220>)
 80052be:	e055      	b.n	800536c <_printf_i+0x13c>
 80052c0:	6813      	ldr	r3, [r2, #0]
 80052c2:	1d19      	adds	r1, r3, #4
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6011      	str	r1, [r2, #0]
 80052c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052d0:	2301      	movs	r3, #1
 80052d2:	e08c      	b.n	80053ee <_printf_i+0x1be>
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6011      	str	r1, [r2, #0]
 80052d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052dc:	bf18      	it	ne
 80052de:	b21b      	sxthne	r3, r3
 80052e0:	e7cf      	b.n	8005282 <_printf_i+0x52>
 80052e2:	6813      	ldr	r3, [r2, #0]
 80052e4:	6825      	ldr	r5, [r4, #0]
 80052e6:	1d18      	adds	r0, r3, #4
 80052e8:	6010      	str	r0, [r2, #0]
 80052ea:	0628      	lsls	r0, r5, #24
 80052ec:	d501      	bpl.n	80052f2 <_printf_i+0xc2>
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	e002      	b.n	80052f8 <_printf_i+0xc8>
 80052f2:	0668      	lsls	r0, r5, #25
 80052f4:	d5fb      	bpl.n	80052ee <_printf_i+0xbe>
 80052f6:	881b      	ldrh	r3, [r3, #0]
 80052f8:	4854      	ldr	r0, [pc, #336]	; (800544c <_printf_i+0x21c>)
 80052fa:	296f      	cmp	r1, #111	; 0x6f
 80052fc:	bf14      	ite	ne
 80052fe:	220a      	movne	r2, #10
 8005300:	2208      	moveq	r2, #8
 8005302:	2100      	movs	r1, #0
 8005304:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005308:	6865      	ldr	r5, [r4, #4]
 800530a:	60a5      	str	r5, [r4, #8]
 800530c:	2d00      	cmp	r5, #0
 800530e:	f2c0 8095 	blt.w	800543c <_printf_i+0x20c>
 8005312:	6821      	ldr	r1, [r4, #0]
 8005314:	f021 0104 	bic.w	r1, r1, #4
 8005318:	6021      	str	r1, [r4, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d13d      	bne.n	800539a <_printf_i+0x16a>
 800531e:	2d00      	cmp	r5, #0
 8005320:	f040 808e 	bne.w	8005440 <_printf_i+0x210>
 8005324:	4665      	mov	r5, ip
 8005326:	2a08      	cmp	r2, #8
 8005328:	d10b      	bne.n	8005342 <_printf_i+0x112>
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	07db      	lsls	r3, r3, #31
 800532e:	d508      	bpl.n	8005342 <_printf_i+0x112>
 8005330:	6923      	ldr	r3, [r4, #16]
 8005332:	6862      	ldr	r2, [r4, #4]
 8005334:	429a      	cmp	r2, r3
 8005336:	bfde      	ittt	le
 8005338:	2330      	movle	r3, #48	; 0x30
 800533a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800533e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005342:	ebac 0305 	sub.w	r3, ip, r5
 8005346:	6123      	str	r3, [r4, #16]
 8005348:	f8cd 8000 	str.w	r8, [sp]
 800534c:	463b      	mov	r3, r7
 800534e:	aa03      	add	r2, sp, #12
 8005350:	4621      	mov	r1, r4
 8005352:	4630      	mov	r0, r6
 8005354:	f7ff fef6 	bl	8005144 <_printf_common>
 8005358:	3001      	adds	r0, #1
 800535a:	d14d      	bne.n	80053f8 <_printf_i+0x1c8>
 800535c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005360:	b005      	add	sp, #20
 8005362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005366:	4839      	ldr	r0, [pc, #228]	; (800544c <_printf_i+0x21c>)
 8005368:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800536c:	6813      	ldr	r3, [r2, #0]
 800536e:	6821      	ldr	r1, [r4, #0]
 8005370:	1d1d      	adds	r5, r3, #4
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6015      	str	r5, [r2, #0]
 8005376:	060a      	lsls	r2, r1, #24
 8005378:	d50b      	bpl.n	8005392 <_printf_i+0x162>
 800537a:	07ca      	lsls	r2, r1, #31
 800537c:	bf44      	itt	mi
 800537e:	f041 0120 	orrmi.w	r1, r1, #32
 8005382:	6021      	strmi	r1, [r4, #0]
 8005384:	b91b      	cbnz	r3, 800538e <_printf_i+0x15e>
 8005386:	6822      	ldr	r2, [r4, #0]
 8005388:	f022 0220 	bic.w	r2, r2, #32
 800538c:	6022      	str	r2, [r4, #0]
 800538e:	2210      	movs	r2, #16
 8005390:	e7b7      	b.n	8005302 <_printf_i+0xd2>
 8005392:	064d      	lsls	r5, r1, #25
 8005394:	bf48      	it	mi
 8005396:	b29b      	uxthmi	r3, r3
 8005398:	e7ef      	b.n	800537a <_printf_i+0x14a>
 800539a:	4665      	mov	r5, ip
 800539c:	fbb3 f1f2 	udiv	r1, r3, r2
 80053a0:	fb02 3311 	mls	r3, r2, r1, r3
 80053a4:	5cc3      	ldrb	r3, [r0, r3]
 80053a6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80053aa:	460b      	mov	r3, r1
 80053ac:	2900      	cmp	r1, #0
 80053ae:	d1f5      	bne.n	800539c <_printf_i+0x16c>
 80053b0:	e7b9      	b.n	8005326 <_printf_i+0xf6>
 80053b2:	6813      	ldr	r3, [r2, #0]
 80053b4:	6825      	ldr	r5, [r4, #0]
 80053b6:	6961      	ldr	r1, [r4, #20]
 80053b8:	1d18      	adds	r0, r3, #4
 80053ba:	6010      	str	r0, [r2, #0]
 80053bc:	0628      	lsls	r0, r5, #24
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	d501      	bpl.n	80053c6 <_printf_i+0x196>
 80053c2:	6019      	str	r1, [r3, #0]
 80053c4:	e002      	b.n	80053cc <_printf_i+0x19c>
 80053c6:	066a      	lsls	r2, r5, #25
 80053c8:	d5fb      	bpl.n	80053c2 <_printf_i+0x192>
 80053ca:	8019      	strh	r1, [r3, #0]
 80053cc:	2300      	movs	r3, #0
 80053ce:	6123      	str	r3, [r4, #16]
 80053d0:	4665      	mov	r5, ip
 80053d2:	e7b9      	b.n	8005348 <_printf_i+0x118>
 80053d4:	6813      	ldr	r3, [r2, #0]
 80053d6:	1d19      	adds	r1, r3, #4
 80053d8:	6011      	str	r1, [r2, #0]
 80053da:	681d      	ldr	r5, [r3, #0]
 80053dc:	6862      	ldr	r2, [r4, #4]
 80053de:	2100      	movs	r1, #0
 80053e0:	4628      	mov	r0, r5
 80053e2:	f7fa ff35 	bl	8000250 <memchr>
 80053e6:	b108      	cbz	r0, 80053ec <_printf_i+0x1bc>
 80053e8:	1b40      	subs	r0, r0, r5
 80053ea:	6060      	str	r0, [r4, #4]
 80053ec:	6863      	ldr	r3, [r4, #4]
 80053ee:	6123      	str	r3, [r4, #16]
 80053f0:	2300      	movs	r3, #0
 80053f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053f6:	e7a7      	b.n	8005348 <_printf_i+0x118>
 80053f8:	6923      	ldr	r3, [r4, #16]
 80053fa:	462a      	mov	r2, r5
 80053fc:	4639      	mov	r1, r7
 80053fe:	4630      	mov	r0, r6
 8005400:	47c0      	blx	r8
 8005402:	3001      	adds	r0, #1
 8005404:	d0aa      	beq.n	800535c <_printf_i+0x12c>
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	079b      	lsls	r3, r3, #30
 800540a:	d413      	bmi.n	8005434 <_printf_i+0x204>
 800540c:	68e0      	ldr	r0, [r4, #12]
 800540e:	9b03      	ldr	r3, [sp, #12]
 8005410:	4298      	cmp	r0, r3
 8005412:	bfb8      	it	lt
 8005414:	4618      	movlt	r0, r3
 8005416:	e7a3      	b.n	8005360 <_printf_i+0x130>
 8005418:	2301      	movs	r3, #1
 800541a:	464a      	mov	r2, r9
 800541c:	4639      	mov	r1, r7
 800541e:	4630      	mov	r0, r6
 8005420:	47c0      	blx	r8
 8005422:	3001      	adds	r0, #1
 8005424:	d09a      	beq.n	800535c <_printf_i+0x12c>
 8005426:	3501      	adds	r5, #1
 8005428:	68e3      	ldr	r3, [r4, #12]
 800542a:	9a03      	ldr	r2, [sp, #12]
 800542c:	1a9b      	subs	r3, r3, r2
 800542e:	42ab      	cmp	r3, r5
 8005430:	dcf2      	bgt.n	8005418 <_printf_i+0x1e8>
 8005432:	e7eb      	b.n	800540c <_printf_i+0x1dc>
 8005434:	2500      	movs	r5, #0
 8005436:	f104 0919 	add.w	r9, r4, #25
 800543a:	e7f5      	b.n	8005428 <_printf_i+0x1f8>
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1ac      	bne.n	800539a <_printf_i+0x16a>
 8005440:	7803      	ldrb	r3, [r0, #0]
 8005442:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005446:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800544a:	e76c      	b.n	8005326 <_printf_i+0xf6>
 800544c:	080057b1 	.word	0x080057b1
 8005450:	080057c2 	.word	0x080057c2

08005454 <memcpy>:
 8005454:	b510      	push	{r4, lr}
 8005456:	1e43      	subs	r3, r0, #1
 8005458:	440a      	add	r2, r1
 800545a:	4291      	cmp	r1, r2
 800545c:	d100      	bne.n	8005460 <memcpy+0xc>
 800545e:	bd10      	pop	{r4, pc}
 8005460:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005464:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005468:	e7f7      	b.n	800545a <memcpy+0x6>

0800546a <memmove>:
 800546a:	4288      	cmp	r0, r1
 800546c:	b510      	push	{r4, lr}
 800546e:	eb01 0302 	add.w	r3, r1, r2
 8005472:	d807      	bhi.n	8005484 <memmove+0x1a>
 8005474:	1e42      	subs	r2, r0, #1
 8005476:	4299      	cmp	r1, r3
 8005478:	d00a      	beq.n	8005490 <memmove+0x26>
 800547a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800547e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005482:	e7f8      	b.n	8005476 <memmove+0xc>
 8005484:	4283      	cmp	r3, r0
 8005486:	d9f5      	bls.n	8005474 <memmove+0xa>
 8005488:	1881      	adds	r1, r0, r2
 800548a:	1ad2      	subs	r2, r2, r3
 800548c:	42d3      	cmn	r3, r2
 800548e:	d100      	bne.n	8005492 <memmove+0x28>
 8005490:	bd10      	pop	{r4, pc}
 8005492:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005496:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800549a:	e7f7      	b.n	800548c <memmove+0x22>

0800549c <_free_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	4605      	mov	r5, r0
 80054a0:	2900      	cmp	r1, #0
 80054a2:	d045      	beq.n	8005530 <_free_r+0x94>
 80054a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054a8:	1f0c      	subs	r4, r1, #4
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	bfb8      	it	lt
 80054ae:	18e4      	addlt	r4, r4, r3
 80054b0:	f000 f8d2 	bl	8005658 <__malloc_lock>
 80054b4:	4a1f      	ldr	r2, [pc, #124]	; (8005534 <_free_r+0x98>)
 80054b6:	6813      	ldr	r3, [r2, #0]
 80054b8:	4610      	mov	r0, r2
 80054ba:	b933      	cbnz	r3, 80054ca <_free_r+0x2e>
 80054bc:	6063      	str	r3, [r4, #4]
 80054be:	6014      	str	r4, [r2, #0]
 80054c0:	4628      	mov	r0, r5
 80054c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054c6:	f000 b8c8 	b.w	800565a <__malloc_unlock>
 80054ca:	42a3      	cmp	r3, r4
 80054cc:	d90c      	bls.n	80054e8 <_free_r+0x4c>
 80054ce:	6821      	ldr	r1, [r4, #0]
 80054d0:	1862      	adds	r2, r4, r1
 80054d2:	4293      	cmp	r3, r2
 80054d4:	bf04      	itt	eq
 80054d6:	681a      	ldreq	r2, [r3, #0]
 80054d8:	685b      	ldreq	r3, [r3, #4]
 80054da:	6063      	str	r3, [r4, #4]
 80054dc:	bf04      	itt	eq
 80054de:	1852      	addeq	r2, r2, r1
 80054e0:	6022      	streq	r2, [r4, #0]
 80054e2:	6004      	str	r4, [r0, #0]
 80054e4:	e7ec      	b.n	80054c0 <_free_r+0x24>
 80054e6:	4613      	mov	r3, r2
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	b10a      	cbz	r2, 80054f0 <_free_r+0x54>
 80054ec:	42a2      	cmp	r2, r4
 80054ee:	d9fa      	bls.n	80054e6 <_free_r+0x4a>
 80054f0:	6819      	ldr	r1, [r3, #0]
 80054f2:	1858      	adds	r0, r3, r1
 80054f4:	42a0      	cmp	r0, r4
 80054f6:	d10b      	bne.n	8005510 <_free_r+0x74>
 80054f8:	6820      	ldr	r0, [r4, #0]
 80054fa:	4401      	add	r1, r0
 80054fc:	1858      	adds	r0, r3, r1
 80054fe:	4282      	cmp	r2, r0
 8005500:	6019      	str	r1, [r3, #0]
 8005502:	d1dd      	bne.n	80054c0 <_free_r+0x24>
 8005504:	6810      	ldr	r0, [r2, #0]
 8005506:	6852      	ldr	r2, [r2, #4]
 8005508:	605a      	str	r2, [r3, #4]
 800550a:	4401      	add	r1, r0
 800550c:	6019      	str	r1, [r3, #0]
 800550e:	e7d7      	b.n	80054c0 <_free_r+0x24>
 8005510:	d902      	bls.n	8005518 <_free_r+0x7c>
 8005512:	230c      	movs	r3, #12
 8005514:	602b      	str	r3, [r5, #0]
 8005516:	e7d3      	b.n	80054c0 <_free_r+0x24>
 8005518:	6820      	ldr	r0, [r4, #0]
 800551a:	1821      	adds	r1, r4, r0
 800551c:	428a      	cmp	r2, r1
 800551e:	bf04      	itt	eq
 8005520:	6811      	ldreq	r1, [r2, #0]
 8005522:	6852      	ldreq	r2, [r2, #4]
 8005524:	6062      	str	r2, [r4, #4]
 8005526:	bf04      	itt	eq
 8005528:	1809      	addeq	r1, r1, r0
 800552a:	6021      	streq	r1, [r4, #0]
 800552c:	605c      	str	r4, [r3, #4]
 800552e:	e7c7      	b.n	80054c0 <_free_r+0x24>
 8005530:	bd38      	pop	{r3, r4, r5, pc}
 8005532:	bf00      	nop
 8005534:	20000094 	.word	0x20000094

08005538 <_malloc_r>:
 8005538:	b570      	push	{r4, r5, r6, lr}
 800553a:	1ccd      	adds	r5, r1, #3
 800553c:	f025 0503 	bic.w	r5, r5, #3
 8005540:	3508      	adds	r5, #8
 8005542:	2d0c      	cmp	r5, #12
 8005544:	bf38      	it	cc
 8005546:	250c      	movcc	r5, #12
 8005548:	2d00      	cmp	r5, #0
 800554a:	4606      	mov	r6, r0
 800554c:	db01      	blt.n	8005552 <_malloc_r+0x1a>
 800554e:	42a9      	cmp	r1, r5
 8005550:	d903      	bls.n	800555a <_malloc_r+0x22>
 8005552:	230c      	movs	r3, #12
 8005554:	6033      	str	r3, [r6, #0]
 8005556:	2000      	movs	r0, #0
 8005558:	bd70      	pop	{r4, r5, r6, pc}
 800555a:	f000 f87d 	bl	8005658 <__malloc_lock>
 800555e:	4a21      	ldr	r2, [pc, #132]	; (80055e4 <_malloc_r+0xac>)
 8005560:	6814      	ldr	r4, [r2, #0]
 8005562:	4621      	mov	r1, r4
 8005564:	b991      	cbnz	r1, 800558c <_malloc_r+0x54>
 8005566:	4c20      	ldr	r4, [pc, #128]	; (80055e8 <_malloc_r+0xb0>)
 8005568:	6823      	ldr	r3, [r4, #0]
 800556a:	b91b      	cbnz	r3, 8005574 <_malloc_r+0x3c>
 800556c:	4630      	mov	r0, r6
 800556e:	f000 f863 	bl	8005638 <_sbrk_r>
 8005572:	6020      	str	r0, [r4, #0]
 8005574:	4629      	mov	r1, r5
 8005576:	4630      	mov	r0, r6
 8005578:	f000 f85e 	bl	8005638 <_sbrk_r>
 800557c:	1c43      	adds	r3, r0, #1
 800557e:	d124      	bne.n	80055ca <_malloc_r+0x92>
 8005580:	230c      	movs	r3, #12
 8005582:	6033      	str	r3, [r6, #0]
 8005584:	4630      	mov	r0, r6
 8005586:	f000 f868 	bl	800565a <__malloc_unlock>
 800558a:	e7e4      	b.n	8005556 <_malloc_r+0x1e>
 800558c:	680b      	ldr	r3, [r1, #0]
 800558e:	1b5b      	subs	r3, r3, r5
 8005590:	d418      	bmi.n	80055c4 <_malloc_r+0x8c>
 8005592:	2b0b      	cmp	r3, #11
 8005594:	d90f      	bls.n	80055b6 <_malloc_r+0x7e>
 8005596:	600b      	str	r3, [r1, #0]
 8005598:	50cd      	str	r5, [r1, r3]
 800559a:	18cc      	adds	r4, r1, r3
 800559c:	4630      	mov	r0, r6
 800559e:	f000 f85c 	bl	800565a <__malloc_unlock>
 80055a2:	f104 000b 	add.w	r0, r4, #11
 80055a6:	1d23      	adds	r3, r4, #4
 80055a8:	f020 0007 	bic.w	r0, r0, #7
 80055ac:	1ac3      	subs	r3, r0, r3
 80055ae:	d0d3      	beq.n	8005558 <_malloc_r+0x20>
 80055b0:	425a      	negs	r2, r3
 80055b2:	50e2      	str	r2, [r4, r3]
 80055b4:	e7d0      	b.n	8005558 <_malloc_r+0x20>
 80055b6:	428c      	cmp	r4, r1
 80055b8:	684b      	ldr	r3, [r1, #4]
 80055ba:	bf16      	itet	ne
 80055bc:	6063      	strne	r3, [r4, #4]
 80055be:	6013      	streq	r3, [r2, #0]
 80055c0:	460c      	movne	r4, r1
 80055c2:	e7eb      	b.n	800559c <_malloc_r+0x64>
 80055c4:	460c      	mov	r4, r1
 80055c6:	6849      	ldr	r1, [r1, #4]
 80055c8:	e7cc      	b.n	8005564 <_malloc_r+0x2c>
 80055ca:	1cc4      	adds	r4, r0, #3
 80055cc:	f024 0403 	bic.w	r4, r4, #3
 80055d0:	42a0      	cmp	r0, r4
 80055d2:	d005      	beq.n	80055e0 <_malloc_r+0xa8>
 80055d4:	1a21      	subs	r1, r4, r0
 80055d6:	4630      	mov	r0, r6
 80055d8:	f000 f82e 	bl	8005638 <_sbrk_r>
 80055dc:	3001      	adds	r0, #1
 80055de:	d0cf      	beq.n	8005580 <_malloc_r+0x48>
 80055e0:	6025      	str	r5, [r4, #0]
 80055e2:	e7db      	b.n	800559c <_malloc_r+0x64>
 80055e4:	20000094 	.word	0x20000094
 80055e8:	20000098 	.word	0x20000098

080055ec <_realloc_r>:
 80055ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ee:	4607      	mov	r7, r0
 80055f0:	4614      	mov	r4, r2
 80055f2:	460e      	mov	r6, r1
 80055f4:	b921      	cbnz	r1, 8005600 <_realloc_r+0x14>
 80055f6:	4611      	mov	r1, r2
 80055f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80055fc:	f7ff bf9c 	b.w	8005538 <_malloc_r>
 8005600:	b922      	cbnz	r2, 800560c <_realloc_r+0x20>
 8005602:	f7ff ff4b 	bl	800549c <_free_r>
 8005606:	4625      	mov	r5, r4
 8005608:	4628      	mov	r0, r5
 800560a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800560c:	f000 f826 	bl	800565c <_malloc_usable_size_r>
 8005610:	42a0      	cmp	r0, r4
 8005612:	d20f      	bcs.n	8005634 <_realloc_r+0x48>
 8005614:	4621      	mov	r1, r4
 8005616:	4638      	mov	r0, r7
 8005618:	f7ff ff8e 	bl	8005538 <_malloc_r>
 800561c:	4605      	mov	r5, r0
 800561e:	2800      	cmp	r0, #0
 8005620:	d0f2      	beq.n	8005608 <_realloc_r+0x1c>
 8005622:	4631      	mov	r1, r6
 8005624:	4622      	mov	r2, r4
 8005626:	f7ff ff15 	bl	8005454 <memcpy>
 800562a:	4631      	mov	r1, r6
 800562c:	4638      	mov	r0, r7
 800562e:	f7ff ff35 	bl	800549c <_free_r>
 8005632:	e7e9      	b.n	8005608 <_realloc_r+0x1c>
 8005634:	4635      	mov	r5, r6
 8005636:	e7e7      	b.n	8005608 <_realloc_r+0x1c>

08005638 <_sbrk_r>:
 8005638:	b538      	push	{r3, r4, r5, lr}
 800563a:	4c06      	ldr	r4, [pc, #24]	; (8005654 <_sbrk_r+0x1c>)
 800563c:	2300      	movs	r3, #0
 800563e:	4605      	mov	r5, r0
 8005640:	4608      	mov	r0, r1
 8005642:	6023      	str	r3, [r4, #0]
 8005644:	f7ff fb4e 	bl	8004ce4 <_sbrk>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	d102      	bne.n	8005652 <_sbrk_r+0x1a>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	b103      	cbz	r3, 8005652 <_sbrk_r+0x1a>
 8005650:	602b      	str	r3, [r5, #0]
 8005652:	bd38      	pop	{r3, r4, r5, pc}
 8005654:	20001808 	.word	0x20001808

08005658 <__malloc_lock>:
 8005658:	4770      	bx	lr

0800565a <__malloc_unlock>:
 800565a:	4770      	bx	lr

0800565c <_malloc_usable_size_r>:
 800565c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005660:	1f18      	subs	r0, r3, #4
 8005662:	2b00      	cmp	r3, #0
 8005664:	bfbc      	itt	lt
 8005666:	580b      	ldrlt	r3, [r1, r0]
 8005668:	18c0      	addlt	r0, r0, r3
 800566a:	4770      	bx	lr

0800566c <_init>:
 800566c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566e:	bf00      	nop
 8005670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005672:	bc08      	pop	{r3}
 8005674:	469e      	mov	lr, r3
 8005676:	4770      	bx	lr

08005678 <_fini>:
 8005678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800567a:	bf00      	nop
 800567c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800567e:	bc08      	pop	{r3}
 8005680:	469e      	mov	lr, r3
 8005682:	4770      	bx	lr
