{
  "design": {
    "design_info": {
      "boundary_crc": "0x42D3ED525173A5F3",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../BlockDesGPIO_Demo.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "GPIO_demo_0": ""
    },
    "ports": {
      "LED_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "SSEG_CA_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "BTN_0": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RGB1_Blue_0": {
        "direction": "O"
      },
      "RGB1_Green_0": {
        "direction": "O"
      },
      "RGB1_Red_0": {
        "direction": "O"
      },
      "RGB2_Blue_0": {
        "direction": "O"
      },
      "RGB2_Green_0": {
        "direction": "O"
      },
      "RGB2_Red_0": {
        "direction": "O"
      },
      "SSEG_AN_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "SW_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "UART_TXD_0": {
        "direction": "O"
      },
      "ampPWM_0": {
        "direction": "O"
      },
      "ampSD_0": {
        "direction": "O"
      },
      "micClk_0": {
        "direction": "O"
      },
      "micData_0": {
        "direction": "I"
      },
      "micLRSel_0": {
        "direction": "O"
      }
    },
    "components": {
      "GPIO_demo_0": {
        "vlnv": "xilinx.com:module_ref:GPIO_demo:1.0",
        "xci_name": "design_1_GPIO_demo_0_0",
        "xci_path": "ip\\design_1_GPIO_demo_0_0\\design_1_GPIO_demo_0_0.xci",
        "inst_hier_path": "GPIO_demo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GPIO_demo",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SW": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BTN": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_CLK_0",
                "value_src": "default_prop"
              }
            }
          },
          "LED": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SSEG_CA": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "SSEG_AN": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "UART_TXD": {
            "direction": "O"
          },
          "RGB1_Red": {
            "direction": "O"
          },
          "RGB1_Green": {
            "direction": "O"
          },
          "RGB1_Blue": {
            "direction": "O"
          },
          "RGB2_Red": {
            "direction": "O"
          },
          "RGB2_Green": {
            "direction": "O"
          },
          "RGB2_Blue": {
            "direction": "O"
          },
          "micClk": {
            "direction": "O"
          },
          "micLRSel": {
            "direction": "O"
          },
          "micData": {
            "direction": "I"
          },
          "ampPWM": {
            "direction": "O"
          },
          "ampSD": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "BTN_0_1": {
        "ports": [
          "BTN_0",
          "GPIO_demo_0/BTN"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "GPIO_demo_0/CLK"
        ]
      },
      "GPIO_demo_0_LED": {
        "ports": [
          "GPIO_demo_0/LED",
          "LED_0"
        ]
      },
      "GPIO_demo_0_RGB1_Blue": {
        "ports": [
          "GPIO_demo_0/RGB1_Blue",
          "RGB1_Blue_0"
        ]
      },
      "GPIO_demo_0_RGB1_Green": {
        "ports": [
          "GPIO_demo_0/RGB1_Green",
          "RGB1_Green_0"
        ]
      },
      "GPIO_demo_0_RGB1_Red": {
        "ports": [
          "GPIO_demo_0/RGB1_Red",
          "RGB1_Red_0"
        ]
      },
      "GPIO_demo_0_RGB2_Blue": {
        "ports": [
          "GPIO_demo_0/RGB2_Blue",
          "RGB2_Blue_0"
        ]
      },
      "GPIO_demo_0_RGB2_Green": {
        "ports": [
          "GPIO_demo_0/RGB2_Green",
          "RGB2_Green_0"
        ]
      },
      "GPIO_demo_0_RGB2_Red": {
        "ports": [
          "GPIO_demo_0/RGB2_Red",
          "RGB2_Red_0"
        ]
      },
      "GPIO_demo_0_SSEG_AN": {
        "ports": [
          "GPIO_demo_0/SSEG_AN",
          "SSEG_AN_0"
        ]
      },
      "GPIO_demo_0_SSEG_CA": {
        "ports": [
          "GPIO_demo_0/SSEG_CA",
          "SSEG_CA_0"
        ]
      },
      "GPIO_demo_0_UART_TXD": {
        "ports": [
          "GPIO_demo_0/UART_TXD",
          "UART_TXD_0"
        ]
      },
      "GPIO_demo_0_ampPWM": {
        "ports": [
          "GPIO_demo_0/ampPWM",
          "ampPWM_0"
        ]
      },
      "GPIO_demo_0_ampSD": {
        "ports": [
          "GPIO_demo_0/ampSD",
          "ampSD_0"
        ]
      },
      "GPIO_demo_0_micClk": {
        "ports": [
          "GPIO_demo_0/micClk",
          "micClk_0"
        ]
      },
      "GPIO_demo_0_micLRSel": {
        "ports": [
          "GPIO_demo_0/micLRSel",
          "micLRSel_0"
        ]
      },
      "SW_0_1": {
        "ports": [
          "SW_0",
          "GPIO_demo_0/SW"
        ]
      },
      "micData_0_1": {
        "ports": [
          "micData_0",
          "GPIO_demo_0/micData"
        ]
      }
    }
  }
}