int F_1 ( T_1 * V_1 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_3 * V_3 = V_1 -> V_3 ;\r\nif ( V_1 -> V_4 != V_5 ) {\r\nif ( V_2 -> V_6 & V_7 )\r\nreturn 0 ;\r\n}\r\nif ( ( V_3 [ V_8 ] & 4 ) &&\r\n( ( V_3 [ V_9 ] >> 8 ) & 0x7f ) )\r\nreturn 1 ;\r\nif ( ( V_3 [ V_10 ] & 0x404 ) == 0x404 ||\r\n( V_3 [ V_11 ] & 0x404 ) == 0x404 )\r\nreturn 1 ;\r\nif ( F_2 ( V_1 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nT_4 F_3 ( T_2 * V_2 )\r\n{\r\nunsigned long V_12 = V_2 -> V_13 + V_14 ;\r\nif ( V_2 -> V_6 & V_15 )\r\nreturn F_4 ( ( void V_16 * ) V_12 ) ;\r\nelse\r\nreturn F_5 ( V_12 ) ;\r\n}\r\nstatic void F_6 ( T_2 * V_2 , T_4 V_17 )\r\n{\r\nunsigned long V_12 = V_2 -> V_13 + V_14 ;\r\nif ( V_2 -> V_6 & V_15 )\r\nF_7 ( V_17 , ( void V_16 * ) V_12 ) ;\r\nelse\r\nF_8 ( V_17 , V_12 ) ;\r\n}\r\nvoid F_9 ( T_1 * V_1 , int V_18 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_19 = V_1 -> V_20 & 1 ;\r\nT_4 V_21 = V_2 -> V_22 -> V_23 ( V_2 ) ;\r\nif ( V_18 )\r\nV_21 |= ( 1 << ( 5 + V_19 ) ) ;\r\nelse\r\nV_21 &= ~ ( 1 << ( 5 + V_19 ) ) ;\r\nF_6 ( V_2 , V_21 ) ;\r\n}\r\nint F_10 ( T_1 * V_1 , struct V_24 * V_25 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_5 * V_26 = ( T_5 * ) V_2 -> V_27 ;\r\nunsigned int V_28 = 0 ;\r\nint V_29 ;\r\nstruct V_30 * V_31 ;\r\nT_4 V_32 = ! ! ( V_2 -> V_6 & V_33 ) ;\r\nF_11 (hwif->sg_table, sg, cmd->sg_nents, i) {\r\nT_6 V_34 , V_35 , V_36 , V_37 ;\r\nV_34 = F_12 ( V_31 ) ;\r\nV_35 = F_13 ( V_31 ) ;\r\nwhile ( V_35 ) {\r\nif ( V_28 ++ >= V_38 )\r\ngoto V_39;\r\nV_37 = 0x10000 - ( V_34 & 0xffff ) ;\r\nif ( V_37 > V_35 )\r\nV_37 = V_35 ;\r\n* V_26 ++ = F_14 ( V_34 ) ;\r\nV_36 = V_37 & 0xffff ;\r\nif ( V_32 )\r\nV_36 = ( ( V_36 >> 2 ) - 1 ) << 16 ;\r\nelse if ( V_36 == 0x0000 ) {\r\nif ( V_28 ++ >= V_38 )\r\ngoto V_39;\r\n* V_26 ++ = F_14 ( 0x8000 ) ;\r\n* V_26 ++ = F_14 ( V_34 + 0x8000 ) ;\r\nV_36 = 0x8000 ;\r\n}\r\n* V_26 ++ = F_14 ( V_36 ) ;\r\nV_34 += V_37 ;\r\nV_35 -= V_37 ;\r\n}\r\n}\r\nif ( V_28 ) {\r\nif ( ! V_32 )\r\n* -- V_26 |= F_14 ( 0x80000000 ) ;\r\nreturn V_28 ;\r\n}\r\nV_39:\r\nF_15 ( V_40 L_1 , V_1 -> V_41 ,\r\nV_28 ? L_2 : L_3 ) ;\r\nreturn 0 ;\r\n}\r\nint F_16 ( T_1 * V_1 , struct V_24 * V_25 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_42 = ( V_2 -> V_6 & V_15 ) ? 1 : 0 ;\r\nT_4 V_43 = ( V_25 -> V_44 & V_45 ) ? 0 : V_46 ;\r\nT_4 V_21 ;\r\nif ( F_10 ( V_1 , V_25 ) == 0 ) {\r\nF_17 ( V_1 , V_25 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_42 )\r\nF_18 ( V_2 -> V_47 ,\r\n( void V_16 * ) ( V_2 -> V_13 + V_48 ) ) ;\r\nelse\r\nF_19 ( V_2 -> V_47 , V_2 -> V_13 + V_48 ) ;\r\nif ( V_42 )\r\nF_7 ( V_43 , ( void V_16 * ) ( V_2 -> V_13 + V_49 ) ) ;\r\nelse\r\nF_8 ( V_43 , V_2 -> V_13 + V_49 ) ;\r\nV_21 = V_2 -> V_22 -> V_23 ( V_2 ) ;\r\nF_6 ( V_2 , V_21 | V_50 | V_51 ) ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( T_1 * V_1 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_21 = V_2 -> V_22 -> V_23 ( V_2 ) ;\r\nF_15 ( V_52 L_4 ,\r\nV_1 -> V_41 , V_53 , V_21 ) ;\r\nif ( ( V_21 & 0x18 ) == 0x18 )\r\nreturn V_54 ;\r\nV_2 -> V_55 = NULL ;\r\nif ( V_21 & V_50 )\r\nreturn - 1 ;\r\nif ( V_21 & V_56 )\r\nreturn V_54 ;\r\nif ( V_21 & V_51 )\r\nreturn V_54 ;\r\nreturn 0 ;\r\n}\r\nvoid F_21 ( T_1 * V_1 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_57 ;\r\nif ( V_2 -> V_6 & V_15 ) {\r\nV_57 = F_4 ( ( void V_16 * ) ( V_2 -> V_13 + V_49 ) ) ;\r\nF_7 ( V_57 | V_58 ,\r\n( void V_16 * ) ( V_2 -> V_13 + V_49 ) ) ;\r\n} else {\r\nV_57 = F_5 ( V_2 -> V_13 + V_49 ) ;\r\nF_8 ( V_57 | V_58 , V_2 -> V_13 + V_49 ) ;\r\n}\r\n}\r\nint F_22 ( T_1 * V_1 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_21 = 0 , V_57 = 0 ;\r\nif ( V_2 -> V_6 & V_15 ) {\r\nV_57 = F_4 ( ( void V_16 * ) ( V_2 -> V_13 + V_49 ) ) ;\r\nF_7 ( V_57 & ~ V_58 ,\r\n( void V_16 * ) ( V_2 -> V_13 + V_49 ) ) ;\r\n} else {\r\nV_57 = F_5 ( V_2 -> V_13 + V_49 ) ;\r\nF_8 ( V_57 & ~ V_58 , V_2 -> V_13 + V_49 ) ;\r\n}\r\nV_21 = V_2 -> V_22 -> V_23 ( V_2 ) ;\r\nF_6 ( V_2 , V_21 | V_50 | V_51 ) ;\r\n#define F_23 (ATA_DMA_ACTIVE | ATA_DMA_ERR | ATA_DMA_INTR)\r\nif ( ( V_21 & F_23 ) != V_51 )\r\nreturn 0x10 | V_21 ;\r\nreturn 0 ;\r\n}\r\nint F_24 ( T_1 * V_1 )\r\n{\r\nT_2 * V_2 = V_1 -> V_2 ;\r\nT_4 V_21 = V_2 -> V_22 -> V_23 ( V_2 ) ;\r\nreturn ( V_21 & V_51 ) ? 1 : 0 ;\r\n}
