// Seed: 1727506359
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8
);
  logic id_9;
  reg   id_10;
  logic id_11;
  always @(1'b0 or posedge id_10) begin
    id_10 <= #id_5 1;
  end
endmodule
