xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 12, 2025 at 22:15:30 EDT
xmverilog
	../testbench/dsp_top_tb.v
	+gui
	+access+r
	-timescale
	1ns/1ps

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm dsp_top_tb.dut.I_out dsp_top_tb.dut.Q_out dsp_top_tb.dut.clk dsp_top_tb.dut.coeff_addr dsp_top_tb.dut.coeff_i_addr dsp_top_tb.dut.coeff_in dsp_top_tb.dut.coeff_q_addr dsp_top_tb.dut.coeff_read dsp_top_tb.dut.coeff_read_out dsp_top_tb.dut.coeff_read_out_i dsp_top_tb.dut.coeff_read_out_next dsp_top_tb.dut.coeff_read_out_q dsp_top_tb.dut.coeff_rw dsp_top_tb.dut.coeff_write dsp_top_tb.dut.counter dsp_top_tb.dut.counter_next dsp_top_tb.dut.data_in_i dsp_top_tb.dut.data_in_q dsp_top_tb.dut.data_out_valid dsp_top_tb.dut.data_out_valid_next dsp_top_tb.dut.filter_out_i dsp_top_tb.dut.filter_out_q dsp_top_tb.dut.msg_in dsp_top_tb.dut.new_symbol dsp_top_tb.dut.rst_n dsp_top_tb.dut.rst_n_sync_wire dsp_top_tb.dut.sample_rate dsp_top_tb.dut.state dsp_top_tb.dut.state_next dsp_top_tb.dut.upsampler_out_i dsp_top_tb.dut.upsampler_out_q
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 6205 NS + 0
../testbench/dsp_top_tb.v:123 		$finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Apr 12, 2025 at 22:20:32 EDT  (total: 00:05:02)
