{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628412953240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628412953240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 08 14:25:53 2021 " "Processing started: Sun Aug 08 14:25:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628412953240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412953240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_Subtractor -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_Subtractor -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412953240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628412953525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628412953525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gates.vhd 7 3 " "Found 7 design units, including 3 entities, in source file db/gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR_2-Equations " "Found design unit 2: XOR_2-Equations" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_2-Equations " "Found design unit 3: OR_2-Equations" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 HALF_ADDER-Equations " "Found design unit 4: HALF_ADDER-Equations" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2 " "Found entity 1: XOR_2" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_2 " "Found entity 2: OR_2" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "3 HALF_ADDER " "Found entity 3: HALF_ADDER" {  } { { "db/gates.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-Arch " "Found design unit 1: AdderSubtractor-Arch" {  } { { "db/ADDersub.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/ADDersub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "db/ADDersub.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/ADDersub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file db/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA " "Found design unit 1: FA" {  } { { "db/FullADDER.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/FullADDER.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FULL_ADDER-Behaviour " "Found design unit 2: FULL_ADDER-Behaviour" {  } { { "db/FullADDER.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/FullADDER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "db/FullADDER.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/FullADDER.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "db/DUT.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "db/DUT.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "db/TestBench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/TestBench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "db/TestBench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/TestBench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628412960271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor AdderSubtractor:add_instance " "Elaborating entity \"AdderSubtractor\" for hierarchy \"AdderSubtractor:add_instance\"" {  } { { "db/DUT.vhd" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/DUT.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 AdderSubtractor:add_instance\|XOR_2:xor1 " "Elaborating entity \"XOR_2\" for hierarchy \"AdderSubtractor:add_instance\|XOR_2:xor1\"" {  } { { "db/ADDersub.vhd" "xor1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/ADDersub.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER AdderSubtractor:add_instance\|FULL_ADDER:fa1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"AdderSubtractor:add_instance\|FULL_ADDER:fa1\"" {  } { { "db/ADDersub.vhd" "fa1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/ADDersub.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER AdderSubtractor:add_instance\|FULL_ADDER:fa1\|HALF_ADDER:ha1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"AdderSubtractor:add_instance\|FULL_ADDER:fa1\|HALF_ADDER:ha1\"" {  } { { "db/FullADDER.vhd" "ha1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/FullADDER.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 AdderSubtractor:add_instance\|FULL_ADDER:fa1\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"AdderSubtractor:add_instance\|FULL_ADDER:fa1\|OR_2:or1\"" {  } { { "db/FullADDER.vhd" "or1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/AS/db/FullADDER.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628412960302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628412960472 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628412960472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628412960472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628412960472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628412960503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 08 14:26:00 2021 " "Processing ended: Sun Aug 08 14:26:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628412960503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628412960503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628412960503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628412960503 ""}
