strict digraph "" {
	node [label="\N"];
	"401:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa737901750>",
		clk_sens=False,
		fillcolor=gold,
		label="401:AL",
		sens="['accum_window_q', 'md_state_q', 'MD_LAST', 'op_b_shift_q', 'res_adder_l', 'op_a_bw_last_pp', 'div_en_i', 'op_a_bw_pp', 'op_a_i', '\
op_b_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['accum_window_q', 'md_state_q', 'MD_LAST', 'op_b_shift_q', 'res_adder_l', 'operator_i', 'op_a_bw_last_pp', 'div_en_i', 'op_a_bw_\
pp', 'op_a_i', 'op_b_i']"];
	"401:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa737901810>",
		fillcolor=turquoise,
		label="401:BL
alu_operand_a_o = accum_window_q;
multdiv_result_o = (div_en_i)? accum_window_q[31:0] : res_adder_l;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737901850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737901a50>]",
		style=filled,
		typ=Block];
	"401:AL" -> "401:BL"	 [cond="[]",
		lineno=None];
	"416:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa737907f10>",
		fillcolor=turquoise,
		label="416:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_b_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907f50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa73790e1d0>]",
		style=filled,
		typ=Block];
	"Leaf_401:AL"	 [def_var="['alu_operand_a_o', 'alu_operand_b_o', 'multdiv_result_o']",
		label="Leaf_401:AL"];
	"416:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"404:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa737901d10>",
		fillcolor=linen,
		label="404:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"405:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737901dd0>",
		fillcolor=lightcyan,
		label="405:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "405:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"406:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737901fd0>",
		fillcolor=lightcyan,
		label="406:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "406:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"407:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737907390>",
		fillcolor=lightcyan,
		label="407:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "407:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"412:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737907950>",
		fillcolor=lightcyan,
		label="412:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"412:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa7379079d0>",
		fillcolor=turquoise,
		label="412:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_a_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907a10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907c50>]",
		style=filled,
		typ=Block];
	"412:CA" -> "412:BL"	 [cond="[]",
		lineno=None];
	"406:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907090>",
		fillcolor=cadetblue,
		label="406:BS
alu_operand_b_o = (md_state_q == MD_LAST)? op_a_bw_last_pp : op_a_bw_pp;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907090>]",
		style=filled,
		typ=BlockingSubstitution];
	"406:BS" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"420:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa73790e390>",
		fillcolor=lightcyan,
		label="420:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"420:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa73790e450>",
		fillcolor=turquoise,
		label="420:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~accum_window_q[31:0], 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa73790e490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa73790e6d0>]",
		style=filled,
		typ=Block];
	"420:CA" -> "420:BL"	 [cond="[]",
		lineno=None];
	"407:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa7379073d0>",
		fillcolor=linen,
		label="407:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"407:CS" -> "412:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"407:CS" -> "420:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"424:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa73790ea10>",
		fillcolor=lightcyan,
		label="424:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "424:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"416:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737907e90>",
		fillcolor=lightcyan,
		label="416:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "416:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"408:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa737907450>",
		fillcolor=lightcyan,
		label="408:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "408:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"424:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa73790ea50>",
		fillcolor=turquoise,
		label="424:BL
alu_operand_a_o = { accum_window_q[31:0], 1'b1 };
alu_operand_b_o = { ~op_b_shift_q[31:0], 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa73790ea90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa73790ed90>]",
		style=filled,
		typ=Block];
	"424:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"401:BL" -> "404:CS"	 [cond="[]",
		lineno=None];
	"424:CA" -> "424:BL"	 [cond="[]",
		lineno=None];
	"405:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737901e50>",
		fillcolor=cadetblue,
		label="405:BS
alu_operand_b_o = op_a_bw_pp;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737901e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"405:CA" -> "405:BS"	 [cond="[]",
		lineno=None];
	"420:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"406:CA" -> "406:BS"	 [cond="[]",
		lineno=None];
	"407:CA" -> "407:CS"	 [cond="[]",
		lineno=None];
	"416:CA" -> "416:BL"	 [cond="[]",
		lineno=None];
	"408:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa7379074d0>",
		fillcolor=turquoise,
		label="408:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_b_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa737907710>]",
		style=filled,
		typ=Block];
	"408:CA" -> "408:BL"	 [cond="[]",
		lineno=None];
	"408:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"405:BS" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"412:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
}
