/dts-v1/;
/plugin/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/am33xx.h>
#include <dt-bindings/interrupt-controller/irq.h>
/ {
/*
* Helper to show loaded overlays under:
/proc/device-tree/chosen/overlays/
*/

compatible = "ti,am335x-bone", "ti,am33xx";
	fragment@0 {
	target-path="/";
		__overlay__ {
			chosen {
				overlays {
					ENVIO-ASSESSMENT_DTS =__TIMESTAMP__;
				};
			};
		};
	};


/*
* Free up the pins used by the cape from the pinmux helpers.
*/
	fragment@1 {
	target = <&ocp>;
		__overlay__ {
              		P8_14_pinmux { status = "disabled"; }; /* P8_14 ;GPIO0_26 ; ENVIOETH_RESET*/
			P9_25_pinmux { status = "disabled"; }; /* P9_25 ;GPIO3_21 ; ENVIOETH_INT */
			P9_31_pinmux { status = "disabled"; }; /* P9_31 ;SPI1_SCLK */
			P9_29_pinmux { status = "disabled"; }; /* P9_29 ;SPI1_MISO (D0) */
			P9_30_pinmux { status = "disabled"; }; /* P9_30 ;SPI1_MOSI (D1) */
			P9_28_pinmux { status = "disabled"; }; /* P9_28 ;SPI1_CS0 */
			P9_42_pinmux { status = "disabled"; }; /* P9_42 ;SPI1_CS1 */
			P9_92_pinmux { status = "disabled"; }; /* P9_92 ;Mcasp0_aclkr P9_42 */
			P8_18_pinmux { status = "disabled"; }; /* P8_18 ;GPIO2_1 ;ENVIOTPM_RESET */
			P9_19_pinmux { status = "disabled"; }; /* I2C2_SCL*/
			P9_20_pinmux { status = "disabled"; }; /* I2C2_SDA*/
		};
	};

	fragment@2 {
	target = <&am33xx_pinmux>;
		__overlay__ {
			envioeth_pins: pinmux_envioeth_pins {
			pinctrl-single,pins = <
				AM33XX_IOPAD(0x09ac, PIN_INPUT |MUX_MODE7 ) /* P9_25 ; GPIO3_21 ; ENVIOETH_INT */
				AM33XX_IOPAD(0x0828, PIN_INPUT |MUX_MODE7 ) /* P8_14 ; GPIO0_26 ; ENVIOETH_RESET */
				>;
			};

			enviotpm_pins: pinmux_enviotpm_pins {
			pinctrl-single,pins = <
				AM33XX_IOPAD(0x088c,PIN_OUTPUT_PULLUP | MUX_MODE7 ) /* P8_18 ; GPIO2_1 ; ENVIOTPM_RESET */
				>;
			};

			i2c1_pins: pinmux_i2c1 {
			pinctrl-single,pins = <
				AM33XX_IOPAD(0x988, PIN_INPUT | MUX_MODE0)	/* i2c1_sda.i2c1_sda */
				AM33XX_IOPAD(0x98c, PIN_INPUT | MUX_MODE0)	/* i2c1_scl.i2c1_scl */
				>;
			};

			pb_spi1_pins: pinmux_pb_spi1_pins {
			pinctrl-single,pins = <
				0x190 0x33 /* P9_31 ; SPI1_SCLK */
				0x194 0x33 /* P9_29 ; SPI1_MISO */
				0x198 0x13 /* P9_30 ; SPI1_MOSI */
				0x19c 0x13 /* P9_28 ; SPI1_CS0 */
				0x164 0x12 /* P9_42 ; SPI1_CS1 */
				0x1a0 0x30 /* P9_92: Mcasp0_aclkrP9_42 */
				>;
			};
		};
	};

	fragment@3 {
	target = <&spi1>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&pb_spi1_pins>;
			channel@0{ status = "disabled"; };
			channel@1{ status = "disabled"; };
		};
	};

	&fragment@4 {
		pinctrl-names = "default";
		pinctrl-0 = <&pb_spi1_pins>;
		status = "okay";
	
		envioeth: eth@0 {
		    	#address-cells = <1>; /* #address-cells indicates how many 32-bit address cells are used per child, as well.*/
		    	#size-cells = <1>;    /* #sizecells of the parent indicates how large (in 32-bit quantities) the length field of each 							  child is */
		    	pinctrl-1 = <&envioeth_pins>;
        	    	compatible = "microchip,enc28j60";
        	 	spi-max-frequency = <16000000>;
			rst-gpios = <&gpio0 26 GPIO_ACTIVE_HIGH>;
			interrupt-parent = <&gpio3>;
        		interrupts = <21 0>;	/* GPIO3 21 Falling edge */
        		reg = <0>;
			phy-mode = "rgmii";
			local-mac-address = [00 0b 15 0e 01 22];
			status = "okay";
    		};
	
	
		enviotpm: tpm@0 {
			pinctrl-1 = <&enviotpm_pins>;
	    		compatible = "st,st33zp24-spi";
        		spi-max-frequency = <32000000>;
        		rst-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
			status = "okay"
		};
	};

	&fragment@5 {
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1pins>;
		clock-frequency = <400000>;
		status = "okay";

		enviopmi2c: pmi2c@29 {
			reg = <0x29>;
			status = "okay";
		};

		envioeeprom: eeprom@52 {
			compatible = "atmel,24c32";
			pagesize = <32>;
			reg = <0x50>;
			status = "okay";
		};

		enviortc: rtc@68 {
			compatible = "microcrystal,rv4162";
			reg = <0x68>;
			status = "okay";
		};
	};
};

