Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_lvds_stream_behav xil_defaultlib.tb_lvds_stream -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <0> is out of range [1:32] of array <line> [/home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture arch_imp of entity xil_defaultlib.noip_lvds_stream_slave_stream_v1_0_S00_AXIS [noip_lvds_stream_slave_stream_v1...]
Compiling architecture implementation of entity xil_defaultlib.noip_lvds_stream_master_stream_v1_0_M00_AXIS [noip_lvds_stream_master_stream_v...]
Compiling architecture arch_imp of entity xil_defaultlib.noip_lvds_stream [\noip_lvds_stream(im_width=32,im...]
Compiling architecture tb of entity xil_defaultlib.tb_lvds_stream
Built simulation snapshot tb_lvds_stream_behav
