
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _342_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.18    0.34 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.34 ^ _342_/CLK (sky130_fd_sc_hd__dfrtp_4)
     5    0.09    0.16    0.60    0.94 v _342_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[12] (net)
                  0.16    0.01    0.95 v _180_/C (sky130_fd_sc_hd__and4_4)
     2    0.03    0.07    0.27    1.22 v _180_/X (sky130_fd_sc_hd__and4_4)
                                         _078_ (net)
                  0.07    0.00    1.22 v _181_/D (sky130_fd_sc_hd__or4_4)
     1    0.03    0.13    0.49    1.72 v _181_/X (sky130_fd_sc_hd__or4_4)
                                         _079_ (net)
                  0.13    0.01    1.72 v _184_/A3 (sky130_fd_sc_hd__o31a_2)
     1    0.03    0.11    0.39    2.11 v _184_/X (sky130_fd_sc_hd__o31a_2)
                                         _082_ (net)
                  0.11    0.00    2.12 v _186_/A2 (sky130_fd_sc_hd__o211ai_4)
     2    0.04    0.38    0.36    2.47 ^ _186_/Y (sky130_fd_sc_hd__o211ai_4)
                                         _084_ (net)
                  0.38    0.01    2.48 ^ _187_/A2 (sky130_fd_sc_hd__a21bo_4)
     9    0.11    0.35    0.40    2.88 ^ _187_/X (sky130_fd_sc_hd__a21bo_4)
                                         _085_ (net)
                  0.35    0.01    2.89 ^ _188_/A (sky130_fd_sc_hd__inv_4)
     2    0.06    0.12    0.15    3.04 v _188_/Y (sky130_fd_sc_hd__inv_4)
                                         _086_ (net)
                  0.13    0.02    3.06 v _189_/A (sky130_fd_sc_hd__buf_12)
    10    0.16    0.09    0.21    3.26 v _189_/X (sky130_fd_sc_hd__buf_12)
                                         _027_ (net)
                  0.10    0.02    3.28 v _246_/C1 (sky130_fd_sc_hd__a211oi_4)
     1    0.04    0.47    0.41    3.69 ^ _246_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _006_ (net)
                  0.47    0.01    3.70 ^ _345_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.08    0.10    0.16   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.16 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.06    0.08    0.18   10.34 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   10.34 ^ _345_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00   10.34   clock reconvergence pessimism
                         -0.16   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -3.70   data arrival time
-----------------------------------------------------------------------------
                                  6.48   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 11 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 project3_10/LO
 project3_11/LO
 project3_12/LO
 project3_13/LO
 project3_14/LO
 project3_15/LO
 project3_16/LO
 project3_9/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 15 unconstrained endpoints.
  an[0]
  an[1]
  an[2]
  an[3]
  an[4]
  an[5]
  an[6]
  an[7]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
