Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 27 19:33:54 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys_a7_rtc_timing_summary_routed.rpt -pb top_nexys_a7_rtc_timing_summary_routed.pb -rpx top_nexys_a7_rtc_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys_a7_rtc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.217        0.000                      0                  475        0.205        0.000                      0                  475        4.500        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.217        0.000                      0                  475        0.205        0.000                      0                  475        4.500        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 1.810ns (23.335%)  route 5.947ns (76.665%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          1.028    12.939    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X4Y76          LUT3 (Prop_lut3_I1_O)        0.124    13.063 r  u_rtc/dH_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    13.063    u_rtc/dH_tens[0]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[0]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.029    15.280    u_rtc/dH_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.804ns (23.276%)  route 5.947ns (76.724%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          1.028    12.939    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.118    13.057 r  u_rtc/dH_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    13.057    u_rtc/dH_tens[1]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[1]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.075    15.326    u_rtc/dH_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.810ns (23.486%)  route 5.897ns (76.514%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.978    12.889    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I1_O)        0.124    13.013 r  u_rtc/dH_tens[3]_i_1/O
                         net (fo=1, routed)           0.000    13.013    u_rtc/dH_tens[3]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[3]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.031    15.282    u_rtc/dH_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_units_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.810ns (24.169%)  route 5.679ns (75.831%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.761    12.672    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    12.796 r  u_rtc/dH_units[0]_i_1/O
                         net (fo=1, routed)           0.000    12.796    u_rtc/dH_units[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.029    15.263    u_rtc/dH_units_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_units_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.810ns (24.178%)  route 5.676ns (75.822%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.758    12.669    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  u_rtc/dH_units[1]_i_1/O
                         net (fo=1, routed)           0.000    12.793    u_rtc/dH_units[1]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.031    15.265    u_rtc/dH_units_reg[1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.793    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_units_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.810ns (24.230%)  route 5.660ns (75.770%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.742    12.653    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I2_O)        0.124    12.777 r  u_rtc/dH_units[3]_i_1/O
                         net (fo=1, routed)           0.000    12.777    u_rtc/dH_units[3]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.032    15.266    u_rtc/dH_units_reg[3]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_units_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.810ns (24.246%)  route 5.655ns (75.754%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.737    12.648    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.772 r  u_rtc/dH_units[2]_i_1/O
                         net (fo=1, routed)           0.000    12.772    u_rtc/dH_units[2]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u_rtc/dH_units_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.031    15.265    u_rtc/dH_units_reg[2]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.772    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dH_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.810ns (24.344%)  route 5.625ns (75.656%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 f  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.707    12.618    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.124    12.742 r  u_rtc/dH_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    12.742    u_rtc/dH_tens[2]_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588    15.011    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  u_rtc/dH_tens_reg[2]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDRE (Setup_fdre_C_D)        0.032    15.283    u_rtc/dH_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dM_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.810ns (24.806%)  route 5.487ns (75.194%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 r  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 f  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.568    12.479    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124    12.603 r  u_rtc/dM_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    12.603    u_rtc/dM_tens[0]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  u_rtc/dM_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.513    14.936    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  u_rtc/dM_tens_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    15.188    u_rtc/dM_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 dbC/btn_state_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rtc/dM_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.804ns (24.744%)  route 5.487ns (75.256%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.704     5.307    dbC/clk100mhz_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dbC/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  dbC/btn_state_d_reg/Q
                         net (fo=9, routed)           1.316     7.079    dbC/btn_state_d
    SLICE_X9Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.203 r  dbC/set_mode_i_1/O
                         net (fo=36, routed)          0.800     8.002    u_rtc/nSet
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.124     8.126 r  u_rtc/dM_units[3]_i_12/O
                         net (fo=7, routed)           1.118     9.244    u_rtc/dM_units[3]_i_12_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.152     9.396 f  u_rtc/dM_units[3]_i_13/O
                         net (fo=2, routed)           0.679    10.076    u_rtc/dM_units[3]_i_13_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.358    10.434 r  u_rtc/dM_tens[2]_i_5/O
                         net (fo=4, routed)           0.433    10.867    u_rtc/dM_tens[2]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.348    11.215 r  u_rtc/dH_units[3]_i_12/O
                         net (fo=1, routed)           0.572    11.787    u_rtc/dH_units[3]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    11.911 f  u_rtc/dH_units[3]_i_4/O
                         net (fo=10, routed)          0.568    12.479    u_rtc/dH_units[3]_i_4_n_0
    SLICE_X9Y80          LUT4 (Prop_lut4_I0_O)        0.118    12.597 r  u_rtc/dM_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    12.597    u_rtc/dM_tens[1]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  u_rtc/dM_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.513    14.936    u_rtc/clk100mhz_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  u_rtc/dM_tens_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.075    15.234    u_rtc/dM_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  2.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dbC/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.565     1.484    dbC/clk100mhz_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  dbC/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.128     1.612 r  dbC/s1_reg/Q
                         net (fo=2, routed)           0.069     1.681    dbC/s1
    SLICE_X9Y72          LUT3 (Prop_lut3_I1_O)        0.099     1.780 r  dbC/stable_i_1/O
                         net (fo=1, routed)           0.000     1.780    dbC/stable_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  dbC/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.833     1.998    dbC/clk100mhz_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  dbC/stable_reg/C
                         clock pessimism             -0.513     1.484    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.091     1.575    dbC/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbR/s1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.747%)  route 0.196ns (51.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.565     1.484    dbR/clk100mhz_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  dbR/s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  dbR/s1_reg/Q
                         net (fo=2, routed)           0.196     1.821    dbR/s1_reg_n_0
    SLICE_X8Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  dbR/stable_i_1__3/O
                         net (fo=1, routed)           0.000     1.866    dbR/stable_i_1__3_n_0
    SLICE_X8Y72          FDRE                                         r  dbR/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.833     1.998    dbR/clk100mhz_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  dbR/stable_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.121     1.639    dbR/stable_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbL/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/btn_state_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.409%)  route 0.132ns (44.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.591     1.510    dbL/clk100mhz_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dbL/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  dbL/stable_reg/Q
                         net (fo=5, routed)           0.132     1.806    dbL/stable_reg_0
    SLICE_X6Y73          FDRE                                         r  dbL/btn_state_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.859     2.024    dbL/clk100mhz_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dbL/btn_state_d_reg/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.059     1.569    dbL/btn_state_d_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_disp/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_disp/an_n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.580%)  route 0.170ns (47.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  u_disp/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  u_disp/idx_reg[0]/Q
                         net (fo=22, routed)          0.170     1.825    u_disp/idx[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.048     1.873 r  u_disp/an_n[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_disp/an_n[3]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.865     2.030    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107     1.634    u_disp/an_n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_ticks/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ticks/cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.562     1.481    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  u_ticks/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  u_ticks/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.175     1.821    u_ticks/cnt1[0]
    SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.043     1.864 r  u_ticks/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_ticks/cnt1_2[0]
    SLICE_X10Y74         FDRE                                         r  u_ticks/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.830     1.995    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  u_ticks/cnt1_reg[0]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.133     1.614    u_ticks/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_disp/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_disp/an_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.181%)  route 0.170ns (47.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  u_disp/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  u_disp/idx_reg[0]/Q
                         net (fo=22, routed)          0.170     1.825    u_disp/idx[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  u_disp/an_n[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_disp/an_n[1]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.865     2.030    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.618    u_disp/an_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ticks/cnt1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ticks/cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.566     1.485    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  u_ticks/cnt1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  u_ticks/cnt1_reg[24]/Q
                         net (fo=2, routed)           0.120     1.747    u_ticks/cnt1[24]
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  u_ticks/cnt10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.855    u_ticks/data0[24]
    SLICE_X11Y79         FDRE                                         r  u_ticks/cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.835     2.000    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  u_ticks/cnt1_reg[24]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X11Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    u_ticks/cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ticks/cnt1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ticks/cnt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.563     1.482    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  u_ticks/cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_ticks/cnt1_reg[12]/Q
                         net (fo=2, routed)           0.120     1.744    u_ticks/cnt1[12]
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  u_ticks/cnt10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    u_ticks/data0[12]
    SLICE_X11Y76         FDRE                                         r  u_ticks/cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.831     1.996    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  u_ticks/cnt1_reg[12]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.105     1.587    u_ticks/cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ticks/cnt1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ticks/cnt1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.562     1.481    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  u_ticks/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_ticks/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.120     1.743    u_ticks/cnt1[4]
    SLICE_X11Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  u_ticks/cnt10_carry/O[3]
                         net (fo=1, routed)           0.000     1.851    u_ticks/data0[4]
    SLICE_X11Y74         FDRE                                         r  u_ticks/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.830     1.995    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  u_ticks/cnt1_reg[4]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.105     1.586    u_ticks/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ticks/cnt1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ticks/cnt1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.562     1.481    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  u_ticks/cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_ticks/cnt1_reg[8]/Q
                         net (fo=2, routed)           0.120     1.743    u_ticks/cnt1[8]
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  u_ticks/cnt10_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.851    u_ticks/data0[8]
    SLICE_X11Y75         FDRE                                         r  u_ticks/cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.830     1.995    u_ticks/clk100mhz_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  u_ticks/cnt1_reg[8]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.105     1.586    u_ticks/cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     dbC/btn_state_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y72    dbC/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y70    dbC/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y70    dbC/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y70    dbC/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y70    dbC/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y71    dbC/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y71    dbC/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y71    dbC/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     dbC/btn_state_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     dbC/btn_state_d_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    dbC/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    dbC/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     dbC/btn_state_d_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     dbC/btn_state_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    dbC/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y72    dbC/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y70    dbC/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_disp/an_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.112ns (45.564%)  route 4.912ns (54.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.710     5.313    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  u_disp/an_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 r  u_disp/an_n_reg[6]/Q
                         net (fo=1, routed)           4.912    10.644    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693    14.336 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.336    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.006ns (56.741%)  route 3.054ns (43.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.707     5.310    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_disp/seg_n_reg[3]/Q
                         net (fo=1, routed)           3.054     8.820    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.370 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.370    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 4.146ns (59.059%)  route 2.874ns (40.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.711     5.314    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  u_disp/an_n_reg[3]/Q
                         net (fo=1, routed)           2.874     8.607    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    12.334 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.334    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.011ns (59.708%)  route 2.707ns (40.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.707     5.310    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_disp/seg_n_reg[1]/Q
                         net (fo=1, routed)           2.707     8.473    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.028 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.028    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 4.147ns (62.247%)  route 2.515ns (37.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.707     5.310    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  u_disp/an_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  u_disp/an_n_reg[7]/Q
                         net (fo=1, routed)           2.515     8.244    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728    11.972 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.972    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 4.033ns (61.152%)  route 2.562ns (38.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.706     5.309    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u_disp/seg_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_disp/seg_n_reg[0]/Q
                         net (fo=1, routed)           2.562     8.327    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.904 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.904    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 4.085ns (63.426%)  route 2.356ns (36.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.707     5.310    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  u_disp/seg_n_reg[2]/Q
                         net (fo=1, routed)           2.356     8.084    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.666    11.750 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.750    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/dp_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.995ns (62.168%)  route 2.431ns (37.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.714     5.317    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  u_disp/dp_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  u_disp/dp_n_reg/Q
                         net (fo=1, routed)           2.431     8.204    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    11.742 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    11.742    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.992ns (62.119%)  route 2.434ns (37.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.708     5.311    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  u_disp/an_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_disp/an_n_reg[0]/Q
                         net (fo=1, routed)           2.434     8.201    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.736 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.736    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 4.030ns (62.894%)  route 2.378ns (37.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.707     5.310    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  u_disp/an_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_disp/an_n_reg[2]/Q
                         net (fo=1, routed)           2.378     8.144    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.718 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.718    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_disp/an_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.392ns (77.387%)  route 0.407ns (22.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.593     1.512    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  u_disp/an_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_disp/an_n_reg[4]/Q
                         net (fo=1, routed)           0.407     2.060    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.311 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.311    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.415ns (76.396%)  route 0.437ns (23.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.593     1.512    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u_disp/seg_n_reg[4]/Q
                         net (fo=1, routed)           0.437     2.078    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.287     3.365 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.365    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.379ns (72.949%)  route 0.511ns (27.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.593     1.512    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_disp/seg_n_reg[6]/Q
                         net (fo=1, routed)           0.511     2.165    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.403 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.403    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.434ns (75.776%)  route 0.459ns (24.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  u_disp/an_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  u_disp/an_n_reg[5]/Q
                         net (fo=1, routed)           0.459     2.100    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     3.406 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.406    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.375ns (69.569%)  route 0.602ns (30.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.593     1.512    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  u_disp/seg_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  u_disp/seg_n_reg[2]/Q
                         net (fo=1, routed)           0.602     2.242    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.247     3.489 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.489    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.377ns (69.545%)  route 0.603ns (30.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  u_disp/an_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_disp/an_n_reg[1]/Q
                         net (fo=1, routed)           0.603     2.258    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.494 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.494    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/seg_n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.443ns (72.223%)  route 0.555ns (27.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.591     1.510    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  u_disp/seg_n_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  u_disp/seg_n_reg[5]/Q
                         net (fo=1, routed)           0.555     2.193    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     3.509 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.509    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.377ns (68.342%)  route 0.638ns (31.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.594     1.513    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  u_disp/an_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_disp/an_n_reg[0]/Q
                         net (fo=1, routed)           0.638     2.292    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.529 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/dp_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.381ns (68.564%)  route 0.633ns (31.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     1.516    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  u_disp/dp_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_disp/dp_n_reg/Q
                         net (fo=1, routed)           0.633     2.290    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.530 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.530    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_disp/an_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.416ns (68.375%)  route 0.655ns (31.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.592     1.511    u_disp/clk100mhz_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  u_disp/an_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_disp/an_n_reg[2]/Q
                         net (fo=1, routed)           0.655     2.307    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.582 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.582    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.467ns (43.817%)  route 1.882ns (56.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.882     3.349    dbR/btnR_IBUF
    SLICE_X13Y72         FDRE                                         r  dbR/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.510     4.933    dbR/clk100mhz_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  dbR/s0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dbD/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.138ns  (logic 1.480ns (47.165%)  route 1.658ns (52.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.658     3.138    dbD/btnD_IBUF
    SLICE_X4Y69          FDRE                                         r  dbD/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.592     5.015    dbD/clk100mhz_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  dbD/s0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.486ns (47.672%)  route 1.631ns (52.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.631     3.117    dbU/btnU_IBUF
    SLICE_X2Y72          FDRE                                         r  dbU/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.591     5.014    dbU/clk100mhz_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dbU/s0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 1.488ns (54.315%)  route 1.251ns (45.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.251     2.739    dbL/btnL_IBUF
    SLICE_X6Y73          FDRE                                         r  dbL/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.588     5.011    dbL/clk100mhz_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dbL/s0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.681ns  (logic 1.477ns (55.078%)  route 1.204ns (44.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.204     2.681    dbC/btnC_IBUF
    SLICE_X8Y78          FDRE                                         r  dbC/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.512     4.935    dbC/clk100mhz_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  dbC/s0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.256ns (33.678%)  route 0.503ns (66.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.759    dbL/btnL_IBUF
    SLICE_X6Y73          FDRE                                         r  dbL/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.859     2.024    dbL/clk100mhz_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dbL/s0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.244ns (31.841%)  route 0.523ns (68.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.523     0.768    dbC/btnC_IBUF
    SLICE_X8Y78          FDRE                                         r  dbC/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.834     1.999    dbC/clk100mhz_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  dbC/s0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.254ns (27.912%)  route 0.655ns (72.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.909    dbU/btnU_IBUF
    SLICE_X2Y72          FDRE                                         r  dbU/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     2.029    dbU/clk100mhz_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dbU/s0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            dbD/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.248ns (27.064%)  route 0.668ns (72.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.668     0.916    dbD/btnD_IBUF
    SLICE_X4Y69          FDRE                                         r  dbD/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     2.029    dbD/clk100mhz_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  dbD/s0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/s0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.235ns (22.811%)  route 0.797ns (77.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.797     1.032    dbR/btnR_IBUF
    SLICE_X13Y72         FDRE                                         r  dbR/s0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.833     1.998    dbR/clk100mhz_IBUF_BUFG
    SLICE_X13Y72         FDRE                                         r  dbR/s0_reg/C





