INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_rst_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_rst_we_stall_clr_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_rst_we_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_codasip_startup_ctrl_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_codasip_startup_ctrl_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_dec_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_dec_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_memory_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_ex_memory_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_output_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_ex_output_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_ex_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_fe_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_fe_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_output_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_id_output_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_id_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_if_output_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_if_output_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_main_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_main_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_memory_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_me_memory_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_output_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_me_output_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_me_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipe_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_pipe_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipeline_control_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_pipeline_control_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_reset_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_reset_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_rf_xpr_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_rf_xpr_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_wb_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_core_wb_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_if_code_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_if_code_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_ldst_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_ldst_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecen5593_startercode_ca_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zybo_Z7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sdcmd_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdcmd_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_file_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_file_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zybo_Z7_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Zybo_Z7_top' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/../../../sources_1/new/Zybo_Z7_top.v:23]
INFO: [VRFC 10-311] analyzing module zybo_z7_tb
