// Seed: 885018260
`timescale 1ps / 1ps
module module_0 #(
    parameter id_6 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  type_7(
      id_3[1], id_2, id_1, id_2
  );
  assign id_4 = 1;
  logic id_5;
  logic _id_6;
  assign id_4 = id_5[id_6];
endmodule
