<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1380" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1380{left:740px;bottom:68px;letter-spacing:0.11px;}
#t2_1380{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1380{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1380{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1380{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1380{left:359px;bottom:933px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1380{left:69px;bottom:845px;letter-spacing:0.13px;}
#t8_1380{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1380{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1380{left:69px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_1380{left:69px;bottom:762px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tc_1380{left:69px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_1380{left:69px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_1380{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_1380{left:69px;bottom:695px;letter-spacing:-0.11px;}
#tg_1380{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_1380{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#ti_1380{left:69px;bottom:629px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tj_1380{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_1380{left:69px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tl_1380{left:69px;bottom:556px;letter-spacing:0.14px;word-spacing:-0.06px;}
#tm_1380{left:69px;bottom:532px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tn_1380{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_1380{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tp_1380{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-1px;}
#tq_1380{left:69px;bottom:464px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tr_1380{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_1380{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_1380{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tu_1380{left:69px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_1380{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_1380{left:69px;bottom:348px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tx_1380{left:69px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#ty_1380{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1380{left:69px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_1380{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t11_1380{left:69px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_1380{left:69px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_1380{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_1380{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t15_1380{left:69px;bottom:182px;letter-spacing:-0.17px;word-spacing:-1.05px;}
#t16_1380{left:69px;bottom:165px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t17_1380{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t18_1380{left:203px;bottom:1065px;letter-spacing:-0.12px;}
#t19_1380{left:349px;bottom:1065px;letter-spacing:-0.1px;}
#t1a_1380{left:349px;bottom:1050px;letter-spacing:-0.18px;}
#t1b_1380{left:387px;bottom:1065px;letter-spacing:-0.11px;}
#t1c_1380{left:387px;bottom:1050px;letter-spacing:-0.18px;}
#t1d_1380{left:460px;bottom:1065px;letter-spacing:-0.15px;}
#t1e_1380{left:460px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1f_1380{left:532px;bottom:1065px;letter-spacing:-0.13px;}
#t1g_1380{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1h_1380{left:203px;bottom:1027px;letter-spacing:-0.16px;}
#t1i_1380{left:349px;bottom:1027px;letter-spacing:-0.19px;}
#t1j_1380{left:387px;bottom:1027px;letter-spacing:-0.12px;}
#t1k_1380{left:461px;bottom:1027px;letter-spacing:-0.11px;}
#t1l_1380{left:532px;bottom:1027px;letter-spacing:-0.11px;}
#t1m_1380{left:532px;bottom:1010px;letter-spacing:-0.12px;}
#t1n_1380{left:532px;bottom:993px;letter-spacing:-0.11px;}
#t1o_1380{left:85px;bottom:912px;letter-spacing:-0.14px;}
#t1p_1380{left:194px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1q_1380{left:371px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1r_1380{left:547px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1s_1380{left:726px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1t_1380{left:96px;bottom:888px;letter-spacing:-0.18px;}
#t1u_1380{left:215px;bottom:888px;letter-spacing:-0.16px;}
#t1v_1380{left:392px;bottom:888px;letter-spacing:-0.13px;}
#t1w_1380{left:568px;bottom:888px;letter-spacing:-0.16px;}
#t1x_1380{left:747px;bottom:888px;letter-spacing:-0.17px;}

.s1_1380{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1380{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1380{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1380{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1380{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1380{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1380{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1380" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1380Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1380" style="-webkit-user-select: none;"><object width="935" height="1210" data="1380/1380.svg" type="image/svg+xml" id="pdf1380" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1380" class="t s1_1380">MWAIT—Monitor Wait </span>
<span id="t2_1380" class="t s2_1380">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1380" class="t s1_1380">4-160 </span><span id="t4_1380" class="t s1_1380">Vol. 2B </span>
<span id="t5_1380" class="t s3_1380">MWAIT—Monitor Wait </span>
<span id="t6_1380" class="t s4_1380">Instruction Operand Encoding </span>
<span id="t7_1380" class="t s4_1380">Description </span>
<span id="t8_1380" class="t s5_1380">MWAIT instruction provides hints to allow the processor to enter an implementation-dependent optimized state. </span>
<span id="t9_1380" class="t s5_1380">There are two principal targeted usages: address-range monitor and advanced power management. Both usages </span>
<span id="ta_1380" class="t s5_1380">of MWAIT require the use of the MONITOR instruction. </span>
<span id="tb_1380" class="t s5_1380">CPUID.01H:ECX.MONITOR[bit 3] indicates the availability of MONITOR and MWAIT in the processor. When set, </span>
<span id="tc_1380" class="t s5_1380">MWAIT may be executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode </span>
<span id="td_1380" class="t s5_1380">exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE </span>
<span id="te_1380" class="t s5_1380">MSR; disabling MWAIT clears the CPUID feature flag and causes execution to generate an invalid-opcode excep- </span>
<span id="tf_1380" class="t s5_1380">tion. </span>
<span id="tg_1380" class="t s5_1380">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="th_1380" class="t s5_1380">ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized </span>
<span id="ti_1380" class="t s5_1380">state the processor should enter. The first processors to implement MWAIT supported only the zero value for EAX </span>
<span id="tj_1380" class="t s5_1380">and ECX. Later processors allowed setting ECX[0] to enable masked interrupts as break events for MWAIT (see </span>
<span id="tk_1380" class="t s5_1380">below). Software can use the CPUID instruction to determine the extensions and hints supported by the processor. </span>
<span id="tl_1380" class="t s4_1380">MWAIT for Address Range Monitoring </span>
<span id="tm_1380" class="t s5_1380">For address-range monitoring, the MWAIT instruction operates with the MONITOR instruction. The two instructions </span>
<span id="tn_1380" class="t s5_1380">allow the definition of an address at which to wait (MONITOR) and a implementation-dependent-optimized opera- </span>
<span id="to_1380" class="t s5_1380">tion to commence at the wait address (MWAIT). The execution of MWAIT is a hint to the processor that it can enter </span>
<span id="tp_1380" class="t s5_1380">an implementation-dependent-optimized state while waiting for an event or a store operation to the address range </span>
<span id="tq_1380" class="t s5_1380">armed by MONITOR. </span>
<span id="tr_1380" class="t s5_1380">The following cause the processor to exit the implementation-dependent-optimized state: a store to the address </span>
<span id="ts_1380" class="t s5_1380">range armed by the MONITOR instruction, an NMI or SMI, a debug exception, a machine check exception, the </span>
<span id="tt_1380" class="t s5_1380">BINIT# signal, the INIT# signal, and the RESET# signal. Other implementation-dependent events may also cause </span>
<span id="tu_1380" class="t s5_1380">the processor to exit the implementation-dependent-optimized state. </span>
<span id="tv_1380" class="t s5_1380">In addition, an external interrupt causes the processor to exit the implementation-dependent-optimized state </span>
<span id="tw_1380" class="t s5_1380">either (1) if the interrupt would be delivered to software (e.g., as it would be if HLT had been executed instead of </span>
<span id="tx_1380" class="t s5_1380">MWAIT); or (2) if ECX[0] = 1. Software can execute MWAIT with ECX[0] = 1 only if CPUID.05H:ECX[bit 1] = 1. </span>
<span id="ty_1380" class="t s5_1380">(Implementation-specific conditions may result in an interrupt causing the processor to exit the implementation- </span>
<span id="tz_1380" class="t s5_1380">dependent-optimized state even if interrupts are masked and ECX[0] = 0.) </span>
<span id="t10_1380" class="t s5_1380">Following exit from the implementation-dependent-optimized state, control passes to the instruction following the </span>
<span id="t11_1380" class="t s5_1380">MWAIT instruction. A pending interrupt that is not masked (including an NMI or an SMI) may be delivered before </span>
<span id="t12_1380" class="t s5_1380">execution of that instruction. Unlike the HLT instruction, the MWAIT instruction does not support a restart at the </span>
<span id="t13_1380" class="t s5_1380">MWAIT instruction following the handling of an SMI. </span>
<span id="t14_1380" class="t s5_1380">If the preceding MONITOR instruction did not successfully arm an address range or if the MONITOR instruction has </span>
<span id="t15_1380" class="t s5_1380">not been executed prior to executing MWAIT, then the processor will not enter the implementation-dependent-opti- </span>
<span id="t16_1380" class="t s5_1380">mized state. Execution will resume at the instruction following the MWAIT. </span>
<span id="t17_1380" class="t s6_1380">Opcode </span><span id="t18_1380" class="t s6_1380">Instruction </span><span id="t19_1380" class="t s6_1380">Op/ </span>
<span id="t1a_1380" class="t s6_1380">En </span>
<span id="t1b_1380" class="t s6_1380">64-Bit </span>
<span id="t1c_1380" class="t s6_1380">Mode </span>
<span id="t1d_1380" class="t s6_1380">Compat/ </span>
<span id="t1e_1380" class="t s6_1380">Leg Mode </span>
<span id="t1f_1380" class="t s6_1380">Description </span>
<span id="t1g_1380" class="t s7_1380">0F 01 C9 </span><span id="t1h_1380" class="t s7_1380">MWAIT </span><span id="t1i_1380" class="t s7_1380">ZO </span><span id="t1j_1380" class="t s7_1380">Valid </span><span id="t1k_1380" class="t s7_1380">Valid </span><span id="t1l_1380" class="t s7_1380">A hint that allows the processor to stop instruction </span>
<span id="t1m_1380" class="t s7_1380">execution and enter an implementation-dependent </span>
<span id="t1n_1380" class="t s7_1380">optimized state until occurrence of a class of events. </span>
<span id="t1o_1380" class="t s6_1380">Op/En </span><span id="t1p_1380" class="t s6_1380">Operand 1 </span><span id="t1q_1380" class="t s6_1380">Operand 2 </span><span id="t1r_1380" class="t s6_1380">Operand 3 </span><span id="t1s_1380" class="t s6_1380">Operand 4 </span>
<span id="t1t_1380" class="t s7_1380">ZO </span><span id="t1u_1380" class="t s7_1380">N/A </span><span id="t1v_1380" class="t s7_1380">N/A </span><span id="t1w_1380" class="t s7_1380">N/A </span><span id="t1x_1380" class="t s7_1380">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
