#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1723ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f1320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16f8e70 .functor NOT 1, L_0x174ef50, C4<0>, C4<0>, C4<0>;
L_0x174ed30 .functor XOR 2, L_0x174ebd0, L_0x174ec90, C4<00>, C4<00>;
L_0x174ee40 .functor XOR 2, L_0x174ed30, L_0x174eda0, C4<00>, C4<00>;
v0x174b930_0 .net *"_ivl_10", 1 0, L_0x174eda0;  1 drivers
v0x174ba30_0 .net *"_ivl_12", 1 0, L_0x174ee40;  1 drivers
v0x174bb10_0 .net *"_ivl_2", 1 0, L_0x174eb10;  1 drivers
v0x174bbd0_0 .net *"_ivl_4", 1 0, L_0x174ebd0;  1 drivers
v0x174bcb0_0 .net *"_ivl_6", 1 0, L_0x174ec90;  1 drivers
v0x174bde0_0 .net *"_ivl_8", 1 0, L_0x174ed30;  1 drivers
v0x174bec0_0 .net "a", 0 0, v0x1749990_0;  1 drivers
v0x174bf60_0 .net "b", 0 0, v0x1749a30_0;  1 drivers
v0x174c000_0 .net "c", 0 0, v0x1749ad0_0;  1 drivers
v0x174c0a0_0 .var "clk", 0 0;
v0x174c140_0 .net "d", 0 0, v0x1749c10_0;  1 drivers
v0x174c1e0_0 .net "out_pos_dut", 0 0, L_0x174e980;  1 drivers
v0x174c280_0 .net "out_pos_ref", 0 0, L_0x174d8c0;  1 drivers
v0x174c320_0 .net "out_sop_dut", 0 0, L_0x174e130;  1 drivers
v0x174c3c0_0 .net "out_sop_ref", 0 0, L_0x1724fe0;  1 drivers
v0x174c460_0 .var/2u "stats1", 223 0;
v0x174c500_0 .var/2u "strobe", 0 0;
v0x174c6b0_0 .net "tb_match", 0 0, L_0x174ef50;  1 drivers
v0x174c780_0 .net "tb_mismatch", 0 0, L_0x16f8e70;  1 drivers
v0x174c820_0 .net "wavedrom_enable", 0 0, v0x1749ee0_0;  1 drivers
v0x174c8f0_0 .net "wavedrom_title", 511 0, v0x1749f80_0;  1 drivers
L_0x174eb10 .concat [ 1 1 0 0], L_0x174d8c0, L_0x1724fe0;
L_0x174ebd0 .concat [ 1 1 0 0], L_0x174d8c0, L_0x1724fe0;
L_0x174ec90 .concat [ 1 1 0 0], L_0x174e980, L_0x174e130;
L_0x174eda0 .concat [ 1 1 0 0], L_0x174d8c0, L_0x1724fe0;
L_0x174ef50 .cmp/eeq 2, L_0x174eb10, L_0x174ee40;
S_0x16f5ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16f1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16f9250 .functor AND 1, v0x1749ad0_0, v0x1749c10_0, C4<1>, C4<1>;
L_0x16f9630 .functor NOT 1, v0x1749990_0, C4<0>, C4<0>, C4<0>;
L_0x16f9a10 .functor NOT 1, v0x1749a30_0, C4<0>, C4<0>, C4<0>;
L_0x16f9c90 .functor AND 1, L_0x16f9630, L_0x16f9a10, C4<1>, C4<1>;
L_0x1711430 .functor AND 1, L_0x16f9c90, v0x1749ad0_0, C4<1>, C4<1>;
L_0x1724fe0 .functor OR 1, L_0x16f9250, L_0x1711430, C4<0>, C4<0>;
L_0x174cd40 .functor NOT 1, v0x1749a30_0, C4<0>, C4<0>, C4<0>;
L_0x174cdb0 .functor OR 1, L_0x174cd40, v0x1749c10_0, C4<0>, C4<0>;
L_0x174cec0 .functor AND 1, v0x1749ad0_0, L_0x174cdb0, C4<1>, C4<1>;
L_0x174cf80 .functor NOT 1, v0x1749990_0, C4<0>, C4<0>, C4<0>;
L_0x174d050 .functor OR 1, L_0x174cf80, v0x1749a30_0, C4<0>, C4<0>;
L_0x174d0c0 .functor AND 1, L_0x174cec0, L_0x174d050, C4<1>, C4<1>;
L_0x174d240 .functor NOT 1, v0x1749a30_0, C4<0>, C4<0>, C4<0>;
L_0x174d2b0 .functor OR 1, L_0x174d240, v0x1749c10_0, C4<0>, C4<0>;
L_0x174d1d0 .functor AND 1, v0x1749ad0_0, L_0x174d2b0, C4<1>, C4<1>;
L_0x174d440 .functor NOT 1, v0x1749990_0, C4<0>, C4<0>, C4<0>;
L_0x174d540 .functor OR 1, L_0x174d440, v0x1749c10_0, C4<0>, C4<0>;
L_0x174d600 .functor AND 1, L_0x174d1d0, L_0x174d540, C4<1>, C4<1>;
L_0x174d7b0 .functor XNOR 1, L_0x174d0c0, L_0x174d600, C4<0>, C4<0>;
v0x16f87a0_0 .net *"_ivl_0", 0 0, L_0x16f9250;  1 drivers
v0x16f8ba0_0 .net *"_ivl_12", 0 0, L_0x174cd40;  1 drivers
v0x16f8f80_0 .net *"_ivl_14", 0 0, L_0x174cdb0;  1 drivers
v0x16f9360_0 .net *"_ivl_16", 0 0, L_0x174cec0;  1 drivers
v0x16f9740_0 .net *"_ivl_18", 0 0, L_0x174cf80;  1 drivers
v0x16f9b20_0 .net *"_ivl_2", 0 0, L_0x16f9630;  1 drivers
v0x16f9da0_0 .net *"_ivl_20", 0 0, L_0x174d050;  1 drivers
v0x1747f00_0 .net *"_ivl_24", 0 0, L_0x174d240;  1 drivers
v0x1747fe0_0 .net *"_ivl_26", 0 0, L_0x174d2b0;  1 drivers
v0x17480c0_0 .net *"_ivl_28", 0 0, L_0x174d1d0;  1 drivers
v0x17481a0_0 .net *"_ivl_30", 0 0, L_0x174d440;  1 drivers
v0x1748280_0 .net *"_ivl_32", 0 0, L_0x174d540;  1 drivers
v0x1748360_0 .net *"_ivl_36", 0 0, L_0x174d7b0;  1 drivers
L_0x7f59dbc5d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1748420_0 .net *"_ivl_38", 0 0, L_0x7f59dbc5d018;  1 drivers
v0x1748500_0 .net *"_ivl_4", 0 0, L_0x16f9a10;  1 drivers
v0x17485e0_0 .net *"_ivl_6", 0 0, L_0x16f9c90;  1 drivers
v0x17486c0_0 .net *"_ivl_8", 0 0, L_0x1711430;  1 drivers
v0x17487a0_0 .net "a", 0 0, v0x1749990_0;  alias, 1 drivers
v0x1748860_0 .net "b", 0 0, v0x1749a30_0;  alias, 1 drivers
v0x1748920_0 .net "c", 0 0, v0x1749ad0_0;  alias, 1 drivers
v0x17489e0_0 .net "d", 0 0, v0x1749c10_0;  alias, 1 drivers
v0x1748aa0_0 .net "out_pos", 0 0, L_0x174d8c0;  alias, 1 drivers
v0x1748b60_0 .net "out_sop", 0 0, L_0x1724fe0;  alias, 1 drivers
v0x1748c20_0 .net "pos0", 0 0, L_0x174d0c0;  1 drivers
v0x1748ce0_0 .net "pos1", 0 0, L_0x174d600;  1 drivers
L_0x174d8c0 .functor MUXZ 1, L_0x7f59dbc5d018, L_0x174d0c0, L_0x174d7b0, C4<>;
S_0x1748e60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16f1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1749990_0 .var "a", 0 0;
v0x1749a30_0 .var "b", 0 0;
v0x1749ad0_0 .var "c", 0 0;
v0x1749b70_0 .net "clk", 0 0, v0x174c0a0_0;  1 drivers
v0x1749c10_0 .var "d", 0 0;
v0x1749d00_0 .var/2u "fail", 0 0;
v0x1749da0_0 .var/2u "fail1", 0 0;
v0x1749e40_0 .net "tb_match", 0 0, L_0x174ef50;  alias, 1 drivers
v0x1749ee0_0 .var "wavedrom_enable", 0 0;
v0x1749f80_0 .var "wavedrom_title", 511 0;
E_0x1704cf0/0 .event negedge, v0x1749b70_0;
E_0x1704cf0/1 .event posedge, v0x1749b70_0;
E_0x1704cf0 .event/or E_0x1704cf0/0, E_0x1704cf0/1;
S_0x1749190 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1748e60;
 .timescale -12 -12;
v0x17493d0_0 .var/2s "i", 31 0;
E_0x1704b90 .event posedge, v0x1749b70_0;
S_0x17494d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1748e60;
 .timescale -12 -12;
v0x17496d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17497b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1748e60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x174a160 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16f1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x174da70 .functor AND 1, v0x1749ad0_0, v0x1749c10_0, C4<1>, C4<1>;
L_0x174dd20 .functor NOT 1, v0x1749990_0, C4<0>, C4<0>, C4<0>;
L_0x174ddb0 .functor NOT 1, v0x1749a30_0, C4<0>, C4<0>, C4<0>;
L_0x174df30 .functor AND 1, L_0x174dd20, L_0x174ddb0, C4<1>, C4<1>;
L_0x174e070 .functor AND 1, L_0x174df30, v0x1749ad0_0, C4<1>, C4<1>;
L_0x174e130 .functor OR 1, L_0x174da70, L_0x174e070, C4<0>, C4<0>;
L_0x174e2d0 .functor OR 1, L_0x174ddb0, v0x1749c10_0, C4<0>, C4<0>;
L_0x174e340 .functor AND 1, v0x1749ad0_0, L_0x174e2d0, C4<1>, C4<1>;
L_0x174e450 .functor OR 1, L_0x174dd20, v0x1749a30_0, C4<0>, C4<0>;
L_0x174e4c0 .functor AND 1, L_0x174e340, L_0x174e450, C4<1>, C4<1>;
L_0x174e630 .functor OR 1, L_0x174ddb0, v0x1749c10_0, C4<0>, C4<0>;
L_0x174e6a0 .functor AND 1, v0x1749ad0_0, L_0x174e630, C4<1>, C4<1>;
L_0x174e780 .functor OR 1, L_0x174dd20, v0x1749c10_0, C4<0>, C4<0>;
L_0x174e7f0 .functor AND 1, L_0x174e6a0, L_0x174e780, C4<1>, C4<1>;
L_0x174e710 .functor XNOR 1, L_0x174e4c0, L_0x174e7f0, C4<0>, C4<0>;
v0x174a320_0 .net *"_ivl_12", 0 0, L_0x174e2d0;  1 drivers
v0x174a400_0 .net *"_ivl_14", 0 0, L_0x174e340;  1 drivers
v0x174a4e0_0 .net *"_ivl_16", 0 0, L_0x174e450;  1 drivers
v0x174a5d0_0 .net *"_ivl_20", 0 0, L_0x174e630;  1 drivers
v0x174a6b0_0 .net *"_ivl_22", 0 0, L_0x174e6a0;  1 drivers
v0x174a7e0_0 .net *"_ivl_24", 0 0, L_0x174e780;  1 drivers
v0x174a8c0_0 .net *"_ivl_28", 0 0, L_0x174e710;  1 drivers
L_0x7f59dbc5d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x174a980_0 .net *"_ivl_30", 0 0, L_0x7f59dbc5d060;  1 drivers
v0x174aa60_0 .net *"_ivl_6", 0 0, L_0x174df30;  1 drivers
v0x174abd0_0 .net "a", 0 0, v0x1749990_0;  alias, 1 drivers
v0x174ac70_0 .net "and_abc", 0 0, L_0x174e070;  1 drivers
v0x174ad30_0 .net "and_cd", 0 0, L_0x174da70;  1 drivers
v0x174adf0_0 .net "b", 0 0, v0x1749a30_0;  alias, 1 drivers
v0x174aee0_0 .net "c", 0 0, v0x1749ad0_0;  alias, 1 drivers
v0x174afd0_0 .net "d", 0 0, v0x1749c10_0;  alias, 1 drivers
v0x174b0c0_0 .net "not_a", 0 0, L_0x174dd20;  1 drivers
v0x174b180_0 .net "not_b", 0 0, L_0x174ddb0;  1 drivers
v0x174b350_0 .net "out_pos", 0 0, L_0x174e980;  alias, 1 drivers
v0x174b410_0 .net "out_sop", 0 0, L_0x174e130;  alias, 1 drivers
v0x174b4d0_0 .net "pos0", 0 0, L_0x174e4c0;  1 drivers
v0x174b590_0 .net "pos1", 0 0, L_0x174e7f0;  1 drivers
L_0x174e980 .functor MUXZ 1, L_0x7f59dbc5d060, L_0x174e4c0, L_0x174e710, C4<>;
S_0x174b710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16f1320;
 .timescale -12 -12;
E_0x16ed9f0 .event anyedge, v0x174c500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174c500_0;
    %nor/r;
    %assign/vec4 v0x174c500_0, 0;
    %wait E_0x16ed9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1748e60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1749d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1749da0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1748e60;
T_4 ;
    %wait E_0x1704cf0;
    %load/vec4 v0x1749e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1749d00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1748e60;
T_5 ;
    %wait E_0x1704b90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %wait E_0x1704b90;
    %load/vec4 v0x1749d00_0;
    %store/vec4 v0x1749da0_0, 0, 1;
    %fork t_1, S_0x1749190;
    %jmp t_0;
    .scope S_0x1749190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17493d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17493d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1704b90;
    %load/vec4 v0x17493d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17493d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17493d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1748e60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1704cf0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1749c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749a30_0, 0;
    %assign/vec4 v0x1749990_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1749d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1749da0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16f1320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174c500_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16f1320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x174c0a0_0;
    %inv;
    %store/vec4 v0x174c0a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16f1320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1749b70_0, v0x174c780_0, v0x174bec0_0, v0x174bf60_0, v0x174c000_0, v0x174c140_0, v0x174c3c0_0, v0x174c320_0, v0x174c280_0, v0x174c1e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16f1320;
T_9 ;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174c460_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16f1320;
T_10 ;
    %wait E_0x1704cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174c460_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
    %load/vec4 v0x174c6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174c460_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x174c3c0_0;
    %load/vec4 v0x174c3c0_0;
    %load/vec4 v0x174c320_0;
    %xor;
    %load/vec4 v0x174c3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x174c280_0;
    %load/vec4 v0x174c280_0;
    %load/vec4 v0x174c1e0_0;
    %xor;
    %load/vec4 v0x174c280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x174c460_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174c460_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response41/top_module.sv";
