{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1704566908264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "13 13 " "Parallel compilation is enabled and will use 13 of the 13 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704566908271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrap 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"wrap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704566908289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704566908352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704566908352 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908959 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908960 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908960 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908960 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908960 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908960 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908961 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908962 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908963 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566908964 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1704566908974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704566909109 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704566909160 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "177 177 " "No exact pin location assignment(s) for 177 pins of 177 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704566909452 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1704566923877 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 640 global CLKCTRL_G10 " "clk~inputCLKENA0 with 640 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704566924643 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rd_clk~inputCLKENA0 114 global CLKCTRL_G8 " "rd_clk~inputCLKENA0 with 114 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704566924643 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704566924643 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566924643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704566924668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704566924670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704566924678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704566924682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704566926171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704566926172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704566926199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704566926199 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1704566926200 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1704566926200 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566926201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566926201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566926201 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       rd_clk " "   1.000       rd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566926201 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704566926201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704566926239 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704566926241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704566926409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704566926411 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "114 DSP block " "Packed 114 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704566926411 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "22 " "Created 22 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704566926411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704566926411 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1704566926478 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566927000 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566927214 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566927218 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566927851 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566927852 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566928064 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566928068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566928159 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1704566929120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704566929269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704566929278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704566929278 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704566929280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704566929476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704566929479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704566929479 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566929640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704566935404 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1704566936169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566942063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704566948283 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704566976474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566976474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704566978758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/haka/Desktop/KyberV11/dut_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704566986861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704566986861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566991533 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.25 " "Total time spent on timing analysis during the Fitter is 3.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704566994702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704566994827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704566996004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704566996005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704566997111 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704567002274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2536 " "Peak virtual memory: 2536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704567003860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:50:03 2024 " "Processing ended: Sun Jan  7 01:50:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704567003860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704567003860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:17 " "Total CPU time (on all processors): 00:05:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704567003860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704567003860 ""}
