Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Mon Oct 25 17:28:20 2021
| Host         : adm-127190 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file design_top_wrapper_methodology_drc_routed.rpt -pb design_top_wrapper_methodology_drc_routed.pb -rpx design_top_wrapper_methodology_drc_routed.rpx
| Design       : design_top_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 121
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 108        |
| TIMING-20 | Warning          | Non-clocked latch           | 13         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_Counter_0/U0/count_bin_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_Counter_0/U0/count_bin_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_Counter_0/U0/count_bin_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_Counter_0/U0/count_bin_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/Addr_ctrl_0/U0/dout_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/fsm_intr_0/U0/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/Address_handler/fsm_intr_0/U0/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/FSM_onehot_current_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_conf_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/addr_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_conf_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_conf_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_conf_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_conf_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/IMU_CTRL/U0/data_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/clk_div_sig_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/clk_divider_UART_0/U0/count_sig_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/cnt_bit_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/cnt_bit_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/cnt_bit_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/cnt_bit_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/UART_TX/tx_mod_0/U0/reg_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/clk_div_sig_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin design_top_i/clk_divider/U0/count_sig_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/MOSI_reg cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/MOSI_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/SCLK_reg cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/SCLK_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/conf_flag_reg cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/conf_flag_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/cs_reg cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/cs_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[0] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[1] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[2] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[3] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[4] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[5] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[6] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data1_reg[7] cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_top_i/IMU_CTRL/U0/data_ready_reg cannot be properly analyzed as its control pin design_top_i/IMU_CTRL/U0/data_ready_reg/G is not reached by a timing clock
Related violations: <none>


