// Seed: 100710050
module module_0 (
    output id_0,
    output reg id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6
    , id_8,
    input logic id_7
);
  always @(posedge 1 or negedge id_2 & id_3) id_1 <= #1 id_8;
  logic id_9 = 1;
endmodule
