
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000112c8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  080114a0  080114a0  000124a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011ac0  08011ac0  00013198  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011ac0  08011ac0  00012ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011ac8  08011ac8  00013198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011ac8  08011ac8  00012ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011acc  08011acc  00012acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000198  20000000  08011ad0  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002108  20000198  08011c68  00013198  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022a0  08011c68  000132a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013198  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b921  00000000  00000000  000131c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053a6  00000000  00000000  0003eae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c68  00000000  00000000  00043e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001609  00000000  00000000  00045af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d705  00000000  00000000  00047101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a3f9  00000000  00000000  00074806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119e46  00000000  00000000  0009ebff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b8a45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000820c  00000000  00000000  001b8a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c0c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000198 	.word	0x20000198
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08011488 	.word	0x08011488

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000019c 	.word	0x2000019c
 8000214:	08011488 	.word	0x08011488

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f008 fa88 	bl	80094f4 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f007 fb71 	bl	80086d8 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fdfc 	bl	8001d38 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f001 ffdd 	bl	8003320 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 f8d9 	bl	8003570 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 f8d0 	bl	8003570 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 f8bc 	bl	8003570 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f002 f8b3 	bl	8003570 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f002 f8a1 	bl	8003570 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f002 f894 	bl	8003570 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f008 ff7c 	bl	800a380 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f002 f86b 	bl	8003570 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f008 ff5f 	bl	800a380 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 f84e 	bl	8003570 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f008 ff44 	bl	800a380 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f002 f82f 	bl	8003570 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fb7a 	bl	8001d38 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	0000      	movs	r0, r0
 800167c:	0000      	movs	r0, r0
	...

08001680 <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qdd, float s){
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	ed2d 8b02 	vpush	{d8}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001690:	edc7 0a01 	vstr	s1, [r7, #4]
 8001694:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * (s-0.05);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	ed93 7a01 	vldr	s14, [r3, #4]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ac:	ee17 0a90 	vmov	r0, s15
 80016b0:	f7fe ff16 	bl	80004e0 <__aeabi_f2d>
 80016b4:	4604      	mov	r4, r0
 80016b6:	460d      	mov	r5, r1
 80016b8:	68b8      	ldr	r0, [r7, #8]
 80016ba:	f7fe ff11 	bl	80004e0 <__aeabi_f2d>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	ec43 2b10 	vmov	d0, r2, r3
 80016c6:	f00e f82b 	bl	800f720 <sin>
 80016ca:	ec53 2b10 	vmov	r2, r3, d0
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe ff5d 	bl	8000590 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
 80016de:	6838      	ldr	r0, [r7, #0]
 80016e0:	f7fe fefe 	bl	80004e0 <__aeabi_f2d>
 80016e4:	a357      	add	r3, pc, #348	@ (adr r3, 8001844 <REVOLUTE_MOTOR_DFD_Compute+0x1c4>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7fe fd99 	bl	8000220 <__aeabi_dsub>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4620      	mov	r0, r4
 80016f4:	4629      	mov	r1, r5
 80016f6:	f7fe ff4b 	bl	8000590 <__aeabi_dmul>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	f7ff fa27 	bl	8000b54 <__aeabi_d2f>
 8001706:	4603      	mov	r3, r0
 8001708:	61fb      	str	r3, [r7, #28]

    float gravity_compensate_rail = motor->En->plotter_mass * motor->En->g * sin(q) * motor->En->c;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171e:	ee17 0a90 	vmov	r0, s15
 8001722:	f7fe fedd 	bl	80004e0 <__aeabi_f2d>
 8001726:	4604      	mov	r4, r0
 8001728:	460d      	mov	r5, r1
 800172a:	68b8      	ldr	r0, [r7, #8]
 800172c:	f7fe fed8 	bl	80004e0 <__aeabi_f2d>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	ec43 2b10 	vmov	d0, r2, r3
 8001738:	f00d fff2 	bl	800f720 <sin>
 800173c:	ec53 2b10 	vmov	r2, r3, d0
 8001740:	4620      	mov	r0, r4
 8001742:	4629      	mov	r1, r5
 8001744:	f7fe ff24 	bl	8000590 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4614      	mov	r4, r2
 800174e:	461d      	mov	r5, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe fec2 	bl	80004e0 <__aeabi_f2d>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4620      	mov	r0, r4
 8001762:	4629      	mov	r1, r5
 8001764:	f7fe ff14 	bl	8000590 <__aeabi_dmul>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff f9f0 	bl	8000b54 <__aeabi_d2f>
 8001774:	4603      	mov	r3, r0
 8001776:	61bb      	str	r3, [r7, #24]
//    float mass_torque = motor->En->plotter_mass * s*s * qdd;

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001788:	f7ff f82c 	bl	80007e4 <__aeabi_ddiv>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4610      	mov	r0, r2
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff f9de 	bl	8000b54 <__aeabi_d2f>
 8001798:	4603      	mov	r3, r0
 800179a:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + gravity_compensate_rail + 0) * transfer_function;
 800179c:	ed97 7a07 	vldr	s14, [r7, #28]
 80017a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001840 <REVOLUTE_MOTOR_DFD_Compute+0x1c0>
 80017ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80017b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017b8:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	f7ff f9c4 	bl	8000b54 <__aeabi_d2f>
 80017cc:	4603      	mov	r3, r0
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eeb1 8a67 	vneg.f32	s16, s15
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff f9b7 	bl	8000b54 <__aeabi_d2f>
 80017e6:	4604      	mov	r4, r0
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f7ff f9ae 	bl	8000b54 <__aeabi_d2f>
 80017f8:	4603      	mov	r3, r0
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef1 8a67 	vneg.f32	s17, s15
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800180a:	4610      	mov	r0, r2
 800180c:	4619      	mov	r1, r3
 800180e:	f7ff f9a1 	bl	8000b54 <__aeabi_d2f>
 8001812:	4603      	mov	r3, r0
 8001814:	ee02 3a10 	vmov	s4, r3
 8001818:	eef0 1a68 	vmov.f32	s3, s17
 800181c:	ee01 4a10 	vmov	s2, r4
 8001820:	eef0 0a48 	vmov.f32	s1, s16
 8001824:	ed97 0a04 	vldr	s0, [r7, #16]
 8001828:	f000 fa86 	bl	8001d38 <mapf>
 800182c:	eef0 7a40 	vmov.f32	s15, s0
}
 8001830:	eeb0 0a67 	vmov.f32	s0, s15
 8001834:	3720      	adds	r7, #32
 8001836:	46bd      	mov	sp, r7
 8001838:	ecbd 8b02 	vpop	{d8}
 800183c:	bdb0      	pop	{r4, r5, r7, pc}
 800183e:	bf00      	nop
 8001840:	00000000 	.word	0x00000000
 8001844:	9999999a 	.word	0x9999999a
 8001848:	3fa99999 	.word	0x3fa99999

0800184c <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	601a      	str	r2, [r3, #0]
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 8001868:	b5b0      	push	{r4, r5, r7, lr}
 800186a:	ed2d 8b02 	vpush	{d8}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001888:	f7fe fe82 	bl	8000590 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	461d      	mov	r5, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	e9d3 0100 	ldrd	r0, r1, [r3]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018a4:	f7fe fe74 	bl	8000590 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4620      	mov	r0, r4
 80018ae:	4629      	mov	r1, r5
 80018b0:	f7fe fcb8 	bl	8000224 <__adddf3>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4610      	mov	r0, r2
 80018ba:	4619      	mov	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018c4:	f7fe ff8e 	bl	80007e4 <__aeabi_ddiv>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f940 	bl	8000b54 <__aeabi_d2f>
 80018d4:	4603      	mov	r3, r0
 80018d6:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 80018d8:	ed97 7a00 	vldr	s14, [r7]
 80018dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80018e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e4:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7ff f92e 	bl	8000b54 <__aeabi_d2f>
 80018f8:	4603      	mov	r3, r0
 80018fa:	ee07 3a90 	vmov	s15, r3
 80018fe:	eeb1 8a67 	vneg.f32	s16, s15
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800190a:	4610      	mov	r0, r2
 800190c:	4619      	mov	r1, r3
 800190e:	f7ff f921 	bl	8000b54 <__aeabi_d2f>
 8001912:	4604      	mov	r4, r0
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	f7ff f918 	bl	8000b54 <__aeabi_d2f>
 8001924:	4603      	mov	r3, r0
 8001926:	ee07 3a90 	vmov	s15, r3
 800192a:	eef1 8a67 	vneg.f32	s17, s15
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001936:	4610      	mov	r0, r2
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff f90b 	bl	8000b54 <__aeabi_d2f>
 800193e:	4603      	mov	r3, r0
 8001940:	ee02 3a10 	vmov	s4, r3
 8001944:	eef0 1a68 	vmov.f32	s3, s17
 8001948:	ee01 4a10 	vmov	s2, r4
 800194c:	eef0 0a48 	vmov.f32	s1, s16
 8001950:	ed97 0a02 	vldr	s0, [r7, #8]
 8001954:	f000 f9f0 	bl	8001d38 <mapf>
 8001958:	eef0 7a40 	vmov.f32	s15, s0
}
 800195c:	eeb0 0a67 	vmov.f32	s0, s15
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	ecbd 8b02 	vpop	{d8}
 8001968:	bdb0      	pop	{r4, r5, r7, pc}

0800196a <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 800196a:	b480      	push	{r7}
 800196c:	b085      	sub	sp, #20
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	605a      	str	r2, [r3, #4]
}
 8001982:	bf00      	nop
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 800198e:	b5b0      	push	{r4, r5, r7, lr}
 8001990:	ed2d 8b02 	vpush	{d8}
 8001994:	b088      	sub	sp, #32
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	ed87 0a02 	vstr	s0, [r7, #8]
 800199e:	edc7 0a01 	vstr	s1, [r7, #4]
 80019a2:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ba:	ee17 0a90 	vmov	r0, s15
 80019be:	f7fe fd8f 	bl	80004e0 <__aeabi_f2d>
 80019c2:	4604      	mov	r4, r0
 80019c4:	460d      	mov	r5, r1
 80019c6:	68b8      	ldr	r0, [r7, #8]
 80019c8:	f7fe fd8a 	bl	80004e0 <__aeabi_f2d>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	ec43 2b10 	vmov	d0, r2, r3
 80019d4:	f00d fe50 	bl	800f678 <cos>
 80019d8:	ec53 2b10 	vmov	r2, r3, d0
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fdd6 	bl	8000590 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	f7ff f8b2 	bl	8000b54 <__aeabi_d2f>
 80019f0:	4603      	mov	r3, r0
 80019f2:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80019fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0c:	ed97 7a00 	vldr	s14, [r7]
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd5a 	bl	80004e0 <__aeabi_f2d>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4620      	mov	r0, r4
 8001a32:	4629      	mov	r1, r5
 8001a34:	f7fe fdac 	bl	8000590 <__aeabi_dmul>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a48:	f7fe fecc 	bl	80007e4 <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	f7ff f87e 	bl	8000b54 <__aeabi_d2f>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a5c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a60:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a68:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a70:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7ff f868 	bl	8000b54 <__aeabi_d2f>
 8001a84:	4603      	mov	r3, r0
 8001a86:	ee07 3a90 	vmov	s15, r3
 8001a8a:	eeb1 8a67 	vneg.f32	s16, s15
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7ff f85b 	bl	8000b54 <__aeabi_d2f>
 8001a9e:	4604      	mov	r4, r0
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f852 	bl	8000b54 <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	ee07 3a90 	vmov	s15, r3
 8001ab6:	eef1 8a67 	vneg.f32	s17, s15
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f7ff f845 	bl	8000b54 <__aeabi_d2f>
 8001aca:	4603      	mov	r3, r0
 8001acc:	ee02 3a10 	vmov	s4, r3
 8001ad0:	eef0 1a68 	vmov.f32	s3, s17
 8001ad4:	ee01 4a10 	vmov	s2, r4
 8001ad8:	eef0 0a48 	vmov.f32	s1, s16
 8001adc:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ae0:	f000 f92a 	bl	8001d38 <mapf>
 8001ae4:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	ecbd 8b02 	vpop	{d8}
 8001af4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001af8 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	ed2d 8b02 	vpush	{d8}
 8001afe:	b08a      	sub	sp, #40	@ 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	460b      	mov	r3, r1
 8001b06:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b0a:	edc7 0a00 	vstr	s1, [r7]
 8001b0e:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001b10:	897b      	ldrh	r3, [r7, #10]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d102      	bne.n	8001b22 <FIR_init+0x2a>
        numTaps += 1;
 8001b1c:	897b      	ldrh	r3, [r7, #10]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	897a      	ldrh	r2, [r7, #10]
 8001b26:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b2e:	897b      	ldrh	r3, [r7, #10]
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f00d fc96 	bl	800f464 <malloc>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b40:	897b      	ldrh	r3, [r7, #10]
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4618      	mov	r0, r3
 8001b46:	f00d fc8d 	bl	800f464 <malloc>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 80e0 	beq.w	8001d1c <FIR_init+0x224>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 80db 	beq.w	8001d1c <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b66:	2300      	movs	r3, #0
 8001b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b6a:	e00a      	b.n	8001b82 <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b7e:	3301      	adds	r3, #1
 8001b80:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b82:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b84:	897b      	ldrh	r3, [r7, #10]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d3f0      	bcc.n	8001b6c <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001b8a:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b8e:	ed97 7a00 	vldr	s14, [r7]
 8001b92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b96:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001b9a:	897b      	ldrh	r3, [r7, #10]
 8001b9c:	085b      	lsrs	r3, r3, #1
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001ba6:	e077      	b.n	8001c98 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001ba8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001bac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d10c      	bne.n	8001bce <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bc4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bc8:	edc3 7a00 	vstr	s15, [r3]
 8001bcc:	e02c      	b.n	8001c28 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001bce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bd0:	8afb      	ldrh	r3, [r7, #22]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001bd8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bdc:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d28 <FIR_init+0x230>
 8001be0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001be4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bf8:	f00d fe68 	bl	800f8cc <sinf>
 8001bfc:	eef0 6a40 	vmov.f32	s13, s0
 8001c00:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c04:	ee07 3a90 	vmov	s15, r3
 8001c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c0c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d2c <FIR_init+0x234>
 8001c10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c24:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	ed93 8a00 	vldr	s16, [r3]
 8001c38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c3c:	ee07 3a90 	vmov	s15, r3
 8001c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c44:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d28 <FIR_init+0x230>
 8001c48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c4c:	897b      	ldrh	r3, [r7, #10]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c58:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c5c:	eeb0 0a66 	vmov.f32	s0, s13
 8001c60:	f00d fdf0 	bl	800f844 <cosf>
 8001c64:	eef0 7a40 	vmov.f32	s15, s0
 8001c68:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d30 <FIR_init+0x238>
 8001c6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c70:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d34 <FIR_init+0x23c>
 8001c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c88:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001c8c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	3301      	adds	r3, #1
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001c98:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001c9c:	897b      	ldrh	r3, [r7, #10]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	db82      	blt.n	8001ba8 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001ca2:	f04f 0300 	mov.w	r3, #0
 8001ca6:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	83fb      	strh	r3, [r7, #30]
 8001cac:	e00f      	b.n	8001cce <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	8bfb      	ldrh	r3, [r7, #30]
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	edd3 7a00 	vldr	s15, [r3]
 8001cbc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc4:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cc8:	8bfb      	ldrh	r3, [r7, #30]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	83fb      	strh	r3, [r7, #30]
 8001cce:	8bfa      	ldrh	r2, [r7, #30]
 8001cd0:	897b      	ldrh	r3, [r7, #10]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d3eb      	bcc.n	8001cae <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001cd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cda:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce2:	d01b      	beq.n	8001d1c <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	83bb      	strh	r3, [r7, #28]
 8001ce8:	e014      	b.n	8001d14 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	8bbb      	ldrh	r3, [r7, #28]
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	4413      	add	r3, r2
 8001cf4:	edd3 6a00 	vldr	s13, [r3]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	8bbb      	ldrh	r3, [r7, #28]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d0a:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001d0e:	8bbb      	ldrh	r3, [r7, #28]
 8001d10:	3301      	adds	r3, #1
 8001d12:	83bb      	strh	r3, [r7, #28]
 8001d14:	8bba      	ldrh	r2, [r7, #28]
 8001d16:	897b      	ldrh	r3, [r7, #10]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d3e6      	bcc.n	8001cea <FIR_init+0x1f2>
            }
        }
    }
}
 8001d1c:	bf00      	nop
 8001d1e:	3728      	adds	r7, #40	@ 0x28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	ecbd 8b02 	vpop	{d8}
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40c90fdb 	.word	0x40c90fdb
 8001d2c:	40490fdb 	.word	0x40490fdb
 8001d30:	3eeb851f 	.word	0x3eeb851f
 8001d34:	3f0a3d71 	.word	0x3f0a3d71

08001d38 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	@ 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d42:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d46:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d4a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d4e:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001d52:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d56:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d5a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d5e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d62:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d6e:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001d72:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d76:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d86:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d8e:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	ee07 3a90 	vmov	s15, r3
}
 8001d98:	eeb0 0a67 	vmov.f32	s0, s15
 8001d9c:	3724      	adds	r7, #36	@ 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001dac:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <modbus_1t5_Timeout+0x3c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2201      	movs	r2, #1
 8001db2:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001db4:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <modbus_1t5_Timeout+0x3c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001dc0:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <modbus_1t5_Timeout+0x3c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <modbus_1t5_Timeout+0x3c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	200001b4 	.word	0x200001b4

08001de8 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <modbus_3t5_Timeout+0x1c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2201      	movs	r2, #1
 8001df6:	755a      	strb	r2, [r3, #21]

}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	200001b4 	.word	0x200001b4

08001e08 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f00c f95f 	bl	800e0d4 <HAL_UART_GetError>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d101      	bne.n	8001e20 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001e1c:	f7ff ffc4 	bl	8001da8 <modbus_1t5_Timeout>

	}
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
 8001e34:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001e36:	4a2d      	ldr	r2, [pc, #180]	@ (8001eec <Modbus_init+0xc4>)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001eec <Modbus_init+0xc4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001e44:	4b29      	ldr	r3, [pc, #164]	@ (8001eec <Modbus_init+0xc4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001e4c:	4b27      	ldr	r3, [pc, #156]	@ (8001eec <Modbus_init+0xc4>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001e54:	4b25      	ldr	r3, [pc, #148]	@ (8001eec <Modbus_init+0xc4>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	7e3a      	ldrb	r2, [r7, #24]
 8001e5a:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001e5c:	4b23      	ldr	r3, [pc, #140]	@ (8001eec <Modbus_init+0xc4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	69fa      	ldr	r2, [r7, #28]
 8001e62:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <Modbus_init+0xc8>)
 8001e6a:	210e      	movs	r1, #14
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00a fbdf 	bl	800c630 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	2110      	movs	r1, #16
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00c f8d5 	bl	800e028 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f00c f8ec 	bl	800e060 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <Modbus_init+0xcc>)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	4618      	mov	r0, r3
 8001e92:	f00b fc1d 	bl	800d6d0 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <Modbus_init+0xc4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001e9c:	4b13      	ldr	r3, [pc, #76]	@ (8001eec <Modbus_init+0xc4>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b12      	ldr	r3, [pc, #72]	@ (8001eec <Modbus_init+0xc4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001ea8:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001eac:	4413      	add	r3, r2
 8001eae:	3302      	adds	r3, #2
 8001eb0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f00b fcc5 	bl	800d844 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001eba:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <Modbus_init+0xc4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d10c      	bne.n	8001ee4 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001eca:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <Modbus_init+0xc4>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f009 fb89 	bl	800b5e8 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001ed6:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <Modbus_init+0xc4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f009 fdd8 	bl	800ba94 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	200001b4 	.word	0x200001b4
 8001ef0:	08001de9 	.word	0x08001de9
 8001ef4:	08001e09 	.word	0x08001e09

08001ef8 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08c      	sub	sp, #48	@ 0x30
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6278      	str	r0, [r7, #36]	@ 0x24
 8001f00:	ed87 0a08 	vstr	s0, [r7, #32]
 8001f04:	edc7 0a07 	vstr	s1, [r7, #28]
 8001f08:	ed87 1a06 	vstr	s2, [r7, #24]
 8001f0c:	edc7 1a05 	vstr	s3, [r7, #20]
 8001f10:	ed87 2a04 	vstr	s4, [r7, #16]
 8001f14:	edc7 2a03 	vstr	s5, [r7, #12]
 8001f18:	ed87 3a02 	vstr	s6, [r7, #8]
 8001f1c:	edc7 3a01 	vstr	s7, [r7, #4]
 8001f20:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f26:	6a3a      	ldr	r2, [r7, #32]
 8001f28:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5e:	2210      	movs	r2, #16
 8001f60:	2100      	movs	r1, #0
 8001f62:	4618      	mov	r0, r3
 8001f64:	f00d fb34 	bl	800f5d0 <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	3310      	adds	r3, #16
 8001f6c:	2240      	movs	r2, #64	@ 0x40
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f00d fb2d 	bl	800f5d0 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f76:	2300      	movs	r3, #0
 8001f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f7a:	e00c      	b.n	8001f96 <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001f7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f86:	3304      	adds	r3, #4
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a79      	ldr	r2, [pc, #484]	@ (8002174 <MotorKalman_Init+0x27c>)
 8001f8e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f92:	3301      	adds	r3, #1
 8001f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f98:	2b03      	cmp	r3, #3
 8001f9a:	ddef      	ble.n	8001f7c <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9e:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001fa2:	2240      	movs	r2, #64	@ 0x40
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f00d fb12 	bl	800f5d0 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fac:	2300      	movs	r3, #0
 8001fae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fb0:	e00d      	b.n	8001fce <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 8001fb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fbc:	33be      	adds	r3, #190	@ 0xbe
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fc6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fca:	3301      	adds	r3, #1
 8001fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	ddee      	ble.n	8001fb2 <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	33f0      	adds	r3, #240	@ 0xf0
 8001fd8:	2210      	movs	r2, #16
 8001fda:	2100      	movs	r1, #0
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f00d faf7 	bl	800f5d0 <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001fe8:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 8001fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fee:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001ff2:	2210      	movs	r2, #16
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f00d faea 	bl	800f5d0 <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002002:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 8002006:	ed97 0a01 	vldr	s0, [r7, #4]
 800200a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800200c:	f000 f922 	bl	8002254 <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 8002010:	ed97 0a00 	vldr	s0, [r7]
 8002014:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002016:	f000 f94d 	bl	80022b4 <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	2201      	movs	r2, #1
 8002024:	2104      	movs	r1, #4
 8002026:	f00d f954 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	3310      	adds	r3, #16
 8002034:	2204      	movs	r2, #4
 8002036:	2104      	movs	r1, #4
 8002038:	f00d f94b 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 800203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203e:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002048:	2204      	movs	r2, #4
 800204a:	2104      	movs	r1, #4
 800204c:	f00d f941 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800205c:	2201      	movs	r2, #1
 800205e:	2101      	movs	r1, #1
 8002060:	f00d f937 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 8002064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002066:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 800206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206c:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 8002070:	2201      	movs	r2, #1
 8002072:	2101      	movs	r1, #1
 8002074:	f00d f92d 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8002078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207a:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8002084:	2201      	movs	r2, #1
 8002086:	2101      	movs	r1, #1
 8002088:	f00d f923 	bl	800f2d2 <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 800208c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208e:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 8002092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002094:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8002098:	2204      	movs	r2, #4
 800209a:	2104      	movs	r1, #4
 800209c:	f00d f919 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 80020ac:	2201      	movs	r2, #1
 80020ae:	2104      	movs	r1, #4
 80020b0:	f00d f90f 	bl	800f2d2 <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 80020b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b6:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 80020ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020c0:	2201      	movs	r2, #1
 80020c2:	2104      	movs	r1, #4
 80020c4:	f00d f905 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80020c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ca:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80020d4:	2204      	movs	r2, #4
 80020d6:	2104      	movs	r1, #4
 80020d8:	f00d f8fb 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80020dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020de:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80020e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e4:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80020e8:	2204      	movs	r2, #4
 80020ea:	2101      	movs	r1, #1
 80020ec:	f00d f8f1 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 80020f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f8:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80020fc:	2201      	movs	r2, #1
 80020fe:	2101      	movs	r1, #1
 8002100:	f00d f8e7 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 8002110:	2201      	movs	r2, #1
 8002112:	2104      	movs	r1, #4
 8002114:	f00d f8dd 	bl	800f2d2 <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 8002118:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800211a:	f000 f82d 	bl	8002178 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	3390      	adds	r3, #144	@ 0x90
 8002128:	2204      	movs	r2, #4
 800212a:	2104      	movs	r1, #4
 800212c:	f00d f8d1 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002138:	33e0      	adds	r3, #224	@ 0xe0
 800213a:	2201      	movs	r2, #1
 800213c:	2104      	movs	r1, #4
 800213e:	f00d f8c8 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 8002142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002144:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800214e:	2204      	movs	r2, #4
 8002150:	2104      	movs	r1, #4
 8002152:	f00d f8be 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 800215c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215e:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8002162:	2201      	movs	r2, #1
 8002164:	2104      	movs	r1, #4
 8002166:	f00d f8b4 	bl	800f2d2 <arm_mat_init_f32>
}
 800216a:	bf00      	nop
 800216c:	3730      	adds	r7, #48	@ 0x30
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	42c80000 	.word	0x42c80000

08002178 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 80021b4:	4619      	mov	r1, r3
 80021b6:	4610      	mov	r0, r2
 80021b8:	eeb0 3a64 	vmov.f32	s6, s9
 80021bc:	eef0 2a45 	vmov.f32	s5, s10
 80021c0:	eeb0 2a65 	vmov.f32	s4, s11
 80021c4:	eef0 1a46 	vmov.f32	s3, s12
 80021c8:	eeb0 1a66 	vmov.f32	s2, s13
 80021cc:	eef0 0a47 	vmov.f32	s1, s14
 80021d0:	eeb0 0a67 	vmov.f32	s0, s15
 80021d4:	f001 f83c 	bl	8003250 <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021de:	2240      	movs	r2, #64	@ 0x40
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f00d f9f4 	bl	800f5d0 <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021ee:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800224c <MotorKalman_DiscretizeModel+0xd4>
 80021f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80021fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002222:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002250 <MotorKalman_DiscretizeModel+0xd8>
 8002226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8002236:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800224c <MotorKalman_DiscretizeModel+0xd4>
 800223a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	3c23d70a 	.word	0x3c23d70a
 8002250:	3dcccccd 	.word	0x3dcccccd

08002254 <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002266:	2240      	movs	r2, #64	@ 0x40
 8002268:	2100      	movs	r1, #0
 800226a:	4618      	mov	r0, r3
 800226c:	f00d f9b0 	bl	800f5d0 <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8002270:	edd7 7a00 	vldr	s15, [r7]
 8002274:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800228c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002294:	d107      	bne.n	80022a6 <MotorKalman_SetProcessNoise+0x52>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800229c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80022a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a4:	d002      	beq.n	80022ac <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7ff ff66 	bl	8002178 <MotorKalman_DiscretizeModel>
    }
}
 80022ac:	bf00      	nop
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 80022c0:	ed97 0a00 	vldr	s0, [r7]
 80022c4:	f00d faa0 	bl	800f808 <sqrtf>
 80022c8:	eef0 7a40 	vmov.f32	s15, s0
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b0b2      	sub	sp, #200	@ 0xc8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 80022f6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002304:	2300      	movs	r3, #0
 8002306:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800230a:	e041      	b.n	8002390 <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 800230c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	33c8      	adds	r3, #200	@ 0xc8
 8002314:	443b      	add	r3, r7
 8002316:	3b3c      	subs	r3, #60	@ 0x3c
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800231e:	2300      	movs	r3, #0
 8002320:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002324:	e02b      	b.n	800237e <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 8002326:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	33c8      	adds	r3, #200	@ 0xc8
 800232e:	443b      	add	r3, r7
 8002330:	3b3c      	subs	r3, #60	@ 0x3c
 8002332:	ed93 7a00 	vldr	s14, [r3]
 8002336:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800233a:	009a      	lsls	r2, r3, #2
 800233c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002340:	4413      	add	r3, r2
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	3324      	adds	r3, #36	@ 0x24
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	edd3 6a00 	vldr	s13, [r3]
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	edd3 7a00 	vldr	s15, [r3]
 800235c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002364:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	33c8      	adds	r3, #200	@ 0xc8
 800236c:	443b      	add	r3, r7
 800236e:	3b3c      	subs	r3, #60	@ 0x3c
 8002370:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002374:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002378:	3301      	adds	r3, #1
 800237a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800237e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002382:	2b03      	cmp	r3, #3
 8002384:	ddcf      	ble.n	8002326 <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002386:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800238a:	3301      	adds	r3, #1
 800238c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002390:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002394:	2b03      	cmp	r3, #3
 8002396:	ddb9      	ble.n	800230c <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002398:	2300      	movs	r3, #0
 800239a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800239e:	e021      	b.n	80023e4 <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 80023a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	33c8      	adds	r3, #200	@ 0xc8
 80023a8:	443b      	add	r3, r7
 80023aa:	3b3c      	subs	r3, #60	@ 0x3c
 80023ac:	ed93 7a00 	vldr	s14, [r3]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023b6:	3338      	adds	r3, #56	@ 0x38
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	edd3 6a00 	vldr	s13, [r3]
 80023c0:	edd7 7a00 	vldr	s15, [r7]
 80023c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023de:	3301      	adds	r3, #1
 80023e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80023e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023e8:	2b03      	cmp	r3, #3
 80023ea:	ddd9      	ble.n	80023a0 <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80023ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80023f0:	2240      	movs	r2, #64	@ 0x40
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f00d f8eb 	bl	800f5d0 <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	2240      	movs	r2, #64	@ 0x40
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f00d f8e4 	bl	800f5d0 <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002408:	2300      	movs	r3, #0
 800240a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800240e:	e05f      	b.n	80024d0 <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002410:	2300      	movs	r3, #0
 8002412:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002416:	e052      	b.n	80024be <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002418:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800241c:	009a      	lsls	r2, r3, #2
 800241e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	33c8      	adds	r3, #200	@ 0xc8
 8002428:	443b      	add	r3, r7
 800242a:	3b7c      	subs	r3, #124	@ 0x7c
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002432:	2300      	movs	r3, #0
 8002434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002438:	e038      	b.n	80024ac <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800243a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800243e:	009a      	lsls	r2, r3, #2
 8002440:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002444:	4413      	add	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	33c8      	adds	r3, #200	@ 0xc8
 800244a:	443b      	add	r3, r7
 800244c:	3b7c      	subs	r3, #124	@ 0x7c
 800244e:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 8002452:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002456:	009a      	lsls	r2, r3, #2
 8002458:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800245c:	4413      	add	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	3324      	adds	r3, #36	@ 0x24
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	edd3 6a00 	vldr	s13, [r3]
 800246a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800246e:	009a      	lsls	r2, r3, #2
 8002470:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002474:	4413      	add	r3, r2
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	3304      	adds	r3, #4
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	edd3 7a00 	vldr	s15, [r3]
 8002482:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002486:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800248a:	009a      	lsls	r2, r3, #2
 800248c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002490:	4413      	add	r3, r2
 8002492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	33c8      	adds	r3, #200	@ 0xc8
 800249a:	443b      	add	r3, r7
 800249c:	3b7c      	subs	r3, #124	@ 0x7c
 800249e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80024a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024a6:	3301      	adds	r3, #1
 80024a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	ddc2      	ble.n	800243a <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024b8:	3301      	adds	r3, #1
 80024ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	dda8      	ble.n	8002418 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024ca:	3301      	adds	r3, #1
 80024cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80024d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	dd9b      	ble.n	8002410 <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80024de:	e05f      	b.n	80025a0 <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80024e0:	2300      	movs	r3, #0
 80024e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024e6:	e052      	b.n	800258e <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80024e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024ec:	009a      	lsls	r2, r3, #2
 80024ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024f2:	4413      	add	r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	33c8      	adds	r3, #200	@ 0xc8
 80024f8:	443b      	add	r3, r7
 80024fa:	3bbc      	subs	r3, #188	@ 0xbc
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002502:	2300      	movs	r3, #0
 8002504:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002508:	e038      	b.n	800257c <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800250a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800250e:	009a      	lsls	r2, r3, #2
 8002510:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	33c8      	adds	r3, #200	@ 0xc8
 800251a:	443b      	add	r3, r7
 800251c:	3bbc      	subs	r3, #188	@ 0xbc
 800251e:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 8002522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002526:	009a      	lsls	r2, r3, #2
 8002528:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	33c8      	adds	r3, #200	@ 0xc8
 8002532:	443b      	add	r3, r7
 8002534:	3b7c      	subs	r3, #124	@ 0x7c
 8002536:	edd3 6a00 	vldr	s13, [r3]
 800253a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800253e:	009a      	lsls	r2, r3, #2
 8002540:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002544:	4413      	add	r3, r2
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	3324      	adds	r3, #36	@ 0x24
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	edd3 7a00 	vldr	s15, [r3]
 8002552:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800255a:	009a      	lsls	r2, r3, #2
 800255c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002560:	4413      	add	r3, r2
 8002562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	33c8      	adds	r3, #200	@ 0xc8
 800256a:	443b      	add	r3, r7
 800256c:	3bbc      	subs	r3, #188	@ 0xbc
 800256e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002572:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002576:	3301      	adds	r3, #1
 8002578:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800257c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002580:	2b03      	cmp	r3, #3
 8002582:	ddc2      	ble.n	800250a <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002584:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002588:	3301      	adds	r3, #1
 800258a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800258e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002592:	2b03      	cmp	r3, #3
 8002594:	dda8      	ble.n	80024e8 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800259a:	3301      	adds	r3, #1
 800259c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80025a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	dd9b      	ble.n	80024e0 <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80025ae:	e037      	b.n	8002620 <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80025b0:	2300      	movs	r3, #0
 80025b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80025b6:	e02a      	b.n	800260e <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80025b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025bc:	009a      	lsls	r2, r3, #2
 80025be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	33c8      	adds	r3, #200	@ 0xc8
 80025c8:	443b      	add	r3, r7
 80025ca:	3bbc      	subs	r3, #188	@ 0xbc
 80025cc:	ed93 7a00 	vldr	s14, [r3]
 80025d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025d4:	009a      	lsls	r2, r3, #2
 80025d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025da:	4413      	add	r3, r2
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	3354      	adds	r3, #84	@ 0x54
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80025e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80025ec:	009a      	lsls	r2, r3, #2
 80025ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025f2:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 80025f4:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	3304      	adds	r3, #4
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002604:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002608:	3301      	adds	r3, #1
 800260a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800260e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002612:	2b03      	cmp	r3, #3
 8002614:	ddd0      	ble.n	80025b8 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002616:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800261a:	3301      	adds	r3, #1
 800261c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002620:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002624:	2b03      	cmp	r3, #3
 8002626:	ddc3      	ble.n	80025b0 <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	2104      	movs	r1, #4
 800265c:	f00c fe39 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	3310      	adds	r3, #16
 800266a:	2204      	movs	r2, #4
 800266c:	2104      	movs	r1, #4
 800266e:	f00c fe30 	bl	800f2d2 <arm_mat_init_f32>
}
 8002672:	bf00      	nop
 8002674:	37c8      	adds	r7, #200	@ 0xc8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b0d0      	sub	sp, #320	@ 0x140
 8002680:	af00      	add	r7, sp, #0
 8002682:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002686:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800268a:	6018      	str	r0, [r3, #0]
 800268c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002690:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002694:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800269c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80026a6:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80026aa:	6812      	ldr	r2, [r2, #0]
 80026ac:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80026b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026b4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 80026be:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026c2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	edd3 7a00 	vldr	s15, [r3]
 80026cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 80026de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80026ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f0:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 80026f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8002702:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002706:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002710:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002714:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002718:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800271c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8002726:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800272a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	edd3 7a03 	vldr	s15, [r3, #12]
 8002734:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800273c:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 8002740:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002744:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002748:	ed93 7a00 	vldr	s14, [r3]
 800274c:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8002750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002754:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002758:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002766:	2300      	movs	r3, #0
 8002768:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800276c:	e04d      	b.n	800280a <MotorKalman_Update+0x18e>
        CP[i] = 0;
 800276e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002778:	443b      	add	r3, r7
 800277a:	3b58      	subs	r3, #88	@ 0x58
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002782:	2300      	movs	r3, #0
 8002784:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002788:	e036      	b.n	80027f8 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 800278a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002794:	443b      	add	r3, r7
 8002796:	3b58      	subs	r3, #88	@ 0x58
 8002798:	ed93 7a00 	vldr	s14, [r3]
 800279c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027a0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027aa:	333c      	adds	r3, #60	@ 0x3c
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	edd3 6a00 	vldr	s13, [r3]
 80027b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027b8:	009a      	lsls	r2, r3, #2
 80027ba:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027be:	4413      	add	r3, r2
 80027c0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80027c4:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	3304      	adds	r3, #4
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027dc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027e6:	443b      	add	r3, r7
 80027e8:	3b58      	subs	r3, #88	@ 0x58
 80027ea:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80027ee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027f2:	3301      	adds	r3, #1
 80027f4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80027f8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	ddc4      	ble.n	800278a <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002800:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002804:	3301      	adds	r3, #1
 8002806:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800280a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800280e:	2b03      	cmp	r3, #3
 8002810:	ddad      	ble.n	800276e <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 8002812:	f04f 0300 	mov.w	r3, #0
 8002816:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800281a:	2300      	movs	r3, #0
 800281c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002820:	e021      	b.n	8002866 <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 8002822:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800282c:	443b      	add	r3, r7
 800282e:	3b58      	subs	r3, #88	@ 0x58
 8002830:	ed93 7a00 	vldr	s14, [r3]
 8002834:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002838:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002842:	333c      	adds	r3, #60	@ 0x3c
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	edd3 7a00 	vldr	s15, [r3]
 800284c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002850:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002854:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002858:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800285c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002860:	3301      	adds	r3, #1
 8002862:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002866:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800286a:	2b03      	cmp	r3, #3
 800286c:	ddd9      	ble.n	8002822 <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 800286e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002872:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 800287c:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002880:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002884:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002888:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002896:	2300      	movs	r3, #0
 8002898:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800289c:	e04d      	b.n	800293a <MotorKalman_Update+0x2be>
        PC[i] = 0;
 800289e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028a8:	443b      	add	r3, r7
 80028aa:	3b68      	subs	r3, #104	@ 0x68
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028b2:	2300      	movs	r3, #0
 80028b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80028b8:	e036      	b.n	8002928 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 80028ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80028c4:	443b      	add	r3, r7
 80028c6:	3b68      	subs	r3, #104	@ 0x68
 80028c8:	ed93 7a00 	vldr	s14, [r3]
 80028cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028d0:	009a      	lsls	r2, r3, #2
 80028d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028d6:	4413      	add	r3, r2
 80028d8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80028dc:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80028e0:	6812      	ldr	r2, [r2, #0]
 80028e2:	3304      	adds	r3, #4
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	edd3 6a00 	vldr	s13, [r3]
 80028ec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80028fa:	333c      	adds	r3, #60	@ 0x3c
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	4413      	add	r3, r2
 8002900:	edd3 7a00 	vldr	s15, [r3]
 8002904:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002908:	ee77 7a27 	vadd.f32	s15, s14, s15
 800290c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002916:	443b      	add	r3, r7
 8002918:	3b68      	subs	r3, #104	@ 0x68
 800291a:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800291e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002922:	3301      	adds	r3, #1
 8002924:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002928:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800292c:	2b03      	cmp	r3, #3
 800292e:	ddc4      	ble.n	80028ba <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002930:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002934:	3301      	adds	r3, #1
 8002936:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800293a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800293e:	2b03      	cmp	r3, #3
 8002940:	ddad      	ble.n	800289e <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 8002942:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002950:	2300      	movs	r3, #0
 8002952:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002956:	e01a      	b.n	800298e <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002958:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002962:	443b      	add	r3, r7
 8002964:	3b68      	subs	r3, #104	@ 0x68
 8002966:	edd3 6a00 	vldr	s13, [r3]
 800296a:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800296e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002972:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800297c:	443b      	add	r3, r7
 800297e:	3b78      	subs	r3, #120	@ 0x78
 8002980:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002984:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002988:	3301      	adds	r3, #1
 800298a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800298e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002992:	2b03      	cmp	r3, #3
 8002994:	dde0      	ble.n	8002958 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002996:	2300      	movs	r3, #0
 8002998:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800299c:	e029      	b.n	80029f2 <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 800299e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029a2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4413      	add	r3, r2
 80029b0:	ed93 7a00 	vldr	s14, [r3]
 80029b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80029be:	443b      	add	r3, r7
 80029c0:	3b78      	subs	r3, #120	@ 0x78
 80029c2:	edd3 6a00 	vldr	s13, [r3]
 80029c6:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 80029ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029d6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029ec:	3301      	adds	r3, #1
 80029ee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80029f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	ddd1      	ble.n	800299e <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029fa:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80029fe:	2240      	movs	r2, #64	@ 0x40
 8002a00:	2100      	movs	r1, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f00c fde4 	bl	800f5d0 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a08:	2300      	movs	r3, #0
 8002a0a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a0e:	e035      	b.n	8002a7c <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a10:	2300      	movs	r3, #0
 8002a12:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002a16:	e028      	b.n	8002a6a <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002a18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a22:	443b      	add	r3, r7
 8002a24:	3b78      	subs	r3, #120	@ 0x78
 8002a26:	ed93 7a00 	vldr	s14, [r3]
 8002a2a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a2e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a38:	333c      	adds	r3, #60	@ 0x3c
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a4c:	4413      	add	r3, r2
 8002a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002a58:	443b      	add	r3, r7
 8002a5a:	3bb8      	subs	r3, #184	@ 0xb8
 8002a5c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a60:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a64:	3301      	adds	r3, #1
 8002a66:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002a6a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	ddd2      	ble.n	8002a18 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a76:	3301      	adds	r3, #1
 8002a78:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	ddc5      	ble.n	8002a10 <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002a84:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a88:	2240      	movs	r2, #64	@ 0x40
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f00c fd9f 	bl	800f5d0 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a92:	2300      	movs	r3, #0
 8002a94:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002a98:	e038      	b.n	8002b0c <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002aa0:	e02b      	b.n	8002afa <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 8002aa2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002aa6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d102      	bne.n	8002ab4 <MotorKalman_Update+0x438>
 8002aae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ab2:	e001      	b.n	8002ab8 <MotorKalman_Update+0x43c>
 8002ab4:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002cd0 <MotorKalman_Update+0x654>
 8002ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002abc:	009a      	lsls	r2, r3, #2
 8002abe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ac2:	4413      	add	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002aca:	443b      	add	r3, r7
 8002acc:	3bb8      	subs	r3, #184	@ 0xb8
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad6:	009a      	lsls	r2, r3, #2
 8002ad8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002adc:	4413      	add	r3, r2
 8002ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ae8:	443b      	add	r3, r7
 8002aea:	3bf8      	subs	r3, #248	@ 0xf8
 8002aec:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002af0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002af4:	3301      	adds	r3, #1
 8002af6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002afa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	ddcf      	ble.n	8002aa2 <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b06:	3301      	adds	r3, #1
 8002b08:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	ddc2      	ble.n	8002a9a <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 8002b14:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b18:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f103 0110 	add.w	r1, r3, #16
 8002b22:	f107 0308 	add.w	r3, r7, #8
 8002b26:	2240      	movs	r2, #64	@ 0x40
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f00c fd95 	bl	800f658 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002b34:	e06e      	b.n	8002c14 <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b36:	2300      	movs	r3, #0
 8002b38:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b3c:	e061      	b.n	8002c02 <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002b3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b42:	009a      	lsls	r2, r3, #2
 8002b44:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b48:	4413      	add	r3, r2
 8002b4a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b4e:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b52:	6812      	ldr	r2, [r2, #0]
 8002b54:	3304      	adds	r3, #4
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002b60:	2300      	movs	r3, #0
 8002b62:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002b66:	e043      	b.n	8002bf0 <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002b68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b6c:	009a      	lsls	r2, r3, #2
 8002b6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b72:	4413      	add	r3, r2
 8002b74:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002b78:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	3304      	adds	r3, #4
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002b88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b8c:	009a      	lsls	r2, r3, #2
 8002b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b92:	4413      	add	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002b9a:	443b      	add	r3, r7
 8002b9c:	3bf8      	subs	r3, #248	@ 0xf8
 8002b9e:	edd3 6a00 	vldr	s13, [r3]
 8002ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ba6:	009a      	lsls	r2, r3, #2
 8002ba8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bac:	4413      	add	r3, r2
 8002bae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bb2:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002bc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002bc6:	009a      	lsls	r2, r3, #2
 8002bc8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bcc:	4413      	add	r3, r2
 8002bce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bd6:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002bda:	6812      	ldr	r2, [r2, #0]
 8002bdc:	3304      	adds	r3, #4
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	4413      	add	r3, r2
 8002be2:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bea:	3301      	adds	r3, #1
 8002bec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	ddb7      	ble.n	8002b68 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002bf8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002c02:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	dd99      	ble.n	8002b3e <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002c14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	dd8c      	ble.n	8002b36 <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002c1c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c20:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c2c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002c36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c3a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c46:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002c50:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c54:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c60:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002c6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c6e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c7a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002c84:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c88:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002c92:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c96:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2104      	movs	r1, #4
 8002ca0:	f00c fb17 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002ca4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ca8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002cb2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cb6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3310      	adds	r3, #16
 8002cbe:	2204      	movs	r2, #4
 8002cc0:	2104      	movs	r1, #4
 8002cc2:	f00c fb06 	bl	800f2d2 <arm_mat_init_f32>
}
 8002cc6:	bf00      	nop
 8002cc8:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	00000000 	.word	0x00000000

08002cd4 <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ce0:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 8002ce4:	ed97 0a02 	vldr	s0, [r7, #8]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f7ff fafa 	bl	80022e2 <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 8002cee:	ed97 0a01 	vldr	s0, [r7, #4]
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f7ff fcc2 	bl	800267c <MotorKalman_Update>

    return filter->velocity;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002cfe:	ee07 3a90 	vmov	s15, r3
}
 8002d02:	eeb0 0a67 	vmov.f32	s0, s15
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 8002d0c:	b480      	push	{r7}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	e00c      	b.n	8002d38 <matrix_copy+0x2c>
        dst[i] = src[i];
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	441a      	add	r2, r3
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	440b      	add	r3, r1
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	3301      	adds	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	dbee      	blt.n	8002d1e <matrix_copy+0x12>
    }
}
 8002d40:	bf00      	nop
 8002d42:	bf00      	nop
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
	...

08002d50 <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8002d50:	b590      	push	{r4, r7, lr}
 8002d52:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002d5c:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8002d60:	6020      	str	r0, [r4, #0]
 8002d62:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002d66:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002d6a:	6001      	str	r1, [r0, #0]
 8002d6c:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d70:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002d74:	ed81 0a00 	vstr	s0, [r1]
 8002d78:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002d7c:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8002d80:	600a      	str	r2, [r1, #0]
 8002d82:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002d86:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002d8a:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002d8c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d90:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002d94:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	2104      	movs	r1, #4
 8002d9e:	f00c fa98 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 8002da2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002da6:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002daa:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2204      	movs	r2, #4
 8002db2:	2104      	movs	r1, #4
 8002db4:	f00c fa8d 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002db8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dbc:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8002dc0:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	2104      	movs	r1, #4
 8002dca:	f00c fa82 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 8002dce:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dd2:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8002dd6:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	2104      	movs	r1, #4
 8002de0:	f00c fa77 	bl	800f2d2 <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 8002de4:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002de8:	2240      	movs	r2, #64	@ 0x40
 8002dea:	2100      	movs	r1, #0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f00c fbef 	bl	800f5d0 <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 8002df2:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002df6:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 8002dfa:	2204      	movs	r2, #4
 8002dfc:	2104      	movs	r1, #4
 8002dfe:	f00c fa68 	bl	800f2d2 <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 8002e02:	2300      	movs	r3, #0
 8002e04:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002e08:	e011      	b.n	8002e2e <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 8002e0a:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002e1a:	443b      	add	r3, r7
 8002e1c:	3b6c      	subs	r3, #108	@ 0x6c
 8002e1e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e22:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002e24:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002e2e:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002e32:	2b03      	cmp	r3, #3
 8002e34:	dde9      	ble.n	8002e0a <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002e36:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002e3a:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8002e3e:	2204      	movs	r2, #4
 8002e40:	2104      	movs	r1, #4
 8002e42:	f00c fa46 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002e46:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002e4a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e4e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002e52:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002e56:	ed93 0a00 	vldr	s0, [r3]
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	f00c facb 	bl	800f3f6 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8002e60:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e64:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002e68:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002e6c:	2210      	movs	r2, #16
 8002e6e:	6819      	ldr	r1, [r3, #0]
 8002e70:	f7ff ff4c 	bl	8002d0c <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002e74:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002e78:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002e7c:	2204      	movs	r2, #4
 8002e7e:	2104      	movs	r1, #4
 8002e80:	f00c fa27 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002e84:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002e88:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	2104      	movs	r1, #4
 8002e90:	f00c fa1f 	bl	800f2d2 <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002e94:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002e98:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002e9c:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f00c f9db 	bl	800f25c <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002ea6:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002eaa:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002eae:	2210      	movs	r2, #16
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ff2b 	bl	8002d0c <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002eb6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002eba:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002ec4:	e03a      	b.n	8002f3c <discretize_system_with_arm+0x1ec>
        factorial *= term;
 8002ec6:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002eca:	ee07 3a90 	vmov	s15, r3
 8002ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ed2:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 8002ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eda:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 8002ede:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002ee2:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002ee6:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002eea:	4618      	mov	r0, r3
 8002eec:	f00c fa09 	bl	800f302 <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 8002ef0:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002ef4:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002ef8:	2210      	movs	r2, #16
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff06 	bl	8002d0c <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 8002f00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f04:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 8002f08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f0c:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002f10:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002f14:	4611      	mov	r1, r2
 8002f16:	eeb0 0a47 	vmov.f32	s0, s14
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f00c fa6b 	bl	800f3f6 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 8002f20:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002f24:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002f28:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f00c f995 	bl	800f25c <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002f32:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f36:	3301      	adds	r3, #1
 8002f38:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002f3c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002f40:	2b0a      	cmp	r3, #10
 8002f42:	ddc0      	ble.n	8002ec6 <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8002f44:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8002f48:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f4c:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f50:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8002f54:	ed93 0a00 	vldr	s0, [r3]
 8002f58:	4610      	mov	r0, r2
 8002f5a:	f00c fa4c 	bl	800f3f6 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8002f5e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f62:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002f66:	461a      	mov	r2, r3
 8002f68:	2300      	movs	r3, #0
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	6053      	str	r3, [r2, #4]
 8002f6e:	6093      	str	r3, [r2, #8]
 8002f70:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 8002f72:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002f76:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	2104      	movs	r1, #4
 8002f7e:	f00c f9a8 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 8002f82:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8002f86:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002f8a:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f00c f9b7 	bl	800f302 <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8002f94:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8002f98:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	2104      	movs	r1, #4
 8002fa0:	f00c f997 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8002fa4:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002fa8:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002fac:	edd3 7a00 	vldr	s15, [r3]
 8002fb0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002fb4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fb8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fbc:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002fc0:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	eeb0 0a47 	vmov.f32	s0, s14
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f00c fa13 	bl	800f3f6 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002fd0:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002fd4:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002fd8:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f00c f93d 	bl	800f25c <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 8002fe2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002fe6:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002fea:	4618      	mov	r0, r3
 8002fec:	2340      	movs	r3, #64	@ 0x40
 8002fee:	461a      	mov	r2, r3
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	f00c faed 	bl	800f5d0 <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 8002ff6:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002ffa:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 8002ffe:	2204      	movs	r2, #4
 8003000:	2104      	movs	r1, #4
 8003002:	f00c f966 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 8003006:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 800300a:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800300e:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8003012:	4618      	mov	r0, r3
 8003014:	f00c f975 	bl	800f302 <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 8003018:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800301c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003020:	461a      	mov	r2, r3
 8003022:	2300      	movs	r3, #0
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	6053      	str	r3, [r2, #4]
 8003028:	6093      	str	r3, [r2, #8]
 800302a:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 800302c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003030:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8003034:	2201      	movs	r2, #1
 8003036:	2104      	movs	r1, #4
 8003038:	f00c f94b 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 800303c:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003040:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003044:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003048:	4618      	mov	r0, r3
 800304a:	f00c f95a 	bl	800f302 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 800304e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003052:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003056:	edd3 7a00 	vldr	s15, [r3]
 800305a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800305e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003062:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306e:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 8003072:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003076:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800307a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800307e:	4611      	mov	r1, r2
 8003080:	eeb0 0a47 	vmov.f32	s0, s14
 8003084:	4618      	mov	r0, r3
 8003086:	f00c f9b6 	bl	800f3f6 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800308a:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800308e:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003092:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003096:	4618      	mov	r0, r3
 8003098:	f00c f8e0 	bl	800f25c <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 800309c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030a0:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80030a4:	4618      	mov	r0, r3
 80030a6:	2340      	movs	r3, #64	@ 0x40
 80030a8:	461a      	mov	r2, r3
 80030aa:	2100      	movs	r1, #0
 80030ac:	f00c fa90 	bl	800f5d0 <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 80030b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80030b4:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 80030b8:	2204      	movs	r2, #4
 80030ba:	2104      	movs	r1, #4
 80030bc:	f00c f909 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 80030c0:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80030c4:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80030c8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80030cc:	4618      	mov	r0, r3
 80030ce:	f00c f918 	bl	800f302 <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80030d2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80030d6:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80030da:	461a      	mov	r2, r3
 80030dc:	2300      	movs	r3, #0
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	6053      	str	r3, [r2, #4]
 80030e2:	6093      	str	r3, [r2, #8]
 80030e4:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80030e6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80030ea:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80030ee:	2201      	movs	r2, #1
 80030f0:	2104      	movs	r1, #4
 80030f2:	f00c f8ee 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80030f6:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80030fa:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80030fe:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003102:	4618      	mov	r0, r3
 8003104:	f00c f8fd 	bl	800f302 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 8003108:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800310c:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003110:	edd3 7a00 	vldr	s15, [r3]
 8003114:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003118:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800311c:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003120:	edd3 7a00 	vldr	s15, [r3]
 8003124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003128:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800312c:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003130:	edd3 7a00 	vldr	s15, [r3]
 8003134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003138:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 800313c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003140:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003144:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003148:	4611      	mov	r1, r2
 800314a:	eeb0 0a47 	vmov.f32	s0, s14
 800314e:	4618      	mov	r0, r3
 8003150:	f00c f951 	bl	800f3f6 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003154:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003158:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800315c:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003160:	4618      	mov	r0, r3
 8003162:	f00c f87b 	bl	800f25c <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 8003166:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800316a:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 800316e:	4618      	mov	r0, r3
 8003170:	2340      	movs	r3, #64	@ 0x40
 8003172:	461a      	mov	r2, r3
 8003174:	2100      	movs	r1, #0
 8003176:	f00c fa2b 	bl	800f5d0 <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 800317a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800317e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8003182:	2204      	movs	r2, #4
 8003184:	2104      	movs	r1, #4
 8003186:	f00c f8a4 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 800318a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800318e:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8003192:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003196:	4618      	mov	r0, r3
 8003198:	f00c f8b3 	bl	800f302 <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 800319c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031a0:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 80031a4:	461a      	mov	r2, r3
 80031a6:	2300      	movs	r3, #0
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	6053      	str	r3, [r2, #4]
 80031ac:	6093      	str	r3, [r2, #8]
 80031ae:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 80031b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031b4:	f107 001c 	add.w	r0, r7, #28
 80031b8:	2201      	movs	r2, #1
 80031ba:	2104      	movs	r1, #4
 80031bc:	f00c f889 	bl	800f2d2 <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 80031c0:	f107 021c 	add.w	r2, r7, #28
 80031c4:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80031c8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80031cc:	4618      	mov	r0, r3
 80031ce:	f00c f898 	bl	800f302 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 80031d2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031d6:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80031e2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031e6:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031ea:	edd3 7a00 	vldr	s15, [r3]
 80031ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031f2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80031f6:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80031fa:	edd3 7a00 	vldr	s15, [r3]
 80031fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003202:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003206:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800320a:	edd3 7a00 	vldr	s15, [r3]
 800320e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003212:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800324c <discretize_system_with_arm+0x4fc>
 8003216:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800321a:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800321e:	f107 031c 	add.w	r3, r7, #28
 8003222:	4611      	mov	r1, r2
 8003224:	eeb0 0a47 	vmov.f32	s0, s14
 8003228:	4618      	mov	r0, r3
 800322a:	f00c f8e4 	bl	800f3f6 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800322e:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003232:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003236:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800323a:	4618      	mov	r0, r3
 800323c:	f00c f80e 	bl	800f25c <arm_mat_add_f32>
}
 8003240:	bf00      	nop
 8003242:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8003246:	46bd      	mov	sp, r7
 8003248:	bd90      	pop	{r4, r7, pc}
 800324a:	bf00      	nop
 800324c:	42f00000 	.word	0x42f00000

08003250 <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8003250:	b580      	push	{r7, lr}
 8003252:	b09e      	sub	sp, #120	@ 0x78
 8003254:	af00      	add	r7, sp, #0
 8003256:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 800325a:	edc7 0a08 	vstr	s1, [r7, #32]
 800325e:	ed87 1a07 	vstr	s2, [r7, #28]
 8003262:	edc7 1a06 	vstr	s3, [r7, #24]
 8003266:	ed87 2a05 	vstr	s4, [r7, #20]
 800326a:	edc7 2a04 	vstr	s5, [r7, #16]
 800326e:	ed87 3a03 	vstr	s6, [r7, #12]
 8003272:	60b8      	str	r0, [r7, #8]
 8003274:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 8003276:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800327a:	2240      	movs	r2, #64	@ 0x40
 800327c:	2100      	movs	r1, #0
 800327e:	4618      	mov	r0, r3
 8003280:	f00c f9a6 	bl	800f5d0 <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 8003284:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]
 800328e:	609a      	str	r2, [r3, #8]
 8003290:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 8003292:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003296:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003298:	edd7 7a06 	vldr	s15, [r7, #24]
 800329c:	eef1 6a67 	vneg.f32	s13, s15
 80032a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80032a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032a8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 80032ac:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 80032b0:	ed97 7a07 	vldr	s14, [r7, #28]
 80032b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032b8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 80032bc:	edd7 6a04 	vldr	s13, [r7, #16]
 80032c0:	ed97 7a07 	vldr	s14, [r7, #28]
 80032c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032c8:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 80032cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80032d0:	eef1 6a67 	vneg.f32	s13, s15
 80032d4:	ed97 7a08 	vldr	s14, [r7, #32]
 80032d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032dc:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 80032e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032e4:	eef1 6a67 	vneg.f32	s13, s15
 80032e8:	ed97 7a08 	vldr	s14, [r7, #32]
 80032ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032f0:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 80032f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032f8:	ed97 7a08 	vldr	s14, [r7, #32]
 80032fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003300:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 8003304:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003308:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68ba      	ldr	r2, [r7, #8]
 8003310:	ed97 0a03 	vldr	s0, [r7, #12]
 8003314:	f7ff fd1c 	bl	8002d50 <discretize_system_with_arm>
}
 8003318:	bf00      	nop
 800331a:	3778      	adds	r7, #120	@ 0x78
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	4613      	mov	r3, r2
 800332c:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a0b      	ldr	r2, [pc, #44]	@ (8003360 <PWM_init+0x40>)
 8003332:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	88fa      	ldrh	r2, [r7, #6]
 800333e:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 8003346:	68b8      	ldr	r0, [r7, #8]
 8003348:	f008 f8de 	bl	800b508 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 800334c:	88fb      	ldrh	r3, [r7, #6]
 800334e:	4619      	mov	r1, r3
 8003350:	68b8      	ldr	r0, [r7, #8]
 8003352:	f008 fa25 	bl	800b7a0 <HAL_TIM_PWM_Start>
}
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	0a21fe80 	.word	0x0a21fe80

08003364 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8003364:	b5b0      	push	{r4, r5, r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003370:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003374:	edd7 7a02 	vldr	s15, [r7, #8]
 8003378:	eef5 7a40 	vcmp.f32	s15, #0.0
 800337c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003380:	d137      	bne.n	80033f2 <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	889b      	ldrh	r3, [r3, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d105      	bne.n	8003396 <PWM_write_duty+0x32>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2200      	movs	r2, #0
 8003392:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003394:	e0e1      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	889b      	ldrh	r3, [r3, #4]
 800339a:	2b04      	cmp	r3, #4
 800339c:	d105      	bne.n	80033aa <PWM_write_duty+0x46>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	6393      	str	r3, [r2, #56]	@ 0x38
 80033a8:	e0d7      	b.n	800355a <PWM_write_duty+0x1f6>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	889b      	ldrh	r3, [r3, #4]
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d105      	bne.n	80033be <PWM_write_duty+0x5a>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2300      	movs	r3, #0
 80033ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80033bc:	e0cd      	b.n	800355a <PWM_write_duty+0x1f6>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	889b      	ldrh	r3, [r3, #4]
 80033c2:	2b0c      	cmp	r3, #12
 80033c4:	d105      	bne.n	80033d2 <PWM_write_duty+0x6e>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	2300      	movs	r3, #0
 80033ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d0:	e0c3      	b.n	800355a <PWM_write_duty+0x1f6>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	889b      	ldrh	r3, [r3, #4]
 80033d6:	2b10      	cmp	r3, #16
 80033d8:	d105      	bne.n	80033e6 <PWM_write_duty+0x82>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	2300      	movs	r3, #0
 80033e2:	6493      	str	r3, [r2, #72]	@ 0x48
 80033e4:	e0b9      	b.n	800355a <PWM_write_duty+0x1f6>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	2300      	movs	r3, #0
 80033ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80033f0:	e0b3      	b.n	800355a <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	ee07 3a90 	vmov	s15, r3
 80033fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8003402:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003406:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340a:	ee17 2a90 	vmov	r2, s15
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800341a:	33fe      	adds	r3, #254	@ 0xfe
 800341c:	4a51      	ldr	r2, [pc, #324]	@ (8003564 <PWM_write_duty+0x200>)
 800341e:	fba2 2303 	umull	r2, r3, r2, r3
 8003422:	0bdb      	lsrs	r3, r3, #15
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	ee07 3a90 	vmov	s15, r3
 8003436:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	899b      	ldrh	r3, [r3, #12]
 800343e:	3301      	adds	r3, #1
 8003440:	ee07 3a90 	vmov	s15, r3
 8003444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003448:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800344c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003454:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003458:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800345c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003460:	ee17 3a90 	vmov	r3, s15
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	89db      	ldrh	r3, [r3, #14]
 800346e:	4618      	mov	r0, r3
 8003470:	f7fd f824 	bl	80004bc <__aeabi_i2d>
 8003474:	4604      	mov	r4, r0
 8003476:	460d      	mov	r5, r1
 8003478:	edd7 7a01 	vldr	s15, [r7, #4]
 800347c:	eef0 7ae7 	vabs.f32	s15, s15
 8003480:	ee17 0a90 	vmov	r0, s15
 8003484:	f7fd f82c 	bl	80004e0 <__aeabi_f2d>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4620      	mov	r0, r4
 800348e:	4629      	mov	r1, r5
 8003490:	f7fd f87e 	bl	8000590 <__aeabi_dmul>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4610      	mov	r0, r2
 800349a:	4619      	mov	r1, r3
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	4b31      	ldr	r3, [pc, #196]	@ (8003568 <PWM_write_duty+0x204>)
 80034a2:	f7fd f99f 	bl	80007e4 <__aeabi_ddiv>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4610      	mov	r0, r2
 80034ac:	4619      	mov	r1, r3
 80034ae:	f7fd fb31 	bl	8000b14 <__aeabi_d2uiz>
 80034b2:	4603      	mov	r3, r0
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	461a      	mov	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	899a      	ldrh	r2, [r3, #12]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	89da      	ldrh	r2, [r3, #14]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	89da      	ldrh	r2, [r3, #14]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	889b      	ldrh	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d106      	bne.n	80034f4 <PWM_write_duty+0x190>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	6952      	ldr	r2, [r2, #20]
 80034f0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80034f2:	e032      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	889b      	ldrh	r3, [r3, #4]
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d106      	bne.n	800350a <PWM_write_duty+0x1a6>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003508:	e027      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	889b      	ldrh	r3, [r3, #4]
 800350e:	2b08      	cmp	r3, #8
 8003510:	d106      	bne.n	8003520 <PWM_write_duty+0x1bc>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800351e:	e01c      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	889b      	ldrh	r3, [r3, #4]
 8003524:	2b0c      	cmp	r3, #12
 8003526:	d106      	bne.n	8003536 <PWM_write_duty+0x1d2>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003534:	e011      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	889b      	ldrh	r3, [r3, #4]
 800353a:	2b10      	cmp	r3, #16
 800353c:	d106      	bne.n	800354c <PWM_write_duty+0x1e8>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800354a:	e006      	b.n	800355a <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003558:	e7ff      	b.n	800355a <PWM_write_duty+0x1f6>
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bdb0      	pop	{r4, r5, r7, pc}
 8003562:	bf00      	nop
 8003564:	80008001 	.word	0x80008001
 8003568:	40590000 	.word	0x40590000
 800356c:	00000000 	.word	0x00000000

08003570 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003570:	b5b0      	push	{r4, r5, r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	ed87 0a02 	vstr	s0, [r7, #8]
 800357c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003580:	edd7 7a02 	vldr	s15, [r7, #8]
 8003584:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358c:	d137      	bne.n	80035fe <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	889b      	ldrh	r3, [r3, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d105      	bne.n	80035a2 <PWM_write_range+0x32>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2200      	movs	r2, #0
 800359e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 80035a0:	e0e1      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	889b      	ldrh	r3, [r3, #4]
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d105      	bne.n	80035b6 <PWM_write_range+0x46>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	2300      	movs	r3, #0
 80035b2:	6393      	str	r3, [r2, #56]	@ 0x38
 80035b4:	e0d7      	b.n	8003766 <PWM_write_range+0x1f6>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	889b      	ldrh	r3, [r3, #4]
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d105      	bne.n	80035ca <PWM_write_range+0x5a>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	2300      	movs	r3, #0
 80035c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80035c8:	e0cd      	b.n	8003766 <PWM_write_range+0x1f6>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	889b      	ldrh	r3, [r3, #4]
 80035ce:	2b0c      	cmp	r3, #12
 80035d0:	d105      	bne.n	80035de <PWM_write_range+0x6e>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	2300      	movs	r3, #0
 80035da:	6413      	str	r3, [r2, #64]	@ 0x40
 80035dc:	e0c3      	b.n	8003766 <PWM_write_range+0x1f6>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	889b      	ldrh	r3, [r3, #4]
 80035e2:	2b10      	cmp	r3, #16
 80035e4:	d105      	bne.n	80035f2 <PWM_write_range+0x82>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	2300      	movs	r3, #0
 80035ee:	6493      	str	r3, [r2, #72]	@ 0x48
 80035f0:	e0b9      	b.n	8003766 <PWM_write_range+0x1f6>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	2300      	movs	r3, #0
 80035fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80035fc:	e0b3      	b.n	8003766 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	ee07 3a90 	vmov	s15, r3
 8003606:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360a:	ed97 7a02 	vldr	s14, [r7, #8]
 800360e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003616:	ee17 2a90 	vmov	r2, s15
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003626:	33fe      	adds	r3, #254	@ 0xfe
 8003628:	4a53      	ldr	r2, [pc, #332]	@ (8003778 <PWM_write_range+0x208>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	0bdb      	lsrs	r3, r3, #15
 8003630:	b29b      	uxth	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	ee07 3a90 	vmov	s15, r3
 8003642:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	899b      	ldrh	r3, [r3, #12]
 800364a:	3301      	adds	r3, #1
 800364c:	ee07 3a90 	vmov	s15, r3
 8003650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003654:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003658:	ed97 7a02 	vldr	s14, [r7, #8]
 800365c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003660:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003664:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800366c:	ee17 3a90 	vmov	r3, s15
 8003670:	b29a      	uxth	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	89db      	ldrh	r3, [r3, #14]
 800367a:	4618      	mov	r0, r3
 800367c:	f7fc ff1e 	bl	80004bc <__aeabi_i2d>
 8003680:	4604      	mov	r4, r0
 8003682:	460d      	mov	r5, r1
 8003684:	edd7 7a01 	vldr	s15, [r7, #4]
 8003688:	eef0 7ae7 	vabs.f32	s15, s15
 800368c:	ee17 0a90 	vmov	r0, s15
 8003690:	f7fc ff26 	bl	80004e0 <__aeabi_f2d>
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	4620      	mov	r0, r4
 800369a:	4629      	mov	r1, r5
 800369c:	f7fc ff78 	bl	8000590 <__aeabi_dmul>
 80036a0:	4602      	mov	r2, r0
 80036a2:	460b      	mov	r3, r1
 80036a4:	4610      	mov	r0, r2
 80036a6:	4619      	mov	r1, r3
 80036a8:	a331      	add	r3, pc, #196	@ (adr r3, 8003770 <PWM_write_range+0x200>)
 80036aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ae:	f7fd f899 	bl	80007e4 <__aeabi_ddiv>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4610      	mov	r0, r2
 80036b8:	4619      	mov	r1, r3
 80036ba:	f7fd fa2b 	bl	8000b14 <__aeabi_d2uiz>
 80036be:	4603      	mov	r3, r0
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	899a      	ldrh	r2, [r3, #12]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	89da      	ldrh	r2, [r3, #14]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	89da      	ldrh	r2, [r3, #14]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	889b      	ldrh	r3, [r3, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <PWM_write_range+0x190>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	6952      	ldr	r2, [r2, #20]
 80036fc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80036fe:	e032      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	889b      	ldrh	r3, [r3, #4]
 8003704:	2b04      	cmp	r3, #4
 8003706:	d106      	bne.n	8003716 <PWM_write_range+0x1a6>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003714:	e027      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	889b      	ldrh	r3, [r3, #4]
 800371a:	2b08      	cmp	r3, #8
 800371c:	d106      	bne.n	800372c <PWM_write_range+0x1bc>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800372a:	e01c      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	889b      	ldrh	r3, [r3, #4]
 8003730:	2b0c      	cmp	r3, #12
 8003732:	d106      	bne.n	8003742 <PWM_write_range+0x1d2>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003740:	e011      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	889b      	ldrh	r3, [r3, #4]
 8003746:	2b10      	cmp	r3, #16
 8003748:	d106      	bne.n	8003758 <PWM_write_range+0x1e8>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003756:	e006      	b.n	8003766 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003764:	e7ff      	b.n	8003766 <PWM_write_range+0x1f6>
 8003766:	bf00      	nop
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bdb0      	pop	{r4, r5, r7, pc}
 800376e:	bf00      	nop
 8003770:	00000000 	.word	0x00000000
 8003774:	40efffe0 	.word	0x40efffe0
 8003778:	80008001 	.word	0x80008001

0800377c <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6178      	str	r0, [r7, #20]
 8003784:	6139      	str	r1, [r7, #16]
 8003786:	60fa      	str	r2, [r7, #12]
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	ed87 0a01 	vstr	s0, [r7, #4]
 800378e:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	2200      	movs	r2, #0
 80037ba:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 80037dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	fb93 f2f2 	sdiv	r2, r3, r2
 80037e6:	68f9      	ldr	r1, [r7, #12]
 80037e8:	fb01 f202 	mul.w	r2, r1, r2
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2200      	movs	r2, #0
 80037fa:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	2200      	movs	r2, #0
 8003800:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f04f 0200 	mov.w	r2, #0
 8003810:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f04f 0200 	mov.w	r2, #0
 8003828:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f04f 0200 	mov.w	r2, #0
 8003840:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 800384a:	213c      	movs	r1, #60	@ 0x3c
 800384c:	6938      	ldr	r0, [r7, #16]
 800384e:	f008 fa63 	bl	800bd18 <HAL_TIM_Encoder_Start>
}
 8003852:	bf00      	nop
 8003854:	3718      	adds	r7, #24
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	0000      	movs	r0, r0
 800385c:	0000      	movs	r0, r0
	...

08003860 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003860:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003864:	b084      	sub	sp, #16
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	0fda      	lsrs	r2, r3, #31
 8003888:	4413      	add	r3, r2
 800388a:	105b      	asrs	r3, r3, #1
 800388c:	461a      	mov	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	4293      	cmp	r3, r2
 8003892:	dd05      	ble.n	80038a0 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	e00e      	b.n	80038be <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	0fda      	lsrs	r2, r3, #31
 80038a6:	4413      	add	r3, r2
 80038a8:	105b      	asrs	r3, r3, #1
 80038aa:	425b      	negs	r3, r3
 80038ac:	461a      	mov	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	4293      	cmp	r3, r2
 80038b2:	da04      	bge.n	80038be <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	4413      	add	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	441a      	add	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	ee07 3a90 	vmov	s15, r3
 80038e0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	ee07 3a90 	vmov	s15, r3
 80038ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f0:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80038fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	4618      	mov	r0, r3
 800390e:	f7fc fde7 	bl	80004e0 <__aeabi_f2d>
 8003912:	4604      	mov	r4, r0
 8003914:	460d      	mov	r5, r1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391a:	ee07 3a90 	vmov	s15, r3
 800391e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800392e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003932:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003936:	ee17 0a90 	vmov	r0, s15
 800393a:	f7fc fdd1 	bl	80004e0 <__aeabi_f2d>
 800393e:	a33c      	add	r3, pc, #240	@ (adr r3, 8003a30 <QEI_get_diff_count+0x1d0>)
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f7fc fe24 	bl	8000590 <__aeabi_dmul>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4690      	mov	r8, r2
 800394e:	4699      	mov	r9, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003954:	4618      	mov	r0, r3
 8003956:	f7fc fdc3 	bl	80004e0 <__aeabi_f2d>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4640      	mov	r0, r8
 8003960:	4649      	mov	r1, r9
 8003962:	f7fc fe15 	bl	8000590 <__aeabi_dmul>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4620      	mov	r0, r4
 800396c:	4629      	mov	r1, r5
 800396e:	f7fc fc59 	bl	8000224 <__adddf3>
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	4610      	mov	r0, r2
 8003978:	4619      	mov	r1, r3
 800397a:	f7fd f8eb 	bl	8000b54 <__aeabi_d2f>
 800397e:	4602      	mov	r2, r0
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003988:	4618      	mov	r0, r3
 800398a:	f7fc fda9 	bl	80004e0 <__aeabi_f2d>
 800398e:	4604      	mov	r4, r0
 8003990:	460d      	mov	r5, r1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	ee07 3a90 	vmov	s15, r3
 80039a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039aa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039ae:	ee16 0a90 	vmov	r0, s13
 80039b2:	f7fc fd95 	bl	80004e0 <__aeabi_f2d>
 80039b6:	a31e      	add	r3, pc, #120	@ (adr r3, 8003a30 <QEI_get_diff_count+0x1d0>)
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	f7fc fde8 	bl	8000590 <__aeabi_dmul>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	4690      	mov	r8, r2
 80039c6:	4699      	mov	r9, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fc fd87 	bl	80004e0 <__aeabi_f2d>
 80039d2:	4602      	mov	r2, r0
 80039d4:	460b      	mov	r3, r1
 80039d6:	4640      	mov	r0, r8
 80039d8:	4649      	mov	r1, r9
 80039da:	f7fc fdd9 	bl	8000590 <__aeabi_dmul>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	4690      	mov	r8, r2
 80039e4:	4699      	mov	r9, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fc fd78 	bl	80004e0 <__aeabi_f2d>
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4640      	mov	r0, r8
 80039f6:	4649      	mov	r1, r9
 80039f8:	f7fc fdca 	bl	8000590 <__aeabi_dmul>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4620      	mov	r0, r4
 8003a02:	4629      	mov	r1, r5
 8003a04:	f7fc fc0e 	bl	8000224 <__adddf3>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	4619      	mov	r1, r3
 8003a10:	f7fd f8a0 	bl	8000b54 <__aeabi_d2f>
 8003a14:	4602      	mov	r2, r0
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	605a      	str	r2, [r3, #4]
}
 8003a22:	bf00      	nop
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a2c:	f3af 8000 	nop.w
 8003a30:	54442d18 	.word	0x54442d18
 8003a34:	400921fb 	.word	0x400921fb

08003a38 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8003a38:	b5b0      	push	{r4, r5, r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a48:	fb02 f303 	mul.w	r3, r2, r3
 8003a4c:	ee07 3a90 	vmov	s15, r3
 8003a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fc fd3e 	bl	80004e0 <__aeabi_f2d>
 8003a64:	f04f 0200 	mov.w	r2, #0
 8003a68:	4b83      	ldr	r3, [pc, #524]	@ (8003c78 <QEI_compute_data+0x240>)
 8003a6a:	f7fc fd91 	bl	8000590 <__aeabi_dmul>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4614      	mov	r4, r2
 8003a74:	461d      	mov	r5, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	ee07 3a90 	vmov	s15, r3
 8003a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a82:	ee17 0a90 	vmov	r0, s15
 8003a86:	f7fc fd2b 	bl	80004e0 <__aeabi_f2d>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4620      	mov	r0, r4
 8003a90:	4629      	mov	r1, r5
 8003a92:	f7fc fea7 	bl	80007e4 <__aeabi_ddiv>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	4614      	mov	r4, r2
 8003a9c:	461d      	mov	r5, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fc fd1c 	bl	80004e0 <__aeabi_f2d>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	4620      	mov	r0, r4
 8003aae:	4629      	mov	r1, r5
 8003ab0:	f7fc fd6e 	bl	8000590 <__aeabi_dmul>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
 8003abc:	f7fd f84a 	bl	8000b54 <__aeabi_d2f>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003acc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ad0:	ee17 0a90 	vmov	r0, s15
 8003ad4:	f7fc fd04 	bl	80004e0 <__aeabi_f2d>
 8003ad8:	a365      	add	r3, pc, #404	@ (adr r3, 8003c70 <QEI_compute_data+0x238>)
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	f7fc fd57 	bl	8000590 <__aeabi_dmul>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4614      	mov	r4, r2
 8003ae8:	461d      	mov	r5, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	ee07 3a90 	vmov	s15, r3
 8003af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003af6:	ee17 0a90 	vmov	r0, s15
 8003afa:	f7fc fcf1 	bl	80004e0 <__aeabi_f2d>
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4620      	mov	r0, r4
 8003b04:	4629      	mov	r1, r5
 8003b06:	f7fc fe6d 	bl	80007e4 <__aeabi_ddiv>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4614      	mov	r4, r2
 8003b10:	461d      	mov	r5, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fc fce2 	bl	80004e0 <__aeabi_f2d>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4620      	mov	r0, r4
 8003b22:	4629      	mov	r1, r5
 8003b24:	f7fc fd34 	bl	8000590 <__aeabi_dmul>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	4610      	mov	r0, r2
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f7fd f810 	bl	8000b54 <__aeabi_d2f>
 8003b34:	4602      	mov	r2, r0
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fc fcce 	bl	80004e0 <__aeabi_f2d>
 8003b44:	a34a      	add	r3, pc, #296	@ (adr r3, 8003c70 <QEI_compute_data+0x238>)
 8003b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4a:	f7fc fd21 	bl	8000590 <__aeabi_dmul>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	4614      	mov	r4, r2
 8003b54:	461d      	mov	r5, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fcc0 	bl	80004e0 <__aeabi_f2d>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4620      	mov	r0, r4
 8003b66:	4629      	mov	r1, r5
 8003b68:	f7fc fd12 	bl	8000590 <__aeabi_dmul>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4614      	mov	r4, r2
 8003b72:	461d      	mov	r5, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	ee07 3a90 	vmov	s15, r3
 8003b7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b80:	ee17 0a90 	vmov	r0, s15
 8003b84:	f7fc fcac 	bl	80004e0 <__aeabi_f2d>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4620      	mov	r0, r4
 8003b8e:	4629      	mov	r1, r5
 8003b90:	f7fc fe28 	bl	80007e4 <__aeabi_ddiv>
 8003b94:	4602      	mov	r2, r0
 8003b96:	460b      	mov	r3, r1
 8003b98:	4614      	mov	r4, r2
 8003b9a:	461d      	mov	r5, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fc fc9d 	bl	80004e0 <__aeabi_f2d>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4620      	mov	r0, r4
 8003bac:	4629      	mov	r1, r5
 8003bae:	f7fc fcef 	bl	8000590 <__aeabi_dmul>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	4619      	mov	r1, r3
 8003bba:	f7fc ffcb 	bl	8000b54 <__aeabi_d2f>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	ed93 7a02 	vldr	s14, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	edd3 7a03 	vldr	s15, [r3, #12]
 8003be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003be4:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 8003be8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bec:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf4:	d00a      	beq.n	8003c0c <QEI_compute_data+0x1d4>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c02:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0a:	e001      	b.n	8003c10 <QEI_compute_data+0x1d8>
 8003c0c:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003c7c <QEI_compute_data+0x244>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	ed93 7a04 	vldr	s14, [r3, #16]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c26:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8003c2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c36:	d00a      	beq.n	8003c4e <QEI_compute_data+0x216>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	ee07 3a90 	vmov	s15, r3
 8003c40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c44:	edd7 7a02 	vldr	s15, [r7, #8]
 8003c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c4c:	e001      	b.n	8003c52 <QEI_compute_data+0x21a>
 8003c4e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003c7c <QEI_compute_data+0x244>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	691a      	ldr	r2, [r3, #16]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	615a      	str	r2, [r3, #20]
}
 8003c68:	bf00      	nop
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8003c70:	54442d18 	.word	0x54442d18
 8003c74:	400921fb 	.word	0x400921fb
 8003c78:	404e0000 	.word	0x404e0000
 8003c7c:	00000000 	.word	0x00000000

08003c80 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08e      	sub	sp, #56	@ 0x38
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6178      	str	r0, [r7, #20]
 8003c88:	ed87 0a04 	vstr	s0, [r7, #16]
 8003c8c:	edc7 0a03 	vstr	s1, [r7, #12]
 8003c90:	ed87 1a02 	vstr	s2, [r7, #8]
 8003c94:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f04f 0200 	mov.w	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003cbe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003cc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cca:	eef0 7ae7 	vabs.f32	s15, s15
 8003cce:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8003cd2:	ed97 7a03 	vldr	s14, [r7, #12]
 8003cd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003cda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce6:	d503      	bpl.n	8003cf0 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	22ff      	movs	r2, #255	@ 0xff
 8003cec:	741a      	strb	r2, [r3, #16]
 8003cee:	e002      	b.n	8003cf6 <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8003cf6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003cfa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d02:	d006      	beq.n	8003d12 <Trapezoidal_Generator+0x92>
 8003d04:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d10:	d104      	bne.n	8003d1c <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	60da      	str	r2, [r3, #12]
        return;
 8003d1a:	e06f      	b.n	8003dfc <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8003d1c:	edd7 6a02 	vldr	s13, [r7, #8]
 8003d20:	ed97 7a01 	vldr	s14, [r7, #4]
 8003d24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003d2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d30:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003d34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d38:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003d3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d40:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003d50:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003d54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d5c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003d60:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003d64:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d70:	db27      	blt.n	8003dc2 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 8003d72:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003d76:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d7e:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 8003d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d86:	ed97 7a02 	vldr	s14, [r7, #8]
 8003d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d8e:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d96:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003d98:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003d9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003daa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003dae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003db2:	edd7 7a06 	vldr	s15, [r7, #24]
 8003db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	edc3 7a02 	vstr	s15, [r3, #8]
 8003dc0:	e018      	b.n	8003df4 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8003dc2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003dc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003dce:	eeb0 0a66 	vmov.f32	s0, s13
 8003dd2:	f00b fd19 	bl	800f808 <sqrtf>
 8003dd6:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	6a3a      	ldr	r2, [r7, #32]
 8003de4:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8003de6:	edd7 7a08 	vldr	s15, [r7, #32]
 8003dea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	60da      	str	r2, [r3, #12]
}
 8003dfc:	3738      	adds	r7, #56	@ 0x38
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8003e04:	b480      	push	{r7}
 8003e06:	b08d      	sub	sp, #52	@ 0x34
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6178      	str	r0, [r7, #20]
 8003e0c:	6139      	str	r1, [r7, #16]
 8003e0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003e12:	edc7 0a02 	vstr	s1, [r7, #8]
 8003e16:	ed87 1a01 	vstr	s2, [r7, #4]
 8003e1a:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e24:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80040a8 <Trapezoidal_Evaluated+0x2a4>
 8003e28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	ed93 7a03 	vldr	s14, [r3, #12]
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e46:	f200 811b 	bhi.w	8004080 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	7c1b      	ldrb	r3, [r3, #16]
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	ee07 3a90 	vmov	s15, r3
 8003e5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e5e:	ed97 7a00 	vldr	s14, [r7]
 8003e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e66:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	ed93 7a00 	vldr	s14, [r3]
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e76:	eeb4 7a67 	vcmp.f32	s14, s15
 8003e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7e:	d109      	bne.n	8003e94 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	edd3 7a00 	vldr	s15, [r3]
 8003e86:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e8e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8003e92:	e00c      	b.n	8003eae <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	7c1b      	ldrb	r3, [r3, #16]
 8003e98:	b25b      	sxtb	r3, r3
 8003e9a:	ee07 3a90 	vmov	s15, r3
 8003e9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ea2:	ed97 7a01 	vldr	s14, [r7, #4]
 8003ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eaa:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	ed93 7a03 	vldr	s14, [r3, #12]
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	edd3 7a00 	vldr	s15, [r3]
 8003eba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec2:	d824      	bhi.n	8003f0e <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8003ec4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ec8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003ecc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ed6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	ed93 7a03 	vldr	s14, [r3, #12]
 8003ef8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0a:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8003f0c:	e0c6      	b.n	800409c <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f22:	d830      	bhi.n	8003f86 <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003f24:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003f28:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003f2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	edd3 7a00 	vldr	s15, [r3]
 8003f36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	edd3 7a00 	vldr	s15, [r3]
 8003f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f44:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f4c:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	edd3 7a00 	vldr	s15, [r3]
 8003f5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f60:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003f64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f68:	edd7 7a06 	vldr	s15, [r7, #24]
 8003f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f7a:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	609a      	str	r2, [r3, #8]
}
 8003f84:	e08a      	b.n	800409c <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	ed93 7a03 	vldr	s14, [r3, #12]
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f9a:	d900      	bls.n	8003f9e <Trapezoidal_Evaluated+0x19a>
}
 8003f9c:	e07e      	b.n	800409c <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003f9e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003fa2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003fa6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	edd3 7a00 	vldr	s15, [r3]
 8003fb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	edd3 7a00 	vldr	s15, [r3]
 8003fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fbe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fc6:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	ed93 7a01 	vldr	s14, [r3, #4]
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	edd3 7a00 	vldr	s15, [r3]
 8003fda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fe2:	dd11      	ble.n	8004008 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	ed93 7a01 	vldr	s14, [r3, #4]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	edd3 7a00 	vldr	s15, [r3]
 8003ff0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ff4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004004:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	ed93 7a03 	vldr	s14, [r3, #12]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	edd3 7a01 	vldr	s15, [r3, #4]
 8004014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004018:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 800401c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004020:	edd7 7a07 	vldr	s15, [r7, #28]
 8004024:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004028:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800402c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004030:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004034:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004038:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800403c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004040:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004044:	edd7 7a07 	vldr	s15, [r7, #28]
 8004048:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800404c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 8004056:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800405a:	edd7 7a07 	vldr	s15, [r7, #28]
 800405e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004062:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004066:	ee77 7a67 	vsub.f32	s15, s14, s15
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8004070:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004074:	eef1 7a67 	vneg.f32	s15, s15
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800407e:	e00d      	b.n	800409c <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2201      	movs	r2, #1
 8004084:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f04f 0200 	mov.w	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f04f 0200 	mov.w	r2, #0
 800409a:	609a      	str	r2, [r3, #8]
}
 800409c:	bf00      	nop
 800409e:	3734      	adds	r7, #52	@ 0x34
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	3a83126f 	.word	0x3a83126f

080040ac <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80040b6:	4603      	mov	r3, r0
 80040b8:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 80040ba:	78fb      	ldrb	r3, [r7, #3]
 80040bc:	2b1a      	cmp	r3, #26
 80040be:	d018      	beq.n	80040f2 <temperature_to_base+0x46>
 80040c0:	2b1a      	cmp	r3, #26
 80040c2:	dc1d      	bgt.n	8004100 <temperature_to_base+0x54>
 80040c4:	2b18      	cmp	r3, #24
 80040c6:	d002      	beq.n	80040ce <temperature_to_base+0x22>
 80040c8:	2b19      	cmp	r3, #25
 80040ca:	d003      	beq.n	80040d4 <temperature_to_base+0x28>
 80040cc:	e018      	b.n	8004100 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 80040ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80040d2:	e017      	b.n	8004104 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 80040d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80040d8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004114 <temperature_to_base+0x68>
 80040dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80040e0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80040e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80040e8:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 80040ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040f0:	e008      	b.n	8004104 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 80040f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80040f6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004118 <temperature_to_base+0x6c>
 80040fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80040fe:	e001      	b.n	8004104 <temperature_to_base+0x58>
        default:
            return value;
 8004100:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8004104:	eeb0 0a67 	vmov.f32	s0, s15
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	42000000 	.word	0x42000000
 8004118:	43889333 	.word	0x43889333

0800411c <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	ed87 0a01 	vstr	s0, [r7, #4]
 8004126:	4603      	mov	r3, r0
 8004128:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	2b1a      	cmp	r3, #26
 800412e:	d018      	beq.n	8004162 <temperature_from_base+0x46>
 8004130:	2b1a      	cmp	r3, #26
 8004132:	dc1d      	bgt.n	8004170 <temperature_from_base+0x54>
 8004134:	2b18      	cmp	r3, #24
 8004136:	d002      	beq.n	800413e <temperature_from_base+0x22>
 8004138:	2b19      	cmp	r3, #25
 800413a:	d003      	beq.n	8004144 <temperature_from_base+0x28>
 800413c:	e018      	b.n	8004170 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 800413e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004142:	e017      	b.n	8004174 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 8004144:	edd7 7a01 	vldr	s15, [r7, #4]
 8004148:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 800414c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004150:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004154:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004158:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004184 <temperature_from_base+0x68>
 800415c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004160:	e008      	b.n	8004174 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 8004162:	edd7 7a01 	vldr	s15, [r7, #4]
 8004166:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004188 <temperature_from_base+0x6c>
 800416a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800416e:	e001      	b.n	8004174 <temperature_from_base+0x58>
        default:
            return value;
 8004170:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8004174:	eeb0 0a67 	vmov.f32	s0, s15
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	42000000 	.word	0x42000000
 8004188:	43889333 	.word	0x43889333

0800418c <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2202      	movs	r2, #2
 800419e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041a0:	2300      	movs	r3, #0
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	e00a      	b.n	80041bc <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	3304      	adds	r3, #4
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	3301      	adds	r3, #1
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b1a      	cmp	r3, #26
 80041c0:	ddf1      	ble.n	80041a6 <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a11      	ldr	r2, [pc, #68]	@ (800420c <init_length_converter+0x80>)
 80041c6:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a11      	ldr	r2, [pc, #68]	@ (8004210 <init_length_converter+0x84>)
 80041cc:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80041d4:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a0e      	ldr	r2, [pc, #56]	@ (8004214 <init_length_converter+0x88>)
 80041da:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a0e      	ldr	r2, [pc, #56]	@ (8004218 <init_length_converter+0x8c>)
 80041e0:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a0d      	ldr	r2, [pc, #52]	@ (800421c <init_length_converter+0x90>)
 80041e6:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004220 <init_length_converter+0x94>)
 80041ec:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004224 <init_length_converter+0x98>)
 80041f2:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	3a83126f 	.word	0x3a83126f
 8004210:	3c23d70a 	.word	0x3c23d70a
 8004214:	447a0000 	.word	0x447a0000
 8004218:	3cd013a9 	.word	0x3cd013a9
 800421c:	3e9c0ebf 	.word	0x3e9c0ebf
 8004220:	3f6a161e 	.word	0x3f6a161e
 8004224:	44c92b02 	.word	0x44c92b02

08004228 <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	220a      	movs	r2, #10
 800423a:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 800423c:	2300      	movs	r3, #0
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	e00a      	b.n	8004258 <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	3304      	adds	r3, #4
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3301      	adds	r3, #1
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b1a      	cmp	r3, #26
 800425c:	ddf1      	ble.n	8004242 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a0e      	ldr	r2, [pc, #56]	@ (800429c <init_mass_converter+0x74>)
 8004262:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a0e      	ldr	r2, [pc, #56]	@ (80042a0 <init_mass_converter+0x78>)
 8004268:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004270:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a0b      	ldr	r2, [pc, #44]	@ (80042a4 <init_mass_converter+0x7c>)
 8004276:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4a0b      	ldr	r2, [pc, #44]	@ (80042a8 <init_mass_converter+0x80>)
 800427c:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a0a      	ldr	r2, [pc, #40]	@ (80042ac <init_mass_converter+0x84>)
 8004282:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004290:	bf00      	nop
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	358637bd 	.word	0x358637bd
 80042a0:	3a83126f 	.word	0x3a83126f
 80042a4:	447a0000 	.word	0x447a0000
 80042a8:	3ce83d36 	.word	0x3ce83d36
 80042ac:	3ee83d36 	.word	0x3ee83d36

080042b0 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	220f      	movs	r2, #15
 80042c2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	e00a      	b.n	80042e0 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	3304      	adds	r3, #4
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	3301      	adds	r3, #1
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b1a      	cmp	r3, #26
 80042e4:	ddf1      	ble.n	80042ca <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004314 <init_angle_converter+0x64>)
 80042ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80042f2:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a08      	ldr	r2, [pc, #32]	@ (8004318 <init_angle_converter+0x68>)
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	3c8efa35 	.word	0x3c8efa35
 8004318:	3c80adfd 	.word	0x3c80adfd

0800431c <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2203      	movs	r2, #3
 8004328:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2214      	movs	r2, #20
 800432e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004330:	2300      	movs	r3, #0
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	e00a      	b.n	800434c <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	3304      	adds	r3, #4
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3301      	adds	r3, #1
 800434a:	60fb      	str	r3, [r7, #12]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b1a      	cmp	r3, #26
 8004350:	ddf1      	ble.n	8004336 <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a10      	ldr	r2, [pc, #64]	@ (8004398 <init_time_converter+0x7c>)
 8004356:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a10      	ldr	r2, [pc, #64]	@ (800439c <init_time_converter+0x80>)
 800435c:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a0f      	ldr	r2, [pc, #60]	@ (80043a0 <init_time_converter+0x84>)
 8004362:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800436a:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a0d      	ldr	r2, [pc, #52]	@ (80043a4 <init_time_converter+0x88>)
 8004370:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a0c      	ldr	r2, [pc, #48]	@ (80043a8 <init_time_converter+0x8c>)
 8004376:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a0c      	ldr	r2, [pc, #48]	@ (80043ac <init_time_converter+0x90>)
 800437c:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800438a:	bf00      	nop
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	3089705f 	.word	0x3089705f
 800439c:	358637bd 	.word	0x358637bd
 80043a0:	3a83126f 	.word	0x3a83126f
 80043a4:	42700000 	.word	0x42700000
 80043a8:	45610000 	.word	0x45610000
 80043ac:	47a8c000 	.word	0x47a8c000

080043b0 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2204      	movs	r2, #4
 80043bc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2218      	movs	r2, #24
 80043c2:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043c4:	2300      	movs	r3, #0
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	e00a      	b.n	80043e0 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	3304      	adds	r3, #4
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	3301      	adds	r3, #1
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2b1a      	cmp	r3, #26
 80043e4:	ddf1      	ble.n	80043ca <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a05      	ldr	r2, [pc, #20]	@ (8004400 <init_temperature_converter+0x50>)
 80043ea:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a05      	ldr	r2, [pc, #20]	@ (8004404 <init_temperature_converter+0x54>)
 80043f0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80043f2:	bf00      	nop
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	080040ad 	.word	0x080040ad
 8004404:	0800411d 	.word	0x0800411d

08004408 <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4618      	mov	r0, r3
 8004414:	f7ff feba 	bl	800418c <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3378      	adds	r3, #120	@ 0x78
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff ff03 	bl	8004228 <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	33f0      	adds	r3, #240	@ 0xf0
 8004426:	4618      	mov	r0, r3
 8004428:	f7ff ff42 	bl	80042b0 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004432:	4618      	mov	r0, r3
 8004434:	f7ff ff72 	bl	800431c <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff ffb6 	bl	80043b0 <init_temperature_converter>
}
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	2b1a      	cmp	r3, #26
 800445a:	d803      	bhi.n	8004464 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	4a05      	ldr	r2, [pc, #20]	@ (8004474 <UnitConverter_get_unit_type+0x28>)
 8004460:	5cd3      	ldrb	r3, [r2, r3]
 8004462:	e000      	b.n	8004466 <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	20000114 	.word	0x20000114

08004478 <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	ed87 0a02 	vstr	s0, [r7, #8]
 8004484:	460b      	mov	r3, r1
 8004486:	71fb      	strb	r3, [r7, #7]
 8004488:	4613      	mov	r3, r2
 800448a:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 800448c:	79fb      	ldrb	r3, [r7, #7]
 800448e:	4618      	mov	r0, r3
 8004490:	f7ff ffdc 	bl	800444c <UnitConverter_get_unit_type>
 8004494:	4603      	mov	r3, r0
 8004496:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 8004498:	79bb      	ldrb	r3, [r7, #6]
 800449a:	4618      	mov	r0, r3
 800449c:	f7ff ffd6 	bl	800444c <UnitConverter_get_unit_type>
 80044a0:	4603      	mov	r3, r0
 80044a2:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 80044a4:	7efa      	ldrb	r2, [r7, #27]
 80044a6:	7ebb      	ldrb	r3, [r7, #26]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d002      	beq.n	80044b2 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 80044ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80044b0:	e03b      	b.n	800452a <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 80044b2:	7efa      	ldrb	r2, [r7, #27]
 80044b4:	4613      	mov	r3, r2
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	1a9b      	subs	r3, r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	4413      	add	r3, r2
 80044c0:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d009      	beq.n	80044de <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ce:	79fa      	ldrb	r2, [r7, #7]
 80044d0:	4610      	mov	r0, r2
 80044d2:	ed97 0a02 	vldr	s0, [r7, #8]
 80044d6:	4798      	blx	r3
 80044d8:	ed87 0a07 	vstr	s0, [r7, #28]
 80044dc:	e00c      	b.n	80044f8 <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	3304      	adds	r3, #4
 80044e8:	edd3 7a00 	vldr	s15, [r3]
 80044ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80044f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044f4:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d009      	beq.n	8004514 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004504:	79ba      	ldrb	r2, [r7, #6]
 8004506:	4610      	mov	r0, r2
 8004508:	ed97 0a07 	vldr	s0, [r7, #28]
 800450c:	4798      	blx	r3
 800450e:	eef0 7a40 	vmov.f32	s15, s0
 8004512:	e00a      	b.n	800452a <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 8004514:	79bb      	ldrb	r3, [r7, #6]
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	3304      	adds	r3, #4
 800451e:	ed93 7a00 	vldr	s14, [r3]
 8004522:	edd7 6a07 	vldr	s13, [r7, #28]
 8004526:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 800452a:	eeb0 0a67 	vmov.f32	s0, s15
 800452e:	3720      	adds	r7, #32
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004540:	460b      	mov	r3, r1
 8004542:	71fb      	strb	r3, [r7, #7]
 8004544:	4613      	mov	r3, r2
 8004546:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004548:	79fb      	ldrb	r3, [r7, #7]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ff7e 	bl	800444c <UnitConverter_get_unit_type>
 8004550:	4603      	mov	r3, r0
 8004552:	2b02      	cmp	r3, #2
 8004554:	d111      	bne.n	800457a <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 8004556:	79bb      	ldrb	r3, [r7, #6]
 8004558:	4618      	mov	r0, r3
 800455a:	f7ff ff77 	bl	800444c <UnitConverter_get_unit_type>
 800455e:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004560:	2b02      	cmp	r3, #2
 8004562:	d10a      	bne.n	800457a <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004564:	79ba      	ldrb	r2, [r7, #6]
 8004566:	79fb      	ldrb	r3, [r7, #7]
 8004568:	4619      	mov	r1, r3
 800456a:	ed97 0a02 	vldr	s0, [r7, #8]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f7ff ff82 	bl	8004478 <UnitConverter_convert>
 8004574:	eef0 7a40 	vmov.f32	s15, s0
 8004578:	e001      	b.n	800457e <UnitConverter_angle+0x4a>
    }
    return value;
 800457a:	edd7 7a02 	vldr	s15, [r7, #8]
}
 800457e:	eeb0 0a67 	vmov.f32	s0, s15
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08c      	sub	sp, #48	@ 0x30
 800458c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800458e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	605a      	str	r2, [r3, #4]
 8004598:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800459a:	1d3b      	adds	r3, r7, #4
 800459c:	2220      	movs	r2, #32
 800459e:	2100      	movs	r1, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f00b f815 	bl	800f5d0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80045a6:	4b39      	ldr	r3, [pc, #228]	@ (800468c <MX_ADC1_Init+0x104>)
 80045a8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80045ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80045ae:	4b37      	ldr	r3, [pc, #220]	@ (800468c <MX_ADC1_Init+0x104>)
 80045b0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80045b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80045b6:	4b35      	ldr	r3, [pc, #212]	@ (800468c <MX_ADC1_Init+0x104>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80045bc:	4b33      	ldr	r3, [pc, #204]	@ (800468c <MX_ADC1_Init+0x104>)
 80045be:	2200      	movs	r2, #0
 80045c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80045c2:	4b32      	ldr	r3, [pc, #200]	@ (800468c <MX_ADC1_Init+0x104>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80045c8:	4b30      	ldr	r3, [pc, #192]	@ (800468c <MX_ADC1_Init+0x104>)
 80045ca:	2201      	movs	r2, #1
 80045cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80045ce:	4b2f      	ldr	r3, [pc, #188]	@ (800468c <MX_ADC1_Init+0x104>)
 80045d0:	2204      	movs	r2, #4
 80045d2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80045d4:	4b2d      	ldr	r3, [pc, #180]	@ (800468c <MX_ADC1_Init+0x104>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80045da:	4b2c      	ldr	r3, [pc, #176]	@ (800468c <MX_ADC1_Init+0x104>)
 80045dc:	2201      	movs	r2, #1
 80045de:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80045e0:	4b2a      	ldr	r3, [pc, #168]	@ (800468c <MX_ADC1_Init+0x104>)
 80045e2:	2202      	movs	r2, #2
 80045e4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80045e6:	4b29      	ldr	r3, [pc, #164]	@ (800468c <MX_ADC1_Init+0x104>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80045ee:	4b27      	ldr	r3, [pc, #156]	@ (800468c <MX_ADC1_Init+0x104>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80045f4:	4b25      	ldr	r3, [pc, #148]	@ (800468c <MX_ADC1_Init+0x104>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80045fa:	4b24      	ldr	r3, [pc, #144]	@ (800468c <MX_ADC1_Init+0x104>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004602:	4b22      	ldr	r3, [pc, #136]	@ (800468c <MX_ADC1_Init+0x104>)
 8004604:	2200      	movs	r2, #0
 8004606:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004608:	4b20      	ldr	r3, [pc, #128]	@ (800468c <MX_ADC1_Init+0x104>)
 800460a:	2200      	movs	r2, #0
 800460c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004610:	481e      	ldr	r0, [pc, #120]	@ (800468c <MX_ADC1_Init+0x104>)
 8004612:	f003 fea5 	bl	8008360 <HAL_ADC_Init>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800461c:	f001 ff12 	bl	8006444 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004620:	2300      	movs	r3, #0
 8004622:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004628:	4619      	mov	r1, r3
 800462a:	4818      	ldr	r0, [pc, #96]	@ (800468c <MX_ADC1_Init+0x104>)
 800462c:	f004 ffc4 	bl	80095b8 <HAL_ADCEx_MultiModeConfigChannel>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004636:	f001 ff05 	bl	8006444 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800463a:	4b15      	ldr	r3, [pc, #84]	@ (8004690 <MX_ADC1_Init+0x108>)
 800463c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800463e:	2306      	movs	r3, #6
 8004640:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004642:	2307      	movs	r3, #7
 8004644:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004646:	237f      	movs	r3, #127	@ 0x7f
 8004648:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800464a:	2304      	movs	r3, #4
 800464c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800464e:	2300      	movs	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004652:	1d3b      	adds	r3, r7, #4
 8004654:	4619      	mov	r1, r3
 8004656:	480d      	ldr	r0, [pc, #52]	@ (800468c <MX_ADC1_Init+0x104>)
 8004658:	f004 f930 	bl	80088bc <HAL_ADC_ConfigChannel>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d001      	beq.n	8004666 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004662:	f001 feef 	bl	8006444 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004666:	4b0b      	ldr	r3, [pc, #44]	@ (8004694 <MX_ADC1_Init+0x10c>)
 8004668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800466a:	230c      	movs	r3, #12
 800466c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800466e:	1d3b      	adds	r3, r7, #4
 8004670:	4619      	mov	r1, r3
 8004672:	4806      	ldr	r0, [pc, #24]	@ (800468c <MX_ADC1_Init+0x104>)
 8004674:	f004 f922 	bl	80088bc <HAL_ADC_ConfigChannel>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800467e:	f001 fee1 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004682:	bf00      	nop
 8004684:	3730      	adds	r7, #48	@ 0x30
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	200001b8 	.word	0x200001b8
 8004690:	19200040 	.word	0x19200040
 8004694:	1d500080 	.word	0x1d500080

08004698 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b09e      	sub	sp, #120	@ 0x78
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	605a      	str	r2, [r3, #4]
 80046aa:	609a      	str	r2, [r3, #8]
 80046ac:	60da      	str	r2, [r3, #12]
 80046ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046b0:	f107 0310 	add.w	r3, r7, #16
 80046b4:	2254      	movs	r2, #84	@ 0x54
 80046b6:	2100      	movs	r1, #0
 80046b8:	4618      	mov	r0, r3
 80046ba:	f00a ff89 	bl	800f5d0 <memset>
  if(adcHandle->Instance==ADC1)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046c6:	d15e      	bne.n	8004786 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80046c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046cc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80046ce:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80046d2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046d4:	f107 0310 	add.w	r3, r7, #16
 80046d8:	4618      	mov	r0, r3
 80046da:	f006 fc63 	bl	800afa4 <HAL_RCCEx_PeriphCLKConfig>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80046e4:	f001 feae 	bl	8006444 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80046e8:	4b29      	ldr	r3, [pc, #164]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 80046ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ec:	4a28      	ldr	r2, [pc, #160]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 80046ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80046f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046f4:	4b26      	ldr	r3, [pc, #152]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 80046f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004700:	4b23      	ldr	r3, [pc, #140]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 8004702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004704:	4a22      	ldr	r2, [pc, #136]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 8004706:	f043 0304 	orr.w	r3, r3, #4
 800470a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800470c:	4b20      	ldr	r3, [pc, #128]	@ (8004790 <HAL_ADC_MspInit+0xf8>)
 800470e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	60bb      	str	r3, [r7, #8]
 8004716:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004718:	2303      	movs	r3, #3
 800471a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800471c:	2303      	movs	r3, #3
 800471e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004720:	2300      	movs	r3, #0
 8004722:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004724:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004728:	4619      	mov	r1, r3
 800472a:	481a      	ldr	r0, [pc, #104]	@ (8004794 <HAL_ADC_MspInit+0xfc>)
 800472c:	f005 fc8e 	bl	800a04c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004730:	4b19      	ldr	r3, [pc, #100]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004732:	4a1a      	ldr	r2, [pc, #104]	@ (800479c <HAL_ADC_MspInit+0x104>)
 8004734:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004736:	4b18      	ldr	r3, [pc, #96]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004738:	2205      	movs	r2, #5
 800473a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800473c:	4b16      	ldr	r3, [pc, #88]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 800473e:	2200      	movs	r2, #0
 8004740:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004742:	4b15      	ldr	r3, [pc, #84]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004744:	2200      	movs	r2, #0
 8004746:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004748:	4b13      	ldr	r3, [pc, #76]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 800474a:	2280      	movs	r2, #128	@ 0x80
 800474c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800474e:	4b12      	ldr	r3, [pc, #72]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004750:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004754:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004756:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004758:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800475c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800475e:	4b0e      	ldr	r3, [pc, #56]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004760:	2220      	movs	r2, #32
 8004762:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004764:	4b0c      	ldr	r3, [pc, #48]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004766:	2200      	movs	r2, #0
 8004768:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800476a:	480b      	ldr	r0, [pc, #44]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 800476c:	f005 f93c 	bl	80099e8 <HAL_DMA_Init>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8004776:	f001 fe65 	bl	8006444 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a06      	ldr	r2, [pc, #24]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004780:	4a05      	ldr	r2, [pc, #20]	@ (8004798 <HAL_ADC_MspInit+0x100>)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004786:	bf00      	nop
 8004788:	3778      	adds	r7, #120	@ 0x78
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
 8004794:	48000800 	.word	0x48000800
 8004798:	20000224 	.word	0x20000224
 800479c:	40020008 	.word	0x40020008

080047a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80047a6:	4b22      	ldr	r3, [pc, #136]	@ (8004830 <MX_DMA_Init+0x90>)
 80047a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047aa:	4a21      	ldr	r2, [pc, #132]	@ (8004830 <MX_DMA_Init+0x90>)
 80047ac:	f043 0304 	orr.w	r3, r3, #4
 80047b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80047b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004830 <MX_DMA_Init+0x90>)
 80047b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b6:	f003 0304 	and.w	r3, r3, #4
 80047ba:	607b      	str	r3, [r7, #4]
 80047bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80047be:	4b1c      	ldr	r3, [pc, #112]	@ (8004830 <MX_DMA_Init+0x90>)
 80047c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004830 <MX_DMA_Init+0x90>)
 80047c4:	f043 0301 	orr.w	r3, r3, #1
 80047c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80047ca:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <MX_DMA_Init+0x90>)
 80047cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80047d6:	2200      	movs	r2, #0
 80047d8:	2100      	movs	r1, #0
 80047da:	200b      	movs	r0, #11
 80047dc:	f005 f8cf 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80047e0:	200b      	movs	r0, #11
 80047e2:	f005 f8e6 	bl	80099b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80047e6:	2200      	movs	r2, #0
 80047e8:	2100      	movs	r1, #0
 80047ea:	200c      	movs	r0, #12
 80047ec:	f005 f8c7 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80047f0:	200c      	movs	r0, #12
 80047f2:	f005 f8de 	bl	80099b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80047f6:	2200      	movs	r2, #0
 80047f8:	2100      	movs	r1, #0
 80047fa:	200d      	movs	r0, #13
 80047fc:	f005 f8bf 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004800:	200d      	movs	r0, #13
 8004802:	f005 f8d6 	bl	80099b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8004806:	2200      	movs	r2, #0
 8004808:	2100      	movs	r1, #0
 800480a:	200e      	movs	r0, #14
 800480c:	f005 f8b7 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004810:	200e      	movs	r0, #14
 8004812:	f005 f8ce 	bl	80099b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8004816:	2200      	movs	r2, #0
 8004818:	2100      	movs	r1, #0
 800481a:	200f      	movs	r0, #15
 800481c:	f005 f8af 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004820:	200f      	movs	r0, #15
 8004822:	f005 f8c6 	bl	80099b2 <HAL_NVIC_EnableIRQ>

}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	40021000 	.word	0x40021000

08004834 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b08a      	sub	sp, #40	@ 0x28
 8004838:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800483a:	f107 0314 	add.w	r3, r7, #20
 800483e:	2200      	movs	r2, #0
 8004840:	601a      	str	r2, [r3, #0]
 8004842:	605a      	str	r2, [r3, #4]
 8004844:	609a      	str	r2, [r3, #8]
 8004846:	60da      	str	r2, [r3, #12]
 8004848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800484a:	4b67      	ldr	r3, [pc, #412]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 800484c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800484e:	4a66      	ldr	r2, [pc, #408]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004850:	f043 0304 	orr.w	r3, r3, #4
 8004854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004856:	4b64      	ldr	r3, [pc, #400]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	613b      	str	r3, [r7, #16]
 8004860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004862:	4b61      	ldr	r3, [pc, #388]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004866:	4a60      	ldr	r2, [pc, #384]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004868:	f043 0320 	orr.w	r3, r3, #32
 800486c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800486e:	4b5e      	ldr	r3, [pc, #376]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800487a:	4b5b      	ldr	r3, [pc, #364]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 800487c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800487e:	4a5a      	ldr	r2, [pc, #360]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004886:	4b58      	ldr	r3, [pc, #352]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	60bb      	str	r3, [r7, #8]
 8004890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004892:	4b55      	ldr	r3, [pc, #340]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004896:	4a54      	ldr	r2, [pc, #336]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 8004898:	f043 0302 	orr.w	r3, r3, #2
 800489c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800489e:	4b52      	ldr	r3, [pc, #328]	@ (80049e8 <MX_GPIO_Init+0x1b4>)
 80048a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	607b      	str	r3, [r7, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 80048aa:	2200      	movs	r2, #0
 80048ac:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80048b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048b4:	f005 fd64 	bl	800a380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80048b8:	2200      	movs	r2, #0
 80048ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80048be:	484b      	ldr	r0, [pc, #300]	@ (80049ec <MX_GPIO_Init+0x1b8>)
 80048c0:	f005 fd5e 	bl	800a380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80048c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80048c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80048ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80048ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80048d4:	f107 0314 	add.w	r3, r7, #20
 80048d8:	4619      	mov	r1, r3
 80048da:	4844      	ldr	r0, [pc, #272]	@ (80049ec <MX_GPIO_Init+0x1b8>)
 80048dc:	f005 fbb6 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 80048e0:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 80048e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048e6:	2301      	movs	r3, #1
 80048e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048ee:	2300      	movs	r3, #0
 80048f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048f2:	f107 0314 	add.w	r3, r7, #20
 80048f6:	4619      	mov	r1, r3
 80048f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048fc:	f005 fba6 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_PHOTO_Pin LOWER_PHOTO_Pin EMER_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin|LOWER_PHOTO_Pin|EMER_Pin;
 8004900:	f241 0311 	movw	r3, #4113	@ 0x1011
 8004904:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004906:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800490a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490c:	2300      	movs	r3, #0
 800490e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004910:	f107 0314 	add.w	r3, r7, #20
 8004914:	4619      	mov	r1, r3
 8004916:	4836      	ldr	r0, [pc, #216]	@ (80049f0 <MX_GPIO_Init+0x1bc>)
 8004918:	f005 fb98 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 800491c:	2306      	movs	r3, #6
 800491e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004920:	2300      	movs	r3, #0
 8004922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004924:	2302      	movs	r3, #2
 8004926:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004928:	f107 0314 	add.w	r3, r7, #20
 800492c:	4619      	mov	r1, r3
 800492e:	4830      	ldr	r0, [pc, #192]	@ (80049f0 <MX_GPIO_Init+0x1bc>)
 8004930:	f005 fb8c 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004934:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800493a:	2301      	movs	r3, #1
 800493c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004942:	2300      	movs	r3, #0
 8004944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004946:	f107 0314 	add.w	r3, r7, #20
 800494a:	4619      	mov	r1, r3
 800494c:	4827      	ldr	r0, [pc, #156]	@ (80049ec <MX_GPIO_Init+0x1b8>)
 800494e:	f005 fb7d 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin J2_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin|J2_Pin;
 8004952:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004958:	2300      	movs	r3, #0
 800495a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495c:	2300      	movs	r3, #0
 800495e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004960:	f107 0314 	add.w	r3, r7, #20
 8004964:	4619      	mov	r1, r3
 8004966:	4821      	ldr	r0, [pc, #132]	@ (80049ec <MX_GPIO_Init+0x1b8>)
 8004968:	f005 fb70 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pin : PROX_Pin */
  GPIO_InitStruct.Pin = PROX_Pin;
 800496c:	2340      	movs	r3, #64	@ 0x40
 800496e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004970:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004976:	2301      	movs	r3, #1
 8004978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PROX_GPIO_Port, &GPIO_InitStruct);
 800497a:	f107 0314 	add.w	r3, r7, #20
 800497e:	4619      	mov	r1, r3
 8004980:	481b      	ldr	r0, [pc, #108]	@ (80049f0 <MX_GPIO_Init+0x1bc>)
 8004982:	f005 fb63 	bl	800a04c <HAL_GPIO_Init>

  /*Configure GPIO pin : J1_Pin */
  GPIO_InitStruct.Pin = J1_Pin;
 8004986:	2380      	movs	r3, #128	@ 0x80
 8004988:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800498a:	2300      	movs	r3, #0
 800498c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J1_GPIO_Port, &GPIO_InitStruct);
 8004992:	f107 0314 	add.w	r3, r7, #20
 8004996:	4619      	mov	r1, r3
 8004998:	4815      	ldr	r0, [pc, #84]	@ (80049f0 <MX_GPIO_Init+0x1bc>)
 800499a:	f005 fb57 	bl	800a04c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800499e:	2200      	movs	r2, #0
 80049a0:	2100      	movs	r1, #0
 80049a2:	2006      	movs	r0, #6
 80049a4:	f004 ffeb 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80049a8:	2006      	movs	r0, #6
 80049aa:	f005 f802 	bl	80099b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80049ae:	2200      	movs	r2, #0
 80049b0:	2100      	movs	r1, #0
 80049b2:	200a      	movs	r0, #10
 80049b4:	f004 ffe3 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80049b8:	200a      	movs	r0, #10
 80049ba:	f004 fffa 	bl	80099b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80049be:	2200      	movs	r2, #0
 80049c0:	2100      	movs	r1, #0
 80049c2:	2017      	movs	r0, #23
 80049c4:	f004 ffdb 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80049c8:	2017      	movs	r0, #23
 80049ca:	f004 fff2 	bl	80099b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80049ce:	2200      	movs	r2, #0
 80049d0:	2100      	movs	r1, #0
 80049d2:	2028      	movs	r0, #40	@ 0x28
 80049d4:	f004 ffd3 	bl	800997e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80049d8:	2028      	movs	r0, #40	@ 0x28
 80049da:	f004 ffea 	bl	80099b2 <HAL_NVIC_EnableIRQ>

}
 80049de:	bf00      	nop
 80049e0:	3728      	adds	r7, #40	@ 0x28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
 80049ec:	48000800 	.word	0x48000800
 80049f0:	48000400 	.word	0x48000400

080049f4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 	HAL_Init();
 80049f8:	f003 f9fd 	bl	8007df6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80049fc:	f000 f8ae 	bl	8004b5c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004a00:	f7ff ff18 	bl	8004834 <MX_GPIO_Init>
	MX_DMA_Init();
 8004a04:	f7ff fecc 	bl	80047a0 <MX_DMA_Init>
	MX_ADC1_Init();
 8004a08:	f7ff fdbe 	bl	8004588 <MX_ADC1_Init>
	MX_TIM2_Init();
 8004a0c:	f002 fc08 	bl	8007220 <MX_TIM2_Init>
	MX_TIM3_Init();
 8004a10:	f002 fc54 	bl	80072bc <MX_TIM3_Init>
	MX_TIM4_Init();
 8004a14:	f002 fca8 	bl	8007368 <MX_TIM4_Init>
	MX_TIM5_Init();
 8004a18:	f002 fcfc 	bl	8007414 <MX_TIM5_Init>
	MX_TIM8_Init();
 8004a1c:	f002 fd50 	bl	80074c0 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 8004a20:	f003 f812 	bl	8007a48 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 8004a24:	f002 fe0a 	bl	800763c <MX_TIM16_Init>
	MX_TIM1_Init();
 8004a28:	f002 fb66 	bl	80070f8 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8004a2c:	f002 ffc2 	bl	80079b4 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 8004a30:	f001 fd0e 	bl	8006450 <plotter_begin>

	// Initialize position setpoints to current position to prevent startup errors
	prismatic_axis.position = prismatic_encoder.mm;
 8004a34:	4b3c      	ldr	r3, [pc, #240]	@ (8004b28 <main+0x134>)
 8004a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a38:	4a3c      	ldr	r2, [pc, #240]	@ (8004b2c <main+0x138>)
 8004a3a:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8004a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8004b30 <main+0x13c>)
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a40:	4a3c      	ldr	r2, [pc, #240]	@ (8004b34 <main+0x140>)
 8004a42:	6013      	str	r3, [r2, #0]

	// Reset all error terms and flags
	prismatic_axis.pos_error = 0.0f;
 8004a44:	4b39      	ldr	r3, [pc, #228]	@ (8004b2c <main+0x138>)
 8004a46:	f04f 0200 	mov.w	r2, #0
 8004a4a:	615a      	str	r2, [r3, #20]
	prismatic_axis.vel_error = 0.0f;
 8004a4c:	4b37      	ldr	r3, [pc, #220]	@ (8004b2c <main+0x138>)
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	619a      	str	r2, [r3, #24]
	revolute_axis.pos_error = 0.0f;
 8004a54:	4b37      	ldr	r3, [pc, #220]	@ (8004b34 <main+0x140>)
 8004a56:	f04f 0200 	mov.w	r2, #0
 8004a5a:	615a      	str	r2, [r3, #20]
	revolute_axis.vel_error = 0.0f;
 8004a5c:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <main+0x140>)
 8004a5e:	f04f 0200 	mov.w	r2, #0
 8004a62:	619a      	str	r2, [r3, #24]
	prismatic_axis.trajectory_active = false;
 8004a64:	4b31      	ldr	r3, [pc, #196]	@ (8004b2c <main+0x138>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8004a6c:	4b31      	ldr	r3, [pc, #196]	@ (8004b34 <main+0x140>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (b1 && !button_pressed_previous && !revolute_axis.trajectory_active
 8004a74:	4b30      	ldr	r3, [pc, #192]	@ (8004b38 <main+0x144>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d03a      	beq.n	8004af2 <main+0xfe>
 8004a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8004b3c <main+0x148>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	f083 0301 	eor.w	r3, r3, #1
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d033      	beq.n	8004af2 <main+0xfe>
 8004a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8004b34 <main+0x140>)
 8004a8c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004a90:	f083 0301 	eor.w	r3, r3, #1
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d02b      	beq.n	8004af2 <main+0xfe>
				&& !prismatic_axis.trajectory_active) {
 8004a9a:	4b24      	ldr	r3, [pc, #144]	@ (8004b2c <main+0x138>)
 8004a9c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004aa0:	f083 0301 	eor.w	r3, r3, #1
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d023      	beq.n	8004af2 <main+0xfe>
			start_combined_trajectory(
 8004aaa:	4b25      	ldr	r3, [pc, #148]	@ (8004b40 <main+0x14c>)
 8004aac:	781b      	ldrb	r3, [r3, #0]
					sequence_pris_points[trajectory_sequence_index],
 8004aae:	4a25      	ldr	r2, [pc, #148]	@ (8004b44 <main+0x150>)
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	edd3 7a00 	vldr	s15, [r3]
			start_combined_trajectory(
 8004ab8:	4b21      	ldr	r3, [pc, #132]	@ (8004b40 <main+0x14c>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
					sequence_rev_points[trajectory_sequence_index]);
 8004abc:	4a22      	ldr	r2, [pc, #136]	@ (8004b48 <main+0x154>)
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	ed93 7a00 	vldr	s14, [r3]
			start_combined_trajectory(
 8004ac6:	eef0 0a47 	vmov.f32	s1, s14
 8004aca:	eeb0 0a67 	vmov.f32	s0, s15
 8004ace:	f000 f97b 	bl	8004dc8 <start_combined_trajectory>
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8004ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b40 <main+0x14c>)
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	1c5a      	adds	r2, r3, #1
					% SEQUENCE_MAX_POINTS;
 8004ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8004b4c <main+0x158>)
 8004ada:	fb83 3102 	smull	r3, r1, r3, r2
 8004ade:	17d3      	asrs	r3, r2, #31
 8004ae0:	1ac9      	subs	r1, r1, r3
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	440b      	add	r3, r1
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	1ad1      	subs	r1, r2, r3
			trajectory_sequence_index = (trajectory_sequence_index + 1)
 8004aec:	b2ca      	uxtb	r2, r1
 8004aee:	4b14      	ldr	r3, [pc, #80]	@ (8004b40 <main+0x14c>)
 8004af0:	701a      	strb	r2, [r3, #0]
		}
		button_pressed_previous = b1;
 8004af2:	4b11      	ldr	r3, [pc, #68]	@ (8004b38 <main+0x144>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	bf14      	ite	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	2300      	moveq	r3, #0
 8004afe:	b2da      	uxtb	r2, r3
 8004b00:	4b0e      	ldr	r3, [pc, #56]	@ (8004b3c <main+0x148>)
 8004b02:	701a      	strb	r2, [r3, #0]

		// Process button 2 - start homing procedure
		if (b2 && homing_state == HOMING_IDLE) {
 8004b04:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <main+0x15c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d005      	beq.n	8004b18 <main+0x124>
 8004b0c:	4b11      	ldr	r3, [pc, #68]	@ (8004b54 <main+0x160>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <main+0x124>
			start_homing();
 8004b14:	f000 fa40 	bl	8004f98 <start_homing>
		}

		// Process button 3 - enter manual control mode
		if (b3) {
 8004b18:	4b0f      	ldr	r3, [pc, #60]	@ (8004b58 <main+0x164>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0a9      	beq.n	8004a74 <main+0x80>
			manual_control_mode();
 8004b20:	f001 fad0 	bl	80060c4 <manual_control_mode>
		if (b1 && !button_pressed_previous && !revolute_axis.trajectory_active
 8004b24:	e7a6      	b.n	8004a74 <main+0x80>
 8004b26:	bf00      	nop
 8004b28:	20000428 	.word	0x20000428
 8004b2c:	200002d4 	.word	0x200002d4
 8004b30:	20000484 	.word	0x20000484
 8004b34:	20000318 	.word	0x20000318
 8004b38:	20001894 	.word	0x20001894
 8004b3c:	2000036e 	.word	0x2000036e
 8004b40:	2000036d 	.word	0x2000036d
 8004b44:	080114a0 	.word	0x080114a0
 8004b48:	080114b8 	.word	0x080114b8
 8004b4c:	2aaaaaab 	.word	0x2aaaaaab
 8004b50:	20001898 	.word	0x20001898
 8004b54:	2000036c 	.word	0x2000036c
 8004b58:	2000189c 	.word	0x2000189c

08004b5c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b094      	sub	sp, #80	@ 0x50
 8004b60:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004b62:	f107 0318 	add.w	r3, r7, #24
 8004b66:	2238      	movs	r2, #56	@ 0x38
 8004b68:	2100      	movs	r1, #0
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f00a fd30 	bl	800f5d0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004b70:	1d3b      	adds	r3, r7, #4
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	605a      	str	r2, [r3, #4]
 8004b78:	609a      	str	r2, [r3, #8]
 8004b7a:	60da      	str	r2, [r3, #12]
 8004b7c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004b7e:	2000      	movs	r0, #0
 8004b80:	f005 fc2e 	bl	800a3e0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004b84:	2302      	movs	r3, #2
 8004b86:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004b88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b8c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004b8e:	2340      	movs	r3, #64	@ 0x40
 8004b90:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b92:	2302      	movs	r3, #2
 8004b94:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004b96:	2302      	movs	r3, #2
 8004b98:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004b9a:	2304      	movs	r3, #4
 8004b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8004b9e:	2355      	movs	r3, #85	@ 0x55
 8004ba0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004baa:	2302      	movs	r3, #2
 8004bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004bae:	f107 0318 	add.w	r3, r7, #24
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f005 fcc8 	bl	800a548 <HAL_RCC_OscConfig>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <SystemClock_Config+0x66>
		Error_Handler();
 8004bbe:	f001 fc41 	bl	8006444 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004bc2:	230f      	movs	r3, #15
 8004bc4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004bd6:	1d3b      	adds	r3, r7, #4
 8004bd8:	2104      	movs	r1, #4
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f005 ffc6 	bl	800ab6c <HAL_RCC_ClockConfig>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <SystemClock_Config+0x8e>
		Error_Handler();
 8004be6:	f001 fc2d 	bl	8006444 <Error_Handler>
	}
}
 8004bea:	bf00      	nop
 8004bec:	3750      	adds	r7, #80	@ 0x50
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <normalize_angle>:

/* USER CODE BEGIN 4 */
float normalize_angle(float angle_rad) {
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	ed87 0a01 	vstr	s0, [r7, #4]
	float result = fmodf(angle_rad, 2.0f * PI);
 8004bfe:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8004c3c <normalize_angle+0x48>
 8004c02:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c06:	f00a fddf 	bl	800f7c8 <fmodf>
 8004c0a:	ed87 0a03 	vstr	s0, [r7, #12]
	if (result < 0.0f) {
 8004c0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c1a:	d507      	bpl.n	8004c2c <normalize_angle+0x38>
		result += 2.0f * PI;
 8004c1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c20:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8004c3c <normalize_angle+0x48>
 8004c24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c28:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return result;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	ee07 3a90 	vmov	s15, r3
}
 8004c32:	eeb0 0a67 	vmov.f32	s0, s15
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40c90fdb 	.word	0x40c90fdb

08004c40 <calculate_movement_deg>:
 * @brief Calculates shortest angular movement in degrees
 * @param current_deg Current angle in degrees
 * @param target_deg Target angle in degrees
 * @return Movement required in degrees
 */
float calculate_movement_deg(float current_deg, float target_deg) {
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c4a:	edc7 0a00 	vstr	s1, [r7]
	float movement = 0.0f;
 8004c4e:	f04f 0300 	mov.w	r3, #0
 8004c52:	60fb      	str	r3, [r7, #12]

	// If both angles are on the same side of 180
	if ((current_deg < 180.0f && target_deg < 180.0f)
 8004c54:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c58:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004c5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c64:	d508      	bpl.n	8004c78 <calculate_movement_deg+0x38>
 8004c66:	edd7 7a00 	vldr	s15, [r7]
 8004c6a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c76:	d411      	bmi.n	8004c9c <calculate_movement_deg+0x5c>
			|| (current_deg >= 180.0f && target_deg >= 180.0f)) {
 8004c78:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c7c:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	db33      	blt.n	8004cf2 <calculate_movement_deg+0xb2>
 8004c8a:	edd7 7a00 	vldr	s15, [r7]
 8004c8e:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004c92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c9a:	db2a      	blt.n	8004cf2 <calculate_movement_deg+0xb2>
		// Simple case - take shortest path
		movement = target_deg - current_deg;
 8004c9c:	ed97 7a00 	vldr	s14, [r7]
 8004ca0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ca4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ca8:	edc7 7a03 	vstr	s15, [r7, #12]

		// Ensure shortest path
		if (movement > 180.0f)
 8004cac:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cb0:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004cb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cbc:	dd07      	ble.n	8004cce <calculate_movement_deg+0x8e>
			movement -= 360.0f;
 8004cbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cc2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004cc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004cca:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8004cce:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cd2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8004dc4 <calculate_movement_deg+0x184>
 8004cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cde:	d562      	bpl.n	8004da6 <calculate_movement_deg+0x166>
			movement += 360.0f;
 8004ce0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ce4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004ce8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cec:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8004cf0:	e059      	b.n	8004da6 <calculate_movement_deg+0x166>
	}
	// If we need to cross the 180 boundary
	else {
		// If we need to cross the 180 boundary
		if (current_deg < 180.0f) {
 8004cf2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cf6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004cfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d02:	d52a      	bpl.n	8004d5a <calculate_movement_deg+0x11a>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180.0f) {
 8004d04:	edd7 7a00 	vldr	s15, [r7]
 8004d08:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004d0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d10:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d1c:	d50e      	bpl.n	8004d3c <calculate_movement_deg+0xfc>
				movement = -(current_deg + (360.0f - target_deg)); // Negative = clockwise
 8004d1e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004d22:	edd7 7a00 	vldr	s15, [r7]
 8004d26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d32:	eef1 7a67 	vneg.f32	s15, s15
 8004d36:	edc7 7a03 	vstr	s15, [r7, #12]
 8004d3a:	e034      	b.n	8004da6 <calculate_movement_deg+0x166>
			} else {
				movement = -(current_deg - target_deg + 360.0f); // Negative = clockwise
 8004d3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d40:	edd7 7a00 	vldr	s15, [r7]
 8004d44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d48:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004d4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d50:	eef1 7a67 	vneg.f32	s15, s15
 8004d54:	edc7 7a03 	vstr	s15, [r7, #12]
 8004d58:	e025      	b.n	8004da6 <calculate_movement_deg+0x166>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180.0f) {
 8004d5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d5e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004dbc <calculate_movement_deg+0x17c>
 8004d62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d66:	ed97 7a00 	vldr	s14, [r7]
 8004d6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d72:	d50c      	bpl.n	8004d8e <calculate_movement_deg+0x14e>
				movement = 360.0f - current_deg + target_deg; // Positive = counterclockwise
 8004d74:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004d78:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d80:	ed97 7a00 	vldr	s14, [r7]
 8004d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d88:	edc7 7a03 	vstr	s15, [r7, #12]
 8004d8c:	e00b      	b.n	8004da6 <calculate_movement_deg+0x166>
			} else {
				movement = target_deg - current_deg + 360.0f; // Positive = counterclockwise
 8004d8e:	ed97 7a00 	vldr	s14, [r7]
 8004d92:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d9a:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004dc0 <calculate_movement_deg+0x180>
 8004d9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004da2:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}

	return movement;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	ee07 3a90 	vmov	s15, r3
}
 8004dac:	eeb0 0a67 	vmov.f32	s0, s15
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	43340000 	.word	0x43340000
 8004dc0:	43b40000 	.word	0x43b40000
 8004dc4:	c3340000 	.word	0xc3340000

08004dc8 <start_combined_trajectory>:
 * @brief Starts a combined trajectory for both prismatic and revolute axes
 * @param prismatic_target_mm Target position for prismatic axis in mm
 * @param revolute_target_deg Target position for revolute axis in degrees
 */
void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8004dc8:	b590      	push	{r4, r7, lr}
 8004dca:	ed2d 8b02 	vpush	{d8}
 8004dce:	b08d      	sub	sp, #52	@ 0x34
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8004dd6:	edc7 0a00 	vstr	s1, [r7]
	// Get current positions
	float pris_current = prismatic_encoder.mm;
 8004dda:	4b60      	ldr	r3, [pc, #384]	@ (8004f5c <start_combined_trajectory+0x194>)
 8004ddc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float rev_current = revolute_encoder.rads;
 8004de0:	4b5f      	ldr	r3, [pc, #380]	@ (8004f60 <start_combined_trajectory+0x198>)
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	62bb      	str	r3, [r7, #40]	@ 0x28

	// Reset trajectory evaluation structs
	prisEva.t = 0.0f;
 8004de6:	4b5f      	ldr	r3, [pc, #380]	@ (8004f64 <start_combined_trajectory+0x19c>)
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 8004dee:	4b5d      	ldr	r3, [pc, #372]	@ (8004f64 <start_combined_trajectory+0x19c>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 8004df4:	4b5c      	ldr	r3, [pc, #368]	@ (8004f68 <start_combined_trajectory+0x1a0>)
 8004df6:	f04f 0200 	mov.w	r2, #0
 8004dfa:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 8004dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8004f68 <start_combined_trajectory+0x1a0>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	741a      	strb	r2, [r3, #16]

	// Save initial positions
	prismatic_axis.initial_pos = pris_current;
 8004e02:	4a5a      	ldr	r2, [pc, #360]	@ (8004f6c <start_combined_trajectory+0x1a4>)
 8004e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e06:	60d3      	str	r3, [r2, #12]
	revolute_axis.initial_pos = rev_current;
 8004e08:	4a59      	ldr	r2, [pc, #356]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0c:	60d3      	str	r3, [r2, #12]

	// For prismatic axis - direct target with bounds checking
	prismatic_axis.target_pos = fminf(
 8004e0e:	eddf 0a59 	vldr	s1, [pc, #356]	@ 8004f74 <start_combined_trajectory+0x1ac>
 8004e12:	ed97 0a01 	vldr	s0, [r7, #4]
 8004e16:	f00a fd9f 	bl	800f958 <fmaxf>
 8004e1a:	eef0 7a40 	vmov.f32	s15, s0
 8004e1e:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8004f78 <start_combined_trajectory+0x1b0>
 8004e22:	eeb0 0a67 	vmov.f32	s0, s15
 8004e26:	f00a fdb4 	bl	800f992 <fminf>
 8004e2a:	eef0 7a40 	vmov.f32	s15, s0
 8004e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8004f6c <start_combined_trajectory+0x1a4>)
 8004e30:	edc3 7a04 	vstr	s15, [r3, #16]
			fmaxf(prismatic_target_mm, PRISMATIC_MIN_POS), PRISMATIC_MAX_POS);

	// For revolute axis - handle path planning
	// Normalize current position to [0, 2]
	float normalized_current = normalize_angle(rev_current);
 8004e34:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8004e38:	f7ff fedc 	bl	8004bf4 <normalize_angle>
 8004e3c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

	// Convert target to radians
	float target_radians = UnitConverter_angle(&converter_system,
 8004e40:	220f      	movs	r2, #15
 8004e42:	210e      	movs	r1, #14
 8004e44:	ed97 0a00 	vldr	s0, [r7]
 8004e48:	484c      	ldr	r0, [pc, #304]	@ (8004f7c <start_combined_trajectory+0x1b4>)
 8004e4a:	f7ff fb73 	bl	8004534 <UnitConverter_angle>
 8004e4e:	ed87 0a08 	vstr	s0, [r7, #32]
			revolute_target_deg, UNIT_DEGREE, UNIT_RADIAN);

	// Normalize target to [0, 2]
	float normalized_target = normalize_angle(target_radians);
 8004e52:	ed97 0a08 	vldr	s0, [r7, #32]
 8004e56:	f7ff fecd 	bl	8004bf4 <normalize_angle>
 8004e5a:	ed87 0a07 	vstr	s0, [r7, #28]

	// Convert to degrees for movement calculation
	float current_deg = normalized_current * 180.0f / PI;
 8004e5e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004e62:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8004f80 <start_combined_trajectory+0x1b8>
 8004e66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e6a:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004f84 <start_combined_trajectory+0x1bc>
 8004e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e72:	edc7 7a06 	vstr	s15, [r7, #24]
	float target_deg = revolute_target_deg;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	617b      	str	r3, [r7, #20]

	// Calculate movement in degrees
	float movement_deg = calculate_movement_deg(current_deg, target_deg);
 8004e7a:	edd7 0a05 	vldr	s1, [r7, #20]
 8004e7e:	ed97 0a06 	vldr	s0, [r7, #24]
 8004e82:	f7ff fedd 	bl	8004c40 <calculate_movement_deg>
 8004e86:	ed87 0a04 	vstr	s0, [r7, #16]

	// Convert to radians and apply to absolute position
	float movement_rad = movement_deg * PI / 180.0f;
 8004e8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e8e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8004f84 <start_combined_trajectory+0x1bc>
 8004e92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e96:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8004f80 <start_combined_trajectory+0x1b8>
 8004e9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e9e:	edc7 7a03 	vstr	s15, [r7, #12]
	revolute_axis.target_pos = revolute_axis.initial_pos + movement_rad;
 8004ea2:	4b33      	ldr	r3, [pc, #204]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004ea4:	ed93 7a03 	vldr	s14, [r3, #12]
 8004ea8:	edd7 7a03 	vldr	s15, [r7, #12]
 8004eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004eb2:	edc3 7a04 	vstr	s15, [r3, #16]

	// Generate trajectories
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 8004eb6:	4b2d      	ldr	r3, [pc, #180]	@ (8004f6c <start_combined_trajectory+0x1a4>)
 8004eb8:	ed93 8a03 	vldr	s16, [r3, #12]
 8004ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8004f6c <start_combined_trajectory+0x1a4>)
 8004ebe:	edd3 8a04 	vldr	s17, [r3, #16]
			prismatic_axis.target_pos, ZGX45RGG_400RPM_Constant.traject_sd_max,
 8004ec2:	4b31      	ldr	r3, [pc, #196]	@ (8004f88 <start_combined_trajectory+0x1c0>)
 8004ec4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 8004ec8:	4610      	mov	r0, r2
 8004eca:	4619      	mov	r1, r3
 8004ecc:	f7fb fe42 	bl	8000b54 <__aeabi_d2f>
 8004ed0:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8004ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8004f88 <start_combined_trajectory+0x1c0>)
 8004ed4:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
	Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 8004ed8:	4610      	mov	r0, r2
 8004eda:	4619      	mov	r1, r3
 8004edc:	f7fb fe3a 	bl	8000b54 <__aeabi_d2f>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	ee01 3a90 	vmov	s3, r3
 8004ee6:	ee01 4a10 	vmov	s2, r4
 8004eea:	eef0 0a68 	vmov.f32	s1, s17
 8004eee:	eeb0 0a48 	vmov.f32	s0, s16
 8004ef2:	4826      	ldr	r0, [pc, #152]	@ (8004f8c <start_combined_trajectory+0x1c4>)
 8004ef4:	f7fe fec4 	bl	8003c80 <Trapezoidal_Generator>

	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8004ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004efa:	ed93 8a03 	vldr	s16, [r3, #12]
 8004efe:	4b1c      	ldr	r3, [pc, #112]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004f00:	edd3 8a04 	vldr	s17, [r3, #16]
			revolute_axis.target_pos, ZGX45RGG_150RPM_Constant.traject_qd_max,
 8004f04:	4b22      	ldr	r3, [pc, #136]	@ (8004f90 <start_combined_trajectory+0x1c8>)
 8004f06:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	f7fb fe21 	bl	8000b54 <__aeabi_d2f>
 8004f12:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8004f14:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <start_combined_trajectory+0x1c8>)
 8004f16:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
	Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	f7fb fe19 	bl	8000b54 <__aeabi_d2f>
 8004f22:	4603      	mov	r3, r0
 8004f24:	ee01 3a90 	vmov	s3, r3
 8004f28:	ee01 4a10 	vmov	s2, r4
 8004f2c:	eef0 0a68 	vmov.f32	s1, s17
 8004f30:	eeb0 0a48 	vmov.f32	s0, s16
 8004f34:	4817      	ldr	r0, [pc, #92]	@ (8004f94 <start_combined_trajectory+0x1cc>)
 8004f36:	f7fe fea3 	bl	8003c80 <Trapezoidal_Generator>

	// Lift pen during movement
	plotter_pen_up();
 8004f3a:	f001 fed3 	bl	8006ce4 <plotter_pen_up>

	// Set trajectory active flags
	prismatic_axis.trajectory_active = true;
 8004f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f6c <start_combined_trajectory+0x1a4>)
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = true;
 8004f46:	4b0a      	ldr	r3, [pc, #40]	@ (8004f70 <start_combined_trajectory+0x1a8>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 8004f4e:	bf00      	nop
 8004f50:	3734      	adds	r7, #52	@ 0x34
 8004f52:	46bd      	mov	sp, r7
 8004f54:	ecbd 8b02 	vpop	{d8}
 8004f58:	bd90      	pop	{r4, r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	20000428 	.word	0x20000428
 8004f60:	20000484 	.word	0x20000484
 8004f64:	200002ac 	.word	0x200002ac
 8004f68:	200002c0 	.word	0x200002c0
 8004f6c:	200002d4 	.word	0x200002d4
 8004f70:	20000318 	.word	0x20000318
 8004f74:	00000000 	.word	0x00000000
 8004f78:	43960000 	.word	0x43960000
 8004f7c:	200007f4 	.word	0x200007f4
 8004f80:	43340000 	.word	0x43340000
 8004f84:	40490fdb 	.word	0x40490fdb
 8004f88:	20000080 	.word	0x20000080
 8004f8c:	20000284 	.word	0x20000284
 8004f90:	20000000 	.word	0x20000000
 8004f94:	20000298 	.word	0x20000298

08004f98 <start_homing>:

/**
 * @brief Starts the homing sequence for both axes
 */
void start_homing(void) {
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
	// Ensure pen is up for safety
	plotter_pen_up();
 8004f9c:	f001 fea2 	bl	8006ce4 <plotter_pen_up>

	// Set initial homing state
	homing_state = HOMING_PRIS_DOWN;
 8004fa0:	4b02      	ldr	r3, [pc, #8]	@ (8004fac <start_homing+0x14>)
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	701a      	strb	r2, [r3, #0]
}
 8004fa6:	bf00      	nop
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	2000036c 	.word	0x2000036c

08004fb0 <update_control_loops>:

/**
 * @brief Updates control loops for both axes
 */
void update_control_loops(void) {
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	ed2d 8b02 	vpush	{d8}
 8004fb8:	b089      	sub	sp, #36	@ 0x24
 8004fba:	af00      	add	r7, sp, #0
	// Normalize revolute position
	normalized_position = normalize_angle(revolute_encoder.rads);
 8004fbc:	4b9c      	ldr	r3, [pc, #624]	@ (8005230 <update_control_loops+0x280>)
 8004fbe:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8004fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fc6:	f7ff fe15 	bl	8004bf4 <normalize_angle>
 8004fca:	eef0 7a40 	vmov.f32	s15, s0
 8004fce:	4b99      	ldr	r3, [pc, #612]	@ (8005234 <update_control_loops+0x284>)
 8004fd0:	edc3 7a00 	vstr	s15, [r3]
	angle_deg = normalize_angle(revolute_axis.target_pos);
 8004fd4:	4b98      	ldr	r3, [pc, #608]	@ (8005238 <update_control_loops+0x288>)
 8004fd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8004fda:	eeb0 0a67 	vmov.f32	s0, s15
 8004fde:	f7ff fe09 	bl	8004bf4 <normalize_angle>
 8004fe2:	eef0 7a40 	vmov.f32	s15, s0
 8004fe6:	4b95      	ldr	r3, [pc, #596]	@ (800523c <update_control_loops+0x28c>)
 8004fe8:	edc3 7a00 	vstr	s15, [r3]

	// Update prismatic trajectory if active
	if (prismatic_axis.trajectory_active && !prisEva.isFinised) {
 8004fec:	4b94      	ldr	r3, [pc, #592]	@ (8005240 <update_control_loops+0x290>)
 8004fee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d048      	beq.n	8005088 <update_control_loops+0xd8>
 8004ff6:	4b93      	ldr	r3, [pc, #588]	@ (8005244 <update_control_loops+0x294>)
 8004ff8:	7c1b      	ldrb	r3, [r3, #16]
 8004ffa:	f083 0301 	eor.w	r3, r3, #1
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	d041      	beq.n	8005088 <update_control_loops+0xd8>
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 8005004:	4b8e      	ldr	r3, [pc, #568]	@ (8005240 <update_control_loops+0x290>)
 8005006:	ed93 8a03 	vldr	s16, [r3, #12]
 800500a:	4b8d      	ldr	r3, [pc, #564]	@ (8005240 <update_control_loops+0x290>)
 800500c:	edd3 8a04 	vldr	s17, [r3, #16]
				prismatic_axis.target_pos,
				ZGX45RGG_400RPM_Constant.traject_sd_max,
 8005010:	4b8d      	ldr	r3, [pc, #564]	@ (8005248 <update_control_loops+0x298>)
 8005012:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	f7fb fd9b 	bl	8000b54 <__aeabi_d2f>
 800501e:	4604      	mov	r4, r0
				ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8005020:	4b89      	ldr	r3, [pc, #548]	@ (8005248 <update_control_loops+0x298>)
 8005022:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
		Trapezoidal_Evaluated(&prisGen, &prisEva, prismatic_axis.initial_pos,
 8005026:	4610      	mov	r0, r2
 8005028:	4619      	mov	r1, r3
 800502a:	f7fb fd93 	bl	8000b54 <__aeabi_d2f>
 800502e:	4603      	mov	r3, r0
 8005030:	ee01 3a90 	vmov	s3, r3
 8005034:	ee01 4a10 	vmov	s2, r4
 8005038:	eef0 0a68 	vmov.f32	s1, s17
 800503c:	eeb0 0a48 	vmov.f32	s0, s16
 8005040:	4980      	ldr	r1, [pc, #512]	@ (8005244 <update_control_loops+0x294>)
 8005042:	4882      	ldr	r0, [pc, #520]	@ (800524c <update_control_loops+0x29c>)
 8005044:	f7fe fede 	bl	8003e04 <Trapezoidal_Evaluated>

		prismatic_axis.position = prisEva.setposition;
 8005048:	4b7e      	ldr	r3, [pc, #504]	@ (8005244 <update_control_loops+0x294>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a7c      	ldr	r2, [pc, #496]	@ (8005240 <update_control_loops+0x290>)
 800504e:	6013      	str	r3, [r2, #0]
		prismatic_axis.velocity = prisEva.setvelocity;
 8005050:	4b7c      	ldr	r3, [pc, #496]	@ (8005244 <update_control_loops+0x294>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	4a7a      	ldr	r2, [pc, #488]	@ (8005240 <update_control_loops+0x290>)
 8005056:	6053      	str	r3, [r2, #4]

		if (prisEva.isFinised) {
 8005058:	4b7a      	ldr	r3, [pc, #488]	@ (8005244 <update_control_loops+0x294>)
 800505a:	7c1b      	ldrb	r3, [r3, #16]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d013      	beq.n	8005088 <update_control_loops+0xd8>
			prismatic_axis.trajectory_active = false;
 8005060:	4a77      	ldr	r2, [pc, #476]	@ (8005240 <update_control_loops+0x290>)
 8005062:	2300      	movs	r3, #0
 8005064:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			prismatic_axis.position = prisEva.setposition;
 8005068:	4b76      	ldr	r3, [pc, #472]	@ (8005244 <update_control_loops+0x294>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a74      	ldr	r2, [pc, #464]	@ (8005240 <update_control_loops+0x290>)
 800506e:	6013      	str	r3, [r2, #0]
			prismatic_axis.velocity = 0.0f;
 8005070:	4b73      	ldr	r3, [pc, #460]	@ (8005240 <update_control_loops+0x290>)
 8005072:	f04f 0200 	mov.w	r2, #0
 8005076:	605a      	str	r2, [r3, #4]
			prismatic_axis.dfd = 0.0f;
 8005078:	4b71      	ldr	r3, [pc, #452]	@ (8005240 <update_control_loops+0x290>)
 800507a:	f04f 0200 	mov.w	r2, #0
 800507e:	62da      	str	r2, [r3, #44]	@ 0x2c
			prismatic_axis.ffd = 0.0f;
 8005080:	4b6f      	ldr	r3, [pc, #444]	@ (8005240 <update_control_loops+0x290>)
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}

	// Update revolute trajectory if active
	if (revolute_axis.trajectory_active && !revEva.isFinised) {
 8005088:	4b6b      	ldr	r3, [pc, #428]	@ (8005238 <update_control_loops+0x288>)
 800508a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800508e:	2b00      	cmp	r3, #0
 8005090:	d048      	beq.n	8005124 <update_control_loops+0x174>
 8005092:	4b6f      	ldr	r3, [pc, #444]	@ (8005250 <update_control_loops+0x2a0>)
 8005094:	7c1b      	ldrb	r3, [r3, #16]
 8005096:	f083 0301 	eor.w	r3, r3, #1
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d041      	beq.n	8005124 <update_control_loops+0x174>
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80050a0:	4b65      	ldr	r3, [pc, #404]	@ (8005238 <update_control_loops+0x288>)
 80050a2:	ed93 8a03 	vldr	s16, [r3, #12]
 80050a6:	4b64      	ldr	r3, [pc, #400]	@ (8005238 <update_control_loops+0x288>)
 80050a8:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 80050ac:	4b69      	ldr	r3, [pc, #420]	@ (8005254 <update_control_loops+0x2a4>)
 80050ae:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80050b2:	4610      	mov	r0, r2
 80050b4:	4619      	mov	r1, r3
 80050b6:	f7fb fd4d 	bl	8000b54 <__aeabi_d2f>
 80050ba:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 80050bc:	4b65      	ldr	r3, [pc, #404]	@ (8005254 <update_control_loops+0x2a4>)
 80050be:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Evaluated(&revGen, &revEva, revolute_axis.initial_pos,
 80050c2:	4610      	mov	r0, r2
 80050c4:	4619      	mov	r1, r3
 80050c6:	f7fb fd45 	bl	8000b54 <__aeabi_d2f>
 80050ca:	4603      	mov	r3, r0
 80050cc:	ee01 3a90 	vmov	s3, r3
 80050d0:	ee01 4a10 	vmov	s2, r4
 80050d4:	eef0 0a68 	vmov.f32	s1, s17
 80050d8:	eeb0 0a48 	vmov.f32	s0, s16
 80050dc:	495c      	ldr	r1, [pc, #368]	@ (8005250 <update_control_loops+0x2a0>)
 80050de:	485e      	ldr	r0, [pc, #376]	@ (8005258 <update_control_loops+0x2a8>)
 80050e0:	f7fe fe90 	bl	8003e04 <Trapezoidal_Evaluated>

		revolute_axis.position = revEva.setposition;
 80050e4:	4b5a      	ldr	r3, [pc, #360]	@ (8005250 <update_control_loops+0x2a0>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a53      	ldr	r2, [pc, #332]	@ (8005238 <update_control_loops+0x288>)
 80050ea:	6013      	str	r3, [r2, #0]
		revolute_axis.velocity = revEva.setvelocity;
 80050ec:	4b58      	ldr	r3, [pc, #352]	@ (8005250 <update_control_loops+0x2a0>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	4a51      	ldr	r2, [pc, #324]	@ (8005238 <update_control_loops+0x288>)
 80050f2:	6053      	str	r3, [r2, #4]

		if (revEva.isFinised) {
 80050f4:	4b56      	ldr	r3, [pc, #344]	@ (8005250 <update_control_loops+0x2a0>)
 80050f6:	7c1b      	ldrb	r3, [r3, #16]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d013      	beq.n	8005124 <update_control_loops+0x174>
			revolute_axis.trajectory_active = false;
 80050fc:	4a4e      	ldr	r2, [pc, #312]	@ (8005238 <update_control_loops+0x288>)
 80050fe:	2300      	movs	r3, #0
 8005100:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			revolute_axis.position = revEva.setposition;
 8005104:	4b52      	ldr	r3, [pc, #328]	@ (8005250 <update_control_loops+0x2a0>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a4b      	ldr	r2, [pc, #300]	@ (8005238 <update_control_loops+0x288>)
 800510a:	6013      	str	r3, [r2, #0]
			revolute_axis.velocity = 0.0f;
 800510c:	4b4a      	ldr	r3, [pc, #296]	@ (8005238 <update_control_loops+0x288>)
 800510e:	f04f 0200 	mov.w	r2, #0
 8005112:	605a      	str	r2, [r3, #4]
			revolute_axis.dfd = 0.0f;
 8005114:	4b48      	ldr	r3, [pc, #288]	@ (8005238 <update_control_loops+0x288>)
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	62da      	str	r2, [r3, #44]	@ 0x2c
			revolute_axis.ffd = 0.0f;
 800511c:	4b46      	ldr	r3, [pc, #280]	@ (8005238 <update_control_loops+0x288>)
 800511e:	f04f 0200 	mov.w	r2, #0
 8005122:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}

	// Calculate control signals for prismatic axis
	prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos, -65535.0f,
 8005124:	4b46      	ldr	r3, [pc, #280]	@ (8005240 <update_control_loops+0x290>)
 8005126:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800512a:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 800512e:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005132:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 800525c <update_control_loops+0x2ac>
 8005136:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 8005260 <update_control_loops+0x2b0>
 800513a:	eeb0 0a67 	vmov.f32	s0, s15
 800513e:	f7fc fdfb 	bl	8001d38 <mapf>
 8005142:	eef0 7a40 	vmov.f32	s15, s0
 8005146:	4b3e      	ldr	r3, [pc, #248]	@ (8005240 <update_control_loops+0x290>)
 8005148:	edc3 7a08 	vstr	s15, [r3, #32]
			65535.0f, -12.0f, 12.0f);

	prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 800514c:	4b3c      	ldr	r3, [pc, #240]	@ (8005240 <update_control_loops+0x290>)
 800514e:	edd3 7a08 	vldr	s15, [r3, #32]
 8005152:	4b44      	ldr	r3, [pc, #272]	@ (8005264 <update_control_loops+0x2b4>)
 8005154:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005158:	eef0 0a47 	vmov.f32	s1, s14
 800515c:	eeb0 0a67 	vmov.f32	s0, s15
 8005160:	4841      	ldr	r0, [pc, #260]	@ (8005268 <update_control_loops+0x2b8>)
 8005162:	f7fd fdb7 	bl	8002cd4 <MotorKalman_Estimate>
 8005166:	eeb0 7a40 	vmov.f32	s14, s0
			prismatic_axis.input_voltage, prismatic_encoder.rads)
			* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 800516a:	4b40      	ldr	r3, [pc, #256]	@ (800526c <update_control_loops+0x2bc>)
 800516c:	edd3 7a04 	vldr	s15, [r3, #16]
 8005170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005174:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8005270 <update_control_loops+0x2c0>
 8005178:	ee67 7a87 	vmul.f32	s15, s15, s14
	prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 800517c:	4b30      	ldr	r3, [pc, #192]	@ (8005240 <update_control_loops+0x290>)
 800517e:	edc3 7a07 	vstr	s15, [r3, #28]

	if (isnan(prismatic_axis.kalman_velocity)) {
 8005182:	4b2f      	ldr	r3, [pc, #188]	@ (8005240 <update_control_loops+0x290>)
 8005184:	edd3 7a07 	vldr	s15, [r3, #28]
 8005188:	eef4 7a67 	vcmp.f32	s15, s15
 800518c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005190:	d703      	bvc.n	800519a <update_control_loops+0x1ea>
		prismatic_axis.kalman_velocity = 0.0f;
 8005192:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <update_control_loops+0x290>)
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	61da      	str	r2, [r3, #28]
	}

	prismatic_axis.pos_error = prismatic_axis.position - prismatic_encoder.mm;
 800519a:	4b29      	ldr	r3, [pc, #164]	@ (8005240 <update_control_loops+0x290>)
 800519c:	ed93 7a00 	vldr	s14, [r3]
 80051a0:	4b30      	ldr	r3, [pc, #192]	@ (8005264 <update_control_loops+0x2b4>)
 80051a2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80051a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051aa:	4b25      	ldr	r3, [pc, #148]	@ (8005240 <update_control_loops+0x290>)
 80051ac:	edc3 7a05 	vstr	s15, [r3, #20]

	prismatic_axis.command_vel = PWM_Satuation(
 80051b0:	4b23      	ldr	r3, [pc, #140]	@ (8005240 <update_control_loops+0x290>)
 80051b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80051b6:	eeb0 0a67 	vmov.f32	s0, s15
 80051ba:	482e      	ldr	r0, [pc, #184]	@ (8005274 <update_control_loops+0x2c4>)
 80051bc:	f7fc f82c 	bl	8001218 <PID_CONTROLLER_Compute>
 80051c0:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid,
					prismatic_axis.pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 80051c4:	4b20      	ldr	r3, [pc, #128]	@ (8005248 <update_control_loops+0x298>)
 80051c6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	prismatic_axis.command_vel = PWM_Satuation(
 80051ca:	4610      	mov	r0, r2
 80051cc:	4619      	mov	r1, r3
 80051ce:	f7fb fc79 	bl	8000ac4 <__aeabi_d2iz>
 80051d2:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.sd_max);
 80051d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005248 <update_control_loops+0x298>)
 80051d6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80051da:	4690      	mov	r8, r2
 80051dc:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_vel = PWM_Satuation(
 80051e0:	4640      	mov	r0, r8
 80051e2:	4649      	mov	r1, r9
 80051e4:	f7fb fc6e 	bl	8000ac4 <__aeabi_d2iz>
 80051e8:	4603      	mov	r3, r0
 80051ea:	4619      	mov	r1, r3
 80051ec:	4620      	mov	r0, r4
 80051ee:	eeb0 0a48 	vmov.f32	s0, s16
 80051f2:	f7fb ffaf 	bl	8001154 <PWM_Satuation>
 80051f6:	ee07 0a90 	vmov	s15, r0
 80051fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051fe:	4b10      	ldr	r3, [pc, #64]	@ (8005240 <update_control_loops+0x290>)
 8005200:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (prismatic_axis.trajectory_active) {
 8005204:	4b0e      	ldr	r3, [pc, #56]	@ (8005240 <update_control_loops+0x290>)
 8005206:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800520a:	2b00      	cmp	r3, #0
 800520c:	d034      	beq.n	8005278 <update_control_loops+0x2c8>
		prismatic_axis.vel_error = prismatic_axis.command_vel
 800520e:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <update_control_loops+0x290>)
 8005210:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ prismatic_axis.velocity - prismatic_axis.kalman_velocity;
 8005214:	4b0a      	ldr	r3, [pc, #40]	@ (8005240 <update_control_loops+0x290>)
 8005216:	edd3 7a01 	vldr	s15, [r3, #4]
 800521a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800521e:	4b08      	ldr	r3, [pc, #32]	@ (8005240 <update_control_loops+0x290>)
 8005220:	edd3 7a07 	vldr	s15, [r3, #28]
 8005224:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8005228:	4b05      	ldr	r3, [pc, #20]	@ (8005240 <update_control_loops+0x290>)
 800522a:	edc3 7a06 	vstr	s15, [r3, #24]
 800522e:	e02e      	b.n	800528e <update_control_loops+0x2de>
 8005230:	20000484 	.word	0x20000484
 8005234:	20000378 	.word	0x20000378
 8005238:	20000318 	.word	0x20000318
 800523c:	2000037c 	.word	0x2000037c
 8005240:	200002d4 	.word	0x200002d4
 8005244:	200002ac 	.word	0x200002ac
 8005248:	20000080 	.word	0x20000080
 800524c:	20000284 	.word	0x20000284
 8005250:	200002c0 	.word	0x200002c0
 8005254:	20000000 	.word	0x20000000
 8005258:	20000298 	.word	0x20000298
 800525c:	477fff00 	.word	0x477fff00
 8005260:	c77fff00 	.word	0xc77fff00
 8005264:	20000428 	.word	0x20000428
 8005268:	20000a7c 	.word	0x20000a7c
 800526c:	20000100 	.word	0x20000100
 8005270:	447a0000 	.word	0x447a0000
 8005274:	200004e0 	.word	0x200004e0
	} else {
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8005278:	4ba1      	ldr	r3, [pc, #644]	@ (8005500 <update_control_loops+0x550>)
 800527a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- prismatic_axis.kalman_velocity;
 800527e:	4ba0      	ldr	r3, [pc, #640]	@ (8005500 <update_control_loops+0x550>)
 8005280:	edd3 7a07 	vldr	s15, [r3, #28]
 8005284:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8005288:	4b9d      	ldr	r3, [pc, #628]	@ (8005500 <update_control_loops+0x550>)
 800528a:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	prismatic_axis.command_pos = PWM_Satuation(
 800528e:	4b9c      	ldr	r3, [pc, #624]	@ (8005500 <update_control_loops+0x550>)
 8005290:	edd3 7a06 	vldr	s15, [r3, #24]
 8005294:	eeb0 0a67 	vmov.f32	s0, s15
 8005298:	489a      	ldr	r0, [pc, #616]	@ (8005504 <update_control_loops+0x554>)
 800529a:	f7fb ffbd 	bl	8001218 <PID_CONTROLLER_Compute>
 800529e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid,
					prismatic_axis.vel_error), ZGX45RGG_400RPM_Constant.U_max,
 80052a2:	4b99      	ldr	r3, [pc, #612]	@ (8005508 <update_control_loops+0x558>)
 80052a4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(
 80052a8:	4610      	mov	r0, r2
 80052aa:	4619      	mov	r1, r3
 80052ac:	f7fb fc0a 	bl	8000ac4 <__aeabi_d2iz>
 80052b0:	4604      	mov	r4, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 80052b2:	4b95      	ldr	r3, [pc, #596]	@ (8005508 <update_control_loops+0x558>)
 80052b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80052b8:	613a      	str	r2, [r7, #16]
 80052ba:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80052be:	617b      	str	r3, [r7, #20]
	prismatic_axis.command_pos = PWM_Satuation(
 80052c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80052c4:	f7fb fbfe 	bl	8000ac4 <__aeabi_d2iz>
 80052c8:	4603      	mov	r3, r0
 80052ca:	4619      	mov	r1, r3
 80052cc:	4620      	mov	r0, r4
 80052ce:	eeb0 0a48 	vmov.f32	s0, s16
 80052d2:	f7fb ff3f 	bl	8001154 <PWM_Satuation>
 80052d6:	ee07 0a90 	vmov	s15, r0
 80052da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052de:	4b88      	ldr	r3, [pc, #544]	@ (8005500 <update_control_loops+0x550>)
 80052e0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Calculate control signals for revolute axis
	revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 80052e4:	4b89      	ldr	r3, [pc, #548]	@ (800550c <update_control_loops+0x55c>)
 80052e6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80052ea:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 80052ee:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 80052f2:	ed9f 1a87 	vldr	s2, [pc, #540]	@ 8005510 <update_control_loops+0x560>
 80052f6:	eddf 0a87 	vldr	s1, [pc, #540]	@ 8005514 <update_control_loops+0x564>
 80052fa:	eeb0 0a67 	vmov.f32	s0, s15
 80052fe:	f7fc fd1b 	bl	8001d38 <mapf>
 8005302:	eef0 7a40 	vmov.f32	s15, s0
 8005306:	4b81      	ldr	r3, [pc, #516]	@ (800550c <update_control_loops+0x55c>)
 8005308:	edc3 7a08 	vstr	s15, [r3, #32]
			65535.0f, -12.0f, 12.0f);

	revolute_axis.kalman_velocity = MotorKalman_Estimate(&revolute_kalman,
 800530c:	4b7f      	ldr	r3, [pc, #508]	@ (800550c <update_control_loops+0x55c>)
 800530e:	edd3 7a08 	vldr	s15, [r3, #32]
 8005312:	4b81      	ldr	r3, [pc, #516]	@ (8005518 <update_control_loops+0x568>)
 8005314:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005318:	eef0 0a47 	vmov.f32	s1, s14
 800531c:	eeb0 0a67 	vmov.f32	s0, s15
 8005320:	487e      	ldr	r0, [pc, #504]	@ (800551c <update_control_loops+0x56c>)
 8005322:	f7fd fcd7 	bl	8002cd4 <MotorKalman_Estimate>
 8005326:	eef0 7a40 	vmov.f32	s15, s0
 800532a:	4b78      	ldr	r3, [pc, #480]	@ (800550c <update_control_loops+0x55c>)
 800532c:	edc3 7a07 	vstr	s15, [r3, #28]
			revolute_axis.input_voltage, revolute_encoder.rads);

	if (isnan(revolute_axis.kalman_velocity)) {
 8005330:	4b76      	ldr	r3, [pc, #472]	@ (800550c <update_control_loops+0x55c>)
 8005332:	edd3 7a07 	vldr	s15, [r3, #28]
 8005336:	eef4 7a67 	vcmp.f32	s15, s15
 800533a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800533e:	d703      	bvc.n	8005348 <update_control_loops+0x398>
		revolute_axis.kalman_velocity = 0.0f;
 8005340:	4b72      	ldr	r3, [pc, #456]	@ (800550c <update_control_loops+0x55c>)
 8005342:	f04f 0200 	mov.w	r2, #0
 8005346:	61da      	str	r2, [r3, #28]
	}

	revolute_axis.pos_error = revolute_axis.position - normalized_position;
 8005348:	4b70      	ldr	r3, [pc, #448]	@ (800550c <update_control_loops+0x55c>)
 800534a:	ed93 7a00 	vldr	s14, [r3]
 800534e:	4b74      	ldr	r3, [pc, #464]	@ (8005520 <update_control_loops+0x570>)
 8005350:	edd3 7a00 	vldr	s15, [r3]
 8005354:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005358:	4b6c      	ldr	r3, [pc, #432]	@ (800550c <update_control_loops+0x55c>)
 800535a:	edc3 7a05 	vstr	s15, [r3, #20]

	// Ensure error uses the shortest path for control
	if (revolute_axis.pos_error > PI) {
 800535e:	4b6b      	ldr	r3, [pc, #428]	@ (800550c <update_control_loops+0x55c>)
 8005360:	edd3 7a05 	vldr	s15, [r3, #20]
 8005364:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8005524 <update_control_loops+0x574>
 8005368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800536c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005370:	dd09      	ble.n	8005386 <update_control_loops+0x3d6>
		revolute_axis.pos_error -= 2.0f * PI;
 8005372:	4b66      	ldr	r3, [pc, #408]	@ (800550c <update_control_loops+0x55c>)
 8005374:	edd3 7a05 	vldr	s15, [r3, #20]
 8005378:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8005528 <update_control_loops+0x578>
 800537c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005380:	4b62      	ldr	r3, [pc, #392]	@ (800550c <update_control_loops+0x55c>)
 8005382:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	if (revolute_axis.pos_error < -PI) {
 8005386:	4b61      	ldr	r3, [pc, #388]	@ (800550c <update_control_loops+0x55c>)
 8005388:	edd3 7a05 	vldr	s15, [r3, #20]
 800538c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800552c <update_control_loops+0x57c>
 8005390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005398:	d509      	bpl.n	80053ae <update_control_loops+0x3fe>
		revolute_axis.pos_error += 2.0f * PI;
 800539a:	4b5c      	ldr	r3, [pc, #368]	@ (800550c <update_control_loops+0x55c>)
 800539c:	edd3 7a05 	vldr	s15, [r3, #20]
 80053a0:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005528 <update_control_loops+0x578>
 80053a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053a8:	4b58      	ldr	r3, [pc, #352]	@ (800550c <update_control_loops+0x55c>)
 80053aa:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	revolute_axis.command_vel = PWM_Satuation(
 80053ae:	4b57      	ldr	r3, [pc, #348]	@ (800550c <update_control_loops+0x55c>)
 80053b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80053b4:	eeb0 0a67 	vmov.f32	s0, s15
 80053b8:	485d      	ldr	r0, [pc, #372]	@ (8005530 <update_control_loops+0x580>)
 80053ba:	f7fb ff2d 	bl	8001218 <PID_CONTROLLER_Compute>
 80053be:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid,
					revolute_axis.pos_error), ZGX45RGG_150RPM_Constant.qd_max,
 80053c2:	4b5c      	ldr	r3, [pc, #368]	@ (8005534 <update_control_loops+0x584>)
 80053c4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	revolute_axis.command_vel = PWM_Satuation(
 80053c8:	4610      	mov	r0, r2
 80053ca:	4619      	mov	r1, r3
 80053cc:	f7fb fb7a 	bl	8000ac4 <__aeabi_d2iz>
 80053d0:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.qd_max);
 80053d2:	4b58      	ldr	r3, [pc, #352]	@ (8005534 <update_control_loops+0x584>)
 80053d4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80053d8:	60ba      	str	r2, [r7, #8]
 80053da:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80053de:	60fb      	str	r3, [r7, #12]
	revolute_axis.command_vel = PWM_Satuation(
 80053e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053e4:	f7fb fb6e 	bl	8000ac4 <__aeabi_d2iz>
 80053e8:	4603      	mov	r3, r0
 80053ea:	4619      	mov	r1, r3
 80053ec:	4620      	mov	r0, r4
 80053ee:	eeb0 0a48 	vmov.f32	s0, s16
 80053f2:	f7fb feaf 	bl	8001154 <PWM_Satuation>
 80053f6:	ee07 0a90 	vmov	s15, r0
 80053fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053fe:	4b43      	ldr	r3, [pc, #268]	@ (800550c <update_control_loops+0x55c>)
 8005400:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	// Add velocity feedforward for trajectory
	if (revolute_axis.trajectory_active) {
 8005404:	4b41      	ldr	r3, [pc, #260]	@ (800550c <update_control_loops+0x55c>)
 8005406:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800540a:	2b00      	cmp	r3, #0
 800540c:	d010      	beq.n	8005430 <update_control_loops+0x480>
		revolute_axis.vel_error = revolute_axis.command_vel
 800540e:	4b3f      	ldr	r3, [pc, #252]	@ (800550c <update_control_loops+0x55c>)
 8005410:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 8005414:	4b3d      	ldr	r3, [pc, #244]	@ (800550c <update_control_loops+0x55c>)
 8005416:	edd3 7a01 	vldr	s15, [r3, #4]
 800541a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800541e:	4b3b      	ldr	r3, [pc, #236]	@ (800550c <update_control_loops+0x55c>)
 8005420:	edd3 7a07 	vldr	s15, [r3, #28]
 8005424:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8005428:	4b38      	ldr	r3, [pc, #224]	@ (800550c <update_control_loops+0x55c>)
 800542a:	edc3 7a06 	vstr	s15, [r3, #24]
 800542e:	e00a      	b.n	8005446 <update_control_loops+0x496>
	} else {
		revolute_axis.vel_error = revolute_axis.command_vel
 8005430:	4b36      	ldr	r3, [pc, #216]	@ (800550c <update_control_loops+0x55c>)
 8005432:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- revolute_axis.kalman_velocity;
 8005436:	4b35      	ldr	r3, [pc, #212]	@ (800550c <update_control_loops+0x55c>)
 8005438:	edd3 7a07 	vldr	s15, [r3, #28]
 800543c:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8005440:	4b32      	ldr	r3, [pc, #200]	@ (800550c <update_control_loops+0x55c>)
 8005442:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	revolute_axis.command_pos = PWM_Satuation(
 8005446:	4b31      	ldr	r3, [pc, #196]	@ (800550c <update_control_loops+0x55c>)
 8005448:	edd3 7a06 	vldr	s15, [r3, #24]
 800544c:	eeb0 0a67 	vmov.f32	s0, s15
 8005450:	4839      	ldr	r0, [pc, #228]	@ (8005538 <update_control_loops+0x588>)
 8005452:	f7fb fee1 	bl	8001218 <PID_CONTROLLER_Compute>
 8005456:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid,
					revolute_axis.vel_error), ZGX45RGG_150RPM_Constant.U_max,
 800545a:	4b36      	ldr	r3, [pc, #216]	@ (8005534 <update_control_loops+0x584>)
 800545c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(
 8005460:	4610      	mov	r0, r2
 8005462:	4619      	mov	r1, r3
 8005464:	f7fb fb2e 	bl	8000ac4 <__aeabi_d2iz>
 8005468:	4604      	mov	r4, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 800546a:	4b32      	ldr	r3, [pc, #200]	@ (8005534 <update_control_loops+0x584>)
 800546c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005470:	603a      	str	r2, [r7, #0]
 8005472:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005476:	607b      	str	r3, [r7, #4]
	revolute_axis.command_pos = PWM_Satuation(
 8005478:	e9d7 0100 	ldrd	r0, r1, [r7]
 800547c:	f7fb fb22 	bl	8000ac4 <__aeabi_d2iz>
 8005480:	4603      	mov	r3, r0
 8005482:	4619      	mov	r1, r3
 8005484:	4620      	mov	r0, r4
 8005486:	eeb0 0a48 	vmov.f32	s0, s16
 800548a:	f7fb fe63 	bl	8001154 <PWM_Satuation>
 800548e:	ee07 0a90 	vmov	s15, r0
 8005492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005496:	4b1d      	ldr	r3, [pc, #116]	@ (800550c <update_control_loops+0x55c>)
 8005498:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Add feed-forward compensation
	if (prismatic_axis.trajectory_active) {
 800549c:	4b18      	ldr	r3, [pc, #96]	@ (8005500 <update_control_loops+0x550>)
 800549e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d052      	beq.n	800554c <update_control_loops+0x59c>
		// Only compute FFD during active movement
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
				prismatic_axis.velocity / 1000.0f);
 80054a6:	4b16      	ldr	r3, [pc, #88]	@ (8005500 <update_control_loops+0x550>)
 80054a8:	edd3 7a01 	vldr	s15, [r3, #4]
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 80054ac:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800553c <update_control_loops+0x58c>
 80054b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80054b4:	eeb0 0a47 	vmov.f32	s0, s14
 80054b8:	4821      	ldr	r0, [pc, #132]	@ (8005540 <update_control_loops+0x590>)
 80054ba:	f7fc f9d5 	bl	8001868 <PRISMATIC_MOTOR_FFD_Compute>
 80054be:	eef0 7a40 	vmov.f32	s15, s0
 80054c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005500 <update_control_loops+0x550>)
 80054c4:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		// Only compute DFD during active movement
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 80054c8:	4b15      	ldr	r3, [pc, #84]	@ (8005520 <update_control_loops+0x570>)
 80054ca:	ed93 7a00 	vldr	s14, [r3]
 80054ce:	4b0f      	ldr	r3, [pc, #60]	@ (800550c <update_control_loops+0x55c>)
 80054d0:	edd3 6a01 	vldr	s13, [r3, #4]
				normalized_position, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 80054d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005544 <update_control_loops+0x594>)
 80054d6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 80054da:	eddf 5a18 	vldr	s11, [pc, #96]	@ 800553c <update_control_loops+0x58c>
 80054de:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80054e2:	eeb0 1a46 	vmov.f32	s2, s12
 80054e6:	eef0 0a66 	vmov.f32	s1, s13
 80054ea:	eeb0 0a47 	vmov.f32	s0, s14
 80054ee:	4816      	ldr	r0, [pc, #88]	@ (8005548 <update_control_loops+0x598>)
 80054f0:	f7fc fa4d 	bl	800198e <PRISMATIC_MOTOR_DFD_Compute>
 80054f4:	eef0 7a40 	vmov.f32	s15, s0
 80054f8:	4b01      	ldr	r3, [pc, #4]	@ (8005500 <update_control_loops+0x550>)
 80054fa:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 80054fe:	e02d      	b.n	800555c <update_control_loops+0x5ac>
 8005500:	200002d4 	.word	0x200002d4
 8005504:	20000508 	.word	0x20000508
 8005508:	20000080 	.word	0x20000080
 800550c:	20000318 	.word	0x20000318
 8005510:	477fff00 	.word	0x477fff00
 8005514:	c77fff00 	.word	0xc77fff00
 8005518:	20000484 	.word	0x20000484
 800551c:	20000de8 	.word	0x20000de8
 8005520:	20000378 	.word	0x20000378
 8005524:	40490fdb 	.word	0x40490fdb
 8005528:	40c90fdb 	.word	0x40c90fdb
 800552c:	c0490fdb 	.word	0xc0490fdb
 8005530:	20000530 	.word	0x20000530
 8005534:	20000000 	.word	0x20000000
 8005538:	20000558 	.word	0x20000558
 800553c:	447a0000 	.word	0x447a0000
 8005540:	20000580 	.word	0x20000580
 8005544:	20000428 	.word	0x20000428
 8005548:	20000584 	.word	0x20000584
	} else {
		// Zero when not moving
		prismatic_axis.ffd = 0.0f;
 800554c:	4b84      	ldr	r3, [pc, #528]	@ (8005760 <update_control_loops+0x7b0>)
 800554e:	f04f 0200 	mov.w	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	@ 0x30
		prismatic_axis.dfd = 0.0f;
 8005554:	4b82      	ldr	r3, [pc, #520]	@ (8005760 <update_control_loops+0x7b0>)
 8005556:	f04f 0200 	mov.w	r2, #0
 800555a:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	float pris_backlash_compensation = prismatic_backlash_compensator(
 800555c:	4b80      	ldr	r3, [pc, #512]	@ (8005760 <update_control_loops+0x7b0>)
 800555e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8005562:	eeb0 0a67 	vmov.f32	s0, s15
 8005566:	f000 f9bf 	bl	80058e8 <prismatic_backlash_compensator>
 800556a:	ed87 0a07 	vstr	s0, [r7, #28]
			prismatic_axis.command_vel);

	prismatic_axis.command_pos = prismatic_axis.command_pos
 800556e:	4b7c      	ldr	r3, [pc, #496]	@ (8005760 <update_control_loops+0x7b0>)
 8005570:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
			+ pris_backlash_compensation + prismatic_axis.dfd
 8005574:	edd7 7a07 	vldr	s15, [r7, #28]
 8005578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800557c:	4b78      	ldr	r3, [pc, #480]	@ (8005760 <update_control_loops+0x7b0>)
 800557e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005582:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ prismatic_axis.ffd;
 8005586:	4b76      	ldr	r3, [pc, #472]	@ (8005760 <update_control_loops+0x7b0>)
 8005588:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800558c:	ee77 7a27 	vadd.f32	s15, s14, s15
	prismatic_axis.command_pos = prismatic_axis.command_pos
 8005590:	4b73      	ldr	r3, [pc, #460]	@ (8005760 <update_control_loops+0x7b0>)
 8005592:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005596:	4b73      	ldr	r3, [pc, #460]	@ (8005764 <update_control_loops+0x7b4>)
 8005598:	ed93 7a00 	vldr	s14, [r3]
			normalized_position, 0.0f, prismatic_encoder.mm / 1000.0f);
 800559c:	4b72      	ldr	r3, [pc, #456]	@ (8005768 <update_control_loops+0x7b8>)
 800559e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80055a2:	ed9f 6a72 	vldr	s12, [pc, #456]	@ 800576c <update_control_loops+0x7bc>
 80055a6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80055aa:	eeb0 1a66 	vmov.f32	s2, s13
 80055ae:	eddf 0a70 	vldr	s1, [pc, #448]	@ 8005770 <update_control_loops+0x7c0>
 80055b2:	eeb0 0a47 	vmov.f32	s0, s14
 80055b6:	486f      	ldr	r0, [pc, #444]	@ (8005774 <update_control_loops+0x7c4>)
 80055b8:	f7fc f862 	bl	8001680 <REVOLUTE_MOTOR_DFD_Compute>
 80055bc:	eef0 7a40 	vmov.f32	s15, s0
 80055c0:	4b6d      	ldr	r3, [pc, #436]	@ (8005778 <update_control_loops+0x7c8>)
 80055c2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 80055c6:	4b6c      	ldr	r3, [pc, #432]	@ (8005778 <update_control_loops+0x7c8>)
 80055c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80055cc:	eeb0 0a67 	vmov.f32	s0, s15
 80055d0:	486a      	ldr	r0, [pc, #424]	@ (800577c <update_control_loops+0x7cc>)
 80055d2:	f7fb ffbf 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 80055d6:	eef0 7a40 	vmov.f32	s15, s0
 80055da:	4b67      	ldr	r3, [pc, #412]	@ (8005778 <update_control_loops+0x7c8>)
 80055dc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			revolute_axis.velocity);

	float rev_backlash_compensation = revolute_backlash_compensator(
 80055e0:	4b65      	ldr	r3, [pc, #404]	@ (8005778 <update_control_loops+0x7c8>)
 80055e2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80055e6:	eeb0 0a67 	vmov.f32	s0, s15
 80055ea:	f000 f8dd 	bl	80057a8 <revolute_backlash_compensator>
 80055ee:	ed87 0a06 	vstr	s0, [r7, #24]
			revolute_axis.command_vel);

	revolute_axis.command_pos = revolute_axis.command_pos
 80055f2:	4b61      	ldr	r3, [pc, #388]	@ (8005778 <update_control_loops+0x7c8>)
 80055f4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
			+ rev_backlash_compensation + revolute_axis.dfd + revolute_axis.ffd;
 80055f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80055fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005600:	4b5d      	ldr	r3, [pc, #372]	@ (8005778 <update_control_loops+0x7c8>)
 8005602:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005606:	ee37 7a27 	vadd.f32	s14, s14, s15
 800560a:	4b5b      	ldr	r3, [pc, #364]	@ (8005778 <update_control_loops+0x7c8>)
 800560c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8005610:	ee77 7a27 	vadd.f32	s15, s14, s15
	revolute_axis.command_pos = revolute_axis.command_pos
 8005614:	4b58      	ldr	r3, [pc, #352]	@ (8005778 <update_control_loops+0x7c8>)
 8005616:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Final saturation
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 800561a:	4b51      	ldr	r3, [pc, #324]	@ (8005760 <update_control_loops+0x7b0>)
 800561c:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8005620:	4b57      	ldr	r3, [pc, #348]	@ (8005780 <update_control_loops+0x7d0>)
 8005622:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005626:	4610      	mov	r0, r2
 8005628:	4619      	mov	r1, r3
 800562a:	f7fb fa4b 	bl	8000ac4 <__aeabi_d2iz>
 800562e:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8005630:	4b53      	ldr	r3, [pc, #332]	@ (8005780 <update_control_loops+0x7d0>)
 8005632:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005636:	4615      	mov	r5, r2
 8005638:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 800563c:	4628      	mov	r0, r5
 800563e:	4631      	mov	r1, r6
 8005640:	f7fb fa40 	bl	8000ac4 <__aeabi_d2iz>
 8005644:	4603      	mov	r3, r0
 8005646:	4619      	mov	r1, r3
 8005648:	4620      	mov	r0, r4
 800564a:	eeb0 0a48 	vmov.f32	s0, s16
 800564e:	f7fb fd81 	bl	8001154 <PWM_Satuation>
 8005652:	ee07 0a90 	vmov	s15, r0
 8005656:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800565a:	4b41      	ldr	r3, [pc, #260]	@ (8005760 <update_control_loops+0x7b0>)
 800565c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005660:	4b45      	ldr	r3, [pc, #276]	@ (8005778 <update_control_loops+0x7c8>)
 8005662:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8005666:	4b47      	ldr	r3, [pc, #284]	@ (8005784 <update_control_loops+0x7d4>)
 8005668:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 800566c:	4610      	mov	r0, r2
 800566e:	4619      	mov	r1, r3
 8005670:	f7fb fa28 	bl	8000ac4 <__aeabi_d2iz>
 8005674:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8005676:	4b43      	ldr	r3, [pc, #268]	@ (8005784 <update_control_loops+0x7d4>)
 8005678:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800567c:	4692      	mov	sl, r2
 800567e:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005682:	4650      	mov	r0, sl
 8005684:	4659      	mov	r1, fp
 8005686:	f7fb fa1d 	bl	8000ac4 <__aeabi_d2iz>
 800568a:	4603      	mov	r3, r0
 800568c:	4619      	mov	r1, r3
 800568e:	4620      	mov	r0, r4
 8005690:	eeb0 0a48 	vmov.f32	s0, s16
 8005694:	f7fb fd5e 	bl	8001154 <PWM_Satuation>
 8005698:	ee07 0a90 	vmov	s15, r0
 800569c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056a0:	4b35      	ldr	r3, [pc, #212]	@ (8005778 <update_control_loops+0x7c8>)
 80056a2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Apply commands to motors
	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 80056a6:	4b2e      	ldr	r3, [pc, #184]	@ (8005760 <update_control_loops+0x7b0>)
 80056a8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80056ac:	eef0 0a67 	vmov.f32	s1, s15
 80056b0:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8005788 <update_control_loops+0x7d8>
 80056b4:	4835      	ldr	r0, [pc, #212]	@ (800578c <update_control_loops+0x7dc>)
 80056b6:	f7fb fe65 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 80056ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005778 <update_control_loops+0x7c8>)
 80056bc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80056c0:	eef0 0a67 	vmov.f32	s1, s15
 80056c4:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8005788 <update_control_loops+0x7d8>
 80056c8:	4831      	ldr	r0, [pc, #196]	@ (8005790 <update_control_loops+0x7e0>)
 80056ca:	f7fb fe5b 	bl	8001384 <MDXX_set_range>

	prismatic_axis.mm = prismatic_encoder.mm;
 80056ce:	4b26      	ldr	r3, [pc, #152]	@ (8005768 <update_control_loops+0x7b8>)
 80056d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d2:	4a23      	ldr	r2, [pc, #140]	@ (8005760 <update_control_loops+0x7b0>)
 80056d4:	63d3      	str	r3, [r2, #60]	@ 0x3c
	prismatic_axis.target = prismatic_axis.target_pos;
 80056d6:	4b22      	ldr	r3, [pc, #136]	@ (8005760 <update_control_loops+0x7b0>)
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	4a21      	ldr	r2, [pc, #132]	@ (8005760 <update_control_loops+0x7b0>)
 80056dc:	6393      	str	r3, [r2, #56]	@ 0x38

	revolute_axis.deg = UnitConverter_angle(&converter_system,
 80056de:	4b21      	ldr	r3, [pc, #132]	@ (8005764 <update_control_loops+0x7b4>)
 80056e0:	edd3 7a00 	vldr	s15, [r3]
 80056e4:	220e      	movs	r2, #14
 80056e6:	210f      	movs	r1, #15
 80056e8:	eeb0 0a67 	vmov.f32	s0, s15
 80056ec:	4829      	ldr	r0, [pc, #164]	@ (8005794 <update_control_loops+0x7e4>)
 80056ee:	f7fe ff21 	bl	8004534 <UnitConverter_angle>
 80056f2:	eef0 7a40 	vmov.f32	s15, s0
 80056f6:	4b20      	ldr	r3, [pc, #128]	@ (8005778 <update_control_loops+0x7c8>)
 80056f8:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);
	;
	revolute_axis.target = UnitConverter_angle(&converter_system, angle_deg,
 80056fc:	4b26      	ldr	r3, [pc, #152]	@ (8005798 <update_control_loops+0x7e8>)
 80056fe:	edd3 7a00 	vldr	s15, [r3]
 8005702:	220e      	movs	r2, #14
 8005704:	210f      	movs	r1, #15
 8005706:	eeb0 0a67 	vmov.f32	s0, s15
 800570a:	4822      	ldr	r0, [pc, #136]	@ (8005794 <update_control_loops+0x7e4>)
 800570c:	f7fe ff12 	bl	8004534 <UnitConverter_angle>
 8005710:	eef0 7a40 	vmov.f32	s15, s0
 8005714:	4b18      	ldr	r3, [pc, #96]	@ (8005778 <update_control_loops+0x7c8>)
 8005716:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			UNIT_RADIAN, UNIT_DEGREE);

	// Put pen down when both trajectories are complete
	static uint32_t pen_down_timer = 0;
	if (revEva.isFinised && prisEva.isFinised) {
 800571a:	4b20      	ldr	r3, [pc, #128]	@ (800579c <update_control_loops+0x7ec>)
 800571c:	7c1b      	ldrb	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d013      	beq.n	800574a <update_control_loops+0x79a>
 8005722:	4b1f      	ldr	r3, [pc, #124]	@ (80057a0 <update_control_loops+0x7f0>)
 8005724:	7c1b      	ldrb	r3, [r3, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00f      	beq.n	800574a <update_control_loops+0x79a>
		pen_down_timer++;
 800572a:	4b1e      	ldr	r3, [pc, #120]	@ (80057a4 <update_control_loops+0x7f4>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	3301      	adds	r3, #1
 8005730:	4a1c      	ldr	r2, [pc, #112]	@ (80057a4 <update_control_loops+0x7f4>)
 8005732:	6013      	str	r3, [r2, #0]
		if (pen_down_timer > PEN_SETTLE_TIME) {
 8005734:	4b1b      	ldr	r3, [pc, #108]	@ (80057a4 <update_control_loops+0x7f4>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800573c:	d909      	bls.n	8005752 <update_control_loops+0x7a2>
			plotter_pen_down();
 800573e:	f001 fae1 	bl	8006d04 <plotter_pen_down>
			pen_down_timer = 0;
 8005742:	4b18      	ldr	r3, [pc, #96]	@ (80057a4 <update_control_loops+0x7f4>)
 8005744:	2200      	movs	r2, #0
 8005746:	601a      	str	r2, [r3, #0]
		if (pen_down_timer > PEN_SETTLE_TIME) {
 8005748:	e003      	b.n	8005752 <update_control_loops+0x7a2>
		}
	} else {
		pen_down_timer = 0;
 800574a:	4b16      	ldr	r3, [pc, #88]	@ (80057a4 <update_control_loops+0x7f4>)
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
	}
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	3724      	adds	r7, #36	@ 0x24
 8005756:	46bd      	mov	sp, r7
 8005758:	ecbd 8b02 	vpop	{d8}
 800575c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005760:	200002d4 	.word	0x200002d4
 8005764:	20000378 	.word	0x20000378
 8005768:	20000428 	.word	0x20000428
 800576c:	447a0000 	.word	0x447a0000
 8005770:	00000000 	.word	0x00000000
 8005774:	20000590 	.word	0x20000590
 8005778:	20000318 	.word	0x20000318
 800577c:	2000058c 	.word	0x2000058c
 8005780:	20000080 	.word	0x20000080
 8005784:	20000000 	.word	0x20000000
 8005788:	44fa0000 	.word	0x44fa0000
 800578c:	20000390 	.word	0x20000390
 8005790:	200003dc 	.word	0x200003dc
 8005794:	200007f4 	.word	0x200007f4
 8005798:	2000037c 	.word	0x2000037c
 800579c:	200002c0 	.word	0x200002c0
 80057a0:	200002ac 	.word	0x200002ac
 80057a4:	20000388 	.word	0x20000388

080057a8 <revolute_backlash_compensator>:
/**
 * @brief Compensation for revolute axis backlash
 * @param cmd_vel Command velocity
 * @return Compensation value
 */
float revolute_backlash_compensator(float cmd_vel) {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	ed87 0a01 	vstr	s0, [r7, #4]
	// Determine current direction
	float current_direction =
			(cmd_vel > 0.0f) ? 1.0f : ((cmd_vel < 0.0f) ? -1.0f : 0.0f);
 80057b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80057b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057be:	dd02      	ble.n	80057c6 <revolute_backlash_compensator+0x1e>
 80057c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80057c4:	e00a      	b.n	80057dc <revolute_backlash_compensator+0x34>
 80057c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80057ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d2:	d501      	bpl.n	80057d8 <revolute_backlash_compensator+0x30>
 80057d4:	4b3e      	ldr	r3, [pc, #248]	@ (80058d0 <revolute_backlash_compensator+0x128>)
 80057d6:	e001      	b.n	80057dc <revolute_backlash_compensator+0x34>
 80057d8:	f04f 0300 	mov.w	r3, #0
	float current_direction =
 80057dc:	617b      	str	r3, [r7, #20]

	// If stopped, maintain last direction
	if (current_direction == 0.0f) {
 80057de:	edd7 7a05 	vldr	s15, [r7, #20]
 80057e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80057e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ea:	d102      	bne.n	80057f2 <revolute_backlash_compensator+0x4a>
		current_direction = revolute_last_cmd_direction;
 80057ec:	4b39      	ldr	r3, [pc, #228]	@ (80058d4 <revolute_backlash_compensator+0x12c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	617b      	str	r3, [r7, #20]
	}

	// Detect direction change
	if (current_direction != revolute_last_cmd_direction
 80057f2:	4b38      	ldr	r3, [pc, #224]	@ (80058d4 <revolute_backlash_compensator+0x12c>)
 80057f4:	edd3 7a00 	vldr	s15, [r3]
 80057f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80057fc:	eeb4 7a67 	vcmp.f32	s14, s15
 8005800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005804:	d013      	beq.n	800582e <revolute_backlash_compensator+0x86>
			&& current_direction != 0.0f) {
 8005806:	edd7 7a05 	vldr	s15, [r7, #20]
 800580a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800580e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005812:	d00c      	beq.n	800582e <revolute_backlash_compensator+0x86>
		// If direction changed, update backlash state
		revolute_backlash_state = current_direction * revolute_backlash;
 8005814:	4b30      	ldr	r3, [pc, #192]	@ (80058d8 <revolute_backlash_compensator+0x130>)
 8005816:	ed93 7a00 	vldr	s14, [r3]
 800581a:	edd7 7a05 	vldr	s15, [r7, #20]
 800581e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005822:	4b2e      	ldr	r3, [pc, #184]	@ (80058dc <revolute_backlash_compensator+0x134>)
 8005824:	edc3 7a00 	vstr	s15, [r3]
		revolute_last_cmd_direction = current_direction;
 8005828:	4a2a      	ldr	r2, [pc, #168]	@ (80058d4 <revolute_backlash_compensator+0x12c>)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	6013      	str	r3, [r2, #0]
	}

	// Apply adaptive compensation based on velocity
	float compensation = revolute_backlash_state * BACKLASH_COMPENSATION_GAIN;
 800582e:	4b2b      	ldr	r3, [pc, #172]	@ (80058dc <revolute_backlash_compensator+0x134>)
 8005830:	edd3 7a00 	vldr	s15, [r3]
 8005834:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80058e0 <revolute_backlash_compensator+0x138>
 8005838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800583c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Gradually reduce backlash state as we overcome the backlash
	float backlash_decay_rate = BACKLASH_DECAY_FACTOR * fabsf(cmd_vel);
 8005840:	edd7 7a01 	vldr	s15, [r7, #4]
 8005844:	eef0 7ae7 	vabs.f32	s15, s15
 8005848:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80058e0 <revolute_backlash_compensator+0x138>
 800584c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005850:	edc7 7a03 	vstr	s15, [r7, #12]
	if (revolute_backlash_state > 0.0f) {
 8005854:	4b21      	ldr	r3, [pc, #132]	@ (80058dc <revolute_backlash_compensator+0x134>)
 8005856:	edd3 7a00 	vldr	s15, [r3]
 800585a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800585e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005862:	dd12      	ble.n	800588a <revolute_backlash_compensator+0xe2>
		revolute_backlash_state = fmaxf(0.0f,
 8005864:	4b1d      	ldr	r3, [pc, #116]	@ (80058dc <revolute_backlash_compensator+0x134>)
 8005866:	ed93 7a00 	vldr	s14, [r3]
 800586a:	edd7 7a03 	vldr	s15, [r7, #12]
 800586e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005872:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80058e4 <revolute_backlash_compensator+0x13c>
 8005876:	eeb0 0a67 	vmov.f32	s0, s15
 800587a:	f00a f86d 	bl	800f958 <fmaxf>
 800587e:	eef0 7a40 	vmov.f32	s15, s0
 8005882:	4b16      	ldr	r3, [pc, #88]	@ (80058dc <revolute_backlash_compensator+0x134>)
 8005884:	edc3 7a00 	vstr	s15, [r3]
 8005888:	e019      	b.n	80058be <revolute_backlash_compensator+0x116>
				revolute_backlash_state - backlash_decay_rate);
	} else if (revolute_backlash_state < 0.0f) {
 800588a:	4b14      	ldr	r3, [pc, #80]	@ (80058dc <revolute_backlash_compensator+0x134>)
 800588c:	edd3 7a00 	vldr	s15, [r3]
 8005890:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005898:	d511      	bpl.n	80058be <revolute_backlash_compensator+0x116>
		revolute_backlash_state = fminf(0.0f,
 800589a:	4b10      	ldr	r3, [pc, #64]	@ (80058dc <revolute_backlash_compensator+0x134>)
 800589c:	ed93 7a00 	vldr	s14, [r3]
 80058a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80058a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058a8:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 80058e4 <revolute_backlash_compensator+0x13c>
 80058ac:	eeb0 0a67 	vmov.f32	s0, s15
 80058b0:	f00a f86f 	bl	800f992 <fminf>
 80058b4:	eef0 7a40 	vmov.f32	s15, s0
 80058b8:	4b08      	ldr	r3, [pc, #32]	@ (80058dc <revolute_backlash_compensator+0x134>)
 80058ba:	edc3 7a00 	vstr	s15, [r3]
				revolute_backlash_state + backlash_decay_rate);
	}

	return compensation;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	ee07 3a90 	vmov	s15, r3
}
 80058c4:	eeb0 0a67 	vmov.f32	s0, s15
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	bf800000 	.word	0xbf800000
 80058d4:	2000035c 	.word	0x2000035c
 80058d8:	20000130 	.word	0x20000130
 80058dc:	20000360 	.word	0x20000360
 80058e0:	3dcccccd 	.word	0x3dcccccd
 80058e4:	00000000 	.word	0x00000000

080058e8 <prismatic_backlash_compensator>:
/**
 * @brief Compensation for prismatic axis backlash
 * @param cmd_vel Command velocity
 * @return Compensation value
 */
float prismatic_backlash_compensator(float cmd_vel) {
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	ed87 0a01 	vstr	s0, [r7, #4]
	// Determine current direction
	float current_direction =
			(cmd_vel > 0.0f) ? 1.0f : ((cmd_vel < 0.0f) ? -1.0f : 0.0f);
 80058f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80058f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80058fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058fe:	dd02      	ble.n	8005906 <prismatic_backlash_compensator+0x1e>
 8005900:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005904:	e00a      	b.n	800591c <prismatic_backlash_compensator+0x34>
 8005906:	edd7 7a01 	vldr	s15, [r7, #4]
 800590a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800590e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005912:	d501      	bpl.n	8005918 <prismatic_backlash_compensator+0x30>
 8005914:	4b3e      	ldr	r3, [pc, #248]	@ (8005a10 <prismatic_backlash_compensator+0x128>)
 8005916:	e001      	b.n	800591c <prismatic_backlash_compensator+0x34>
 8005918:	f04f 0300 	mov.w	r3, #0
	float current_direction =
 800591c:	617b      	str	r3, [r7, #20]

	// If stopped, maintain last direction
	if (current_direction == 0.0f) {
 800591e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005922:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800592a:	d102      	bne.n	8005932 <prismatic_backlash_compensator+0x4a>
		current_direction = prismatic_last_cmd_direction;
 800592c:	4b39      	ldr	r3, [pc, #228]	@ (8005a14 <prismatic_backlash_compensator+0x12c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	617b      	str	r3, [r7, #20]
	}

	// Detect direction change
	if (current_direction != prismatic_last_cmd_direction
 8005932:	4b38      	ldr	r3, [pc, #224]	@ (8005a14 <prismatic_backlash_compensator+0x12c>)
 8005934:	edd3 7a00 	vldr	s15, [r3]
 8005938:	ed97 7a05 	vldr	s14, [r7, #20]
 800593c:	eeb4 7a67 	vcmp.f32	s14, s15
 8005940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005944:	d013      	beq.n	800596e <prismatic_backlash_compensator+0x86>
			&& current_direction != 0.0f) {
 8005946:	edd7 7a05 	vldr	s15, [r7, #20]
 800594a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800594e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005952:	d00c      	beq.n	800596e <prismatic_backlash_compensator+0x86>
		// If direction changed, update backlash state
		prismatic_backlash_state = current_direction * prismatic_backlash;
 8005954:	4b30      	ldr	r3, [pc, #192]	@ (8005a18 <prismatic_backlash_compensator+0x130>)
 8005956:	ed93 7a00 	vldr	s14, [r3]
 800595a:	edd7 7a05 	vldr	s15, [r7, #20]
 800595e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005962:	4b2e      	ldr	r3, [pc, #184]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 8005964:	edc3 7a00 	vstr	s15, [r3]
		prismatic_last_cmd_direction = current_direction;
 8005968:	4a2a      	ldr	r2, [pc, #168]	@ (8005a14 <prismatic_backlash_compensator+0x12c>)
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	6013      	str	r3, [r2, #0]
	}

	// Apply adaptive compensation based on velocity
	float compensation = prismatic_backlash_state
			* PRISMATIC_BACKLASH_COMPENSATION_GAIN;
 800596e:	4b2b      	ldr	r3, [pc, #172]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 8005970:	edd3 7a00 	vldr	s15, [r3]
	float compensation = prismatic_backlash_state
 8005974:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8005a20 <prismatic_backlash_compensator+0x138>
 8005978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800597c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Gradually reduce backlash state as we overcome the backlash
	float backlash_decay_rate = BACKLASH_DECAY_FACTOR * fabsf(cmd_vel);
 8005980:	edd7 7a01 	vldr	s15, [r7, #4]
 8005984:	eef0 7ae7 	vabs.f32	s15, s15
 8005988:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8005a20 <prismatic_backlash_compensator+0x138>
 800598c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005990:	edc7 7a03 	vstr	s15, [r7, #12]
	if (prismatic_backlash_state > 0.0f) {
 8005994:	4b21      	ldr	r3, [pc, #132]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 8005996:	edd3 7a00 	vldr	s15, [r3]
 800599a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800599e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059a2:	dd12      	ble.n	80059ca <prismatic_backlash_compensator+0xe2>
		prismatic_backlash_state = fmaxf(0.0f,
 80059a4:	4b1d      	ldr	r3, [pc, #116]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 80059a6:	ed93 7a00 	vldr	s14, [r3]
 80059aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80059ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059b2:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005a24 <prismatic_backlash_compensator+0x13c>
 80059b6:	eeb0 0a67 	vmov.f32	s0, s15
 80059ba:	f009 ffcd 	bl	800f958 <fmaxf>
 80059be:	eef0 7a40 	vmov.f32	s15, s0
 80059c2:	4b16      	ldr	r3, [pc, #88]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 80059c4:	edc3 7a00 	vstr	s15, [r3]
 80059c8:	e019      	b.n	80059fe <prismatic_backlash_compensator+0x116>
				prismatic_backlash_state - backlash_decay_rate);
	} else if (prismatic_backlash_state < 0.0f) {
 80059ca:	4b14      	ldr	r3, [pc, #80]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 80059cc:	edd3 7a00 	vldr	s15, [r3]
 80059d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059d8:	d511      	bpl.n	80059fe <prismatic_backlash_compensator+0x116>
		prismatic_backlash_state = fminf(0.0f,
 80059da:	4b10      	ldr	r3, [pc, #64]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 80059dc:	ed93 7a00 	vldr	s14, [r3]
 80059e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80059e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059e8:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8005a24 <prismatic_backlash_compensator+0x13c>
 80059ec:	eeb0 0a67 	vmov.f32	s0, s15
 80059f0:	f009 ffcf 	bl	800f992 <fminf>
 80059f4:	eef0 7a40 	vmov.f32	s15, s0
 80059f8:	4b08      	ldr	r3, [pc, #32]	@ (8005a1c <prismatic_backlash_compensator+0x134>)
 80059fa:	edc3 7a00 	vstr	s15, [r3]
				prismatic_backlash_state + backlash_decay_rate);
	}

	return compensation;
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	ee07 3a90 	vmov	s15, r3
}
 8005a04:	eeb0 0a67 	vmov.f32	s0, s15
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	bf800000 	.word	0xbf800000
 8005a14:	20000364 	.word	0x20000364
 8005a18:	20000134 	.word	0x20000134
 8005a1c:	20000368 	.word	0x20000368
 8005a20:	3dcccccd 	.word	0x3dcccccd
 8005a24:	00000000 	.word	0x00000000

08005a28 <velocity_control>:
/**
 * @brief Optimized velocity control implementation for both axes
 * @param prismatic_target_mmps Target velocity for prismatic axis in mm/s
 * @param revolute_target_rads Target velocity for revolute axis in rad/s
 */
void velocity_control(float prismatic_target_mmps, float revolute_target_rads) {
 8005a28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005a2c:	ed2d 8b02 	vpush	{d8}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	ed87 0a01 	vstr	s0, [r7, #4]
 8005a38:	edc7 0a00 	vstr	s1, [r7]
	// -- Prismatic axis control --
	// Calculate current velocity from Kalman filter
	prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos, -65535.0f,
 8005a3c:	4bcb      	ldr	r3, [pc, #812]	@ (8005d6c <velocity_control+0x344>)
 8005a3e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005a42:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8005a46:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005a4a:	ed9f 1ac9 	vldr	s2, [pc, #804]	@ 8005d70 <velocity_control+0x348>
 8005a4e:	eddf 0ac9 	vldr	s1, [pc, #804]	@ 8005d74 <velocity_control+0x34c>
 8005a52:	eeb0 0a67 	vmov.f32	s0, s15
 8005a56:	f7fc f96f 	bl	8001d38 <mapf>
 8005a5a:	eef0 7a40 	vmov.f32	s15, s0
 8005a5e:	4bc3      	ldr	r3, [pc, #780]	@ (8005d6c <velocity_control+0x344>)
 8005a60:	edc3 7a08 	vstr	s15, [r3, #32]
			65535.0f, -12.0f, 12.0f);
	prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8005a64:	4bc1      	ldr	r3, [pc, #772]	@ (8005d6c <velocity_control+0x344>)
 8005a66:	edd3 7a08 	vldr	s15, [r3, #32]
 8005a6a:	4bc3      	ldr	r3, [pc, #780]	@ (8005d78 <velocity_control+0x350>)
 8005a6c:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005a70:	eef0 0a47 	vmov.f32	s1, s14
 8005a74:	eeb0 0a67 	vmov.f32	s0, s15
 8005a78:	48c0      	ldr	r0, [pc, #768]	@ (8005d7c <velocity_control+0x354>)
 8005a7a:	f7fd f92b 	bl	8002cd4 <MotorKalman_Estimate>
 8005a7e:	eeb0 7a40 	vmov.f32	s14, s0
			prismatic_axis.input_voltage, prismatic_encoder.rads)
			* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 8005a82:	4bbf      	ldr	r3, [pc, #764]	@ (8005d80 <velocity_control+0x358>)
 8005a84:	edd3 7a04 	vldr	s15, [r3, #16]
 8005a88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8c:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8005d84 <velocity_control+0x35c>
 8005a90:	ee67 7a87 	vmul.f32	s15, s15, s14
	prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8005a94:	4bb5      	ldr	r3, [pc, #724]	@ (8005d6c <velocity_control+0x344>)
 8005a96:	edc3 7a07 	vstr	s15, [r3, #28]

	// Safety check for NaN
	prismatic_axis.kalman_velocity =
	isnan(prismatic_axis.kalman_velocity) ?
 8005a9a:	4bb4      	ldr	r3, [pc, #720]	@ (8005d6c <velocity_control+0x344>)
 8005a9c:	edd3 7a07 	vldr	s15, [r3, #28]
			0.0f : prismatic_axis.kalman_velocity;
 8005aa0:	eef4 7a67 	vcmp.f32	s15, s15
 8005aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aa8:	d602      	bvs.n	8005ab0 <velocity_control+0x88>
 8005aaa:	4bb0      	ldr	r3, [pc, #704]	@ (8005d6c <velocity_control+0x344>)
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	e001      	b.n	8005ab4 <velocity_control+0x8c>
 8005ab0:	f04f 0300 	mov.w	r3, #0
	prismatic_axis.kalman_velocity =
 8005ab4:	4aad      	ldr	r2, [pc, #692]	@ (8005d6c <velocity_control+0x344>)
 8005ab6:	61d3      	str	r3, [r2, #28]

	// Calculate velocity error and PID output
	prismatic_axis.vel_error = prismatic_target_mmps
			- prismatic_axis.kalman_velocity;
 8005ab8:	4bac      	ldr	r3, [pc, #688]	@ (8005d6c <velocity_control+0x344>)
 8005aba:	edd3 7a07 	vldr	s15, [r3, #28]
 8005abe:	ed97 7a01 	vldr	s14, [r7, #4]
 8005ac2:	ee77 7a67 	vsub.f32	s15, s14, s15
	prismatic_axis.vel_error = prismatic_target_mmps
 8005ac6:	4ba9      	ldr	r3, [pc, #676]	@ (8005d6c <velocity_control+0x344>)
 8005ac8:	edc3 7a06 	vstr	s15, [r3, #24]
	prismatic_axis.command_pos = PID_CONTROLLER_Compute(&prismatic_velocity_pid,
 8005acc:	4ba7      	ldr	r3, [pc, #668]	@ (8005d6c <velocity_control+0x344>)
 8005ace:	edd3 7a06 	vldr	s15, [r3, #24]
 8005ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8005ad6:	48ac      	ldr	r0, [pc, #688]	@ (8005d88 <velocity_control+0x360>)
 8005ad8:	f7fb fb9e 	bl	8001218 <PID_CONTROLLER_Compute>
 8005adc:	eef0 7a40 	vmov.f32	s15, s0
 8005ae0:	4ba2      	ldr	r3, [pc, #648]	@ (8005d6c <velocity_control+0x344>)
 8005ae2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
			prismatic_axis.vel_error);

	// -- Revolute axis control --
	// Calculate current velocity from Kalman filter
	revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 8005ae6:	4ba9      	ldr	r3, [pc, #676]	@ (8005d8c <velocity_control+0x364>)
 8005ae8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005aec:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8005af0:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8005af4:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 8005d70 <velocity_control+0x348>
 8005af8:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8005d74 <velocity_control+0x34c>
 8005afc:	eeb0 0a67 	vmov.f32	s0, s15
 8005b00:	f7fc f91a 	bl	8001d38 <mapf>
 8005b04:	eef0 7a40 	vmov.f32	s15, s0
 8005b08:	4ba0      	ldr	r3, [pc, #640]	@ (8005d8c <velocity_control+0x364>)
 8005b0a:	edc3 7a08 	vstr	s15, [r3, #32]
			65535.0f, -12.0f, 12.0f);
	revolute_axis.kalman_velocity = MotorKalman_Estimate(&revolute_kalman,
 8005b0e:	4b9f      	ldr	r3, [pc, #636]	@ (8005d8c <velocity_control+0x364>)
 8005b10:	edd3 7a08 	vldr	s15, [r3, #32]
 8005b14:	4b9e      	ldr	r3, [pc, #632]	@ (8005d90 <velocity_control+0x368>)
 8005b16:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8005b1a:	eef0 0a47 	vmov.f32	s1, s14
 8005b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b22:	489c      	ldr	r0, [pc, #624]	@ (8005d94 <velocity_control+0x36c>)
 8005b24:	f7fd f8d6 	bl	8002cd4 <MotorKalman_Estimate>
 8005b28:	eef0 7a40 	vmov.f32	s15, s0
 8005b2c:	4b97      	ldr	r3, [pc, #604]	@ (8005d8c <velocity_control+0x364>)
 8005b2e:	edc3 7a07 	vstr	s15, [r3, #28]
			revolute_axis.input_voltage, revolute_encoder.rads);

	// Safety check for NaN
	revolute_axis.kalman_velocity =
	isnan(revolute_axis.kalman_velocity) ?
 8005b32:	4b96      	ldr	r3, [pc, #600]	@ (8005d8c <velocity_control+0x364>)
 8005b34:	edd3 7a07 	vldr	s15, [r3, #28]
			0.0f : revolute_axis.kalman_velocity;
 8005b38:	eef4 7a67 	vcmp.f32	s15, s15
 8005b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b40:	d602      	bvs.n	8005b48 <velocity_control+0x120>
 8005b42:	4b92      	ldr	r3, [pc, #584]	@ (8005d8c <velocity_control+0x364>)
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	e001      	b.n	8005b4c <velocity_control+0x124>
 8005b48:	f04f 0300 	mov.w	r3, #0
	revolute_axis.kalman_velocity =
 8005b4c:	4a8f      	ldr	r2, [pc, #572]	@ (8005d8c <velocity_control+0x364>)
 8005b4e:	61d3      	str	r3, [r2, #28]

	// Calculate velocity error and PID output
	revolute_axis.vel_error = revolute_target_rads
			- revolute_axis.kalman_velocity;
 8005b50:	4b8e      	ldr	r3, [pc, #568]	@ (8005d8c <velocity_control+0x364>)
 8005b52:	edd3 7a07 	vldr	s15, [r3, #28]
 8005b56:	ed97 7a00 	vldr	s14, [r7]
 8005b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
	revolute_axis.vel_error = revolute_target_rads
 8005b5e:	4b8b      	ldr	r3, [pc, #556]	@ (8005d8c <velocity_control+0x364>)
 8005b60:	edc3 7a06 	vstr	s15, [r3, #24]
	revolute_axis.command_pos = PID_CONTROLLER_Compute(&revolute_velocity_pid,
 8005b64:	4b89      	ldr	r3, [pc, #548]	@ (8005d8c <velocity_control+0x364>)
 8005b66:	edd3 7a06 	vldr	s15, [r3, #24]
 8005b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8005b6e:	488a      	ldr	r0, [pc, #552]	@ (8005d98 <velocity_control+0x370>)
 8005b70:	f7fb fb52 	bl	8001218 <PID_CONTROLLER_Compute>
 8005b74:	eef0 7a40 	vmov.f32	s15, s0
 8005b78:	4b84      	ldr	r3, [pc, #528]	@ (8005d8c <velocity_control+0x364>)
 8005b7a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
			revolute_axis.vel_error);

	// Get normalized angle once for all feed-forward calculations
	normalized_position = normalize_angle(revolute_encoder.rads);
 8005b7e:	4b84      	ldr	r3, [pc, #528]	@ (8005d90 <velocity_control+0x368>)
 8005b80:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005b84:	eeb0 0a67 	vmov.f32	s0, s15
 8005b88:	f7ff f834 	bl	8004bf4 <normalize_angle>
 8005b8c:	eef0 7a40 	vmov.f32	s15, s0
 8005b90:	4b82      	ldr	r3, [pc, #520]	@ (8005d9c <velocity_control+0x374>)
 8005b92:	edc3 7a00 	vstr	s15, [r3]

	// -- Add feed-forward terms --
	// Prismatic axis feed-forward
	prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005b96:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b9a:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8005d84 <velocity_control+0x35c>
 8005b9e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ba2:	eeb0 0a47 	vmov.f32	s0, s14
 8005ba6:	487e      	ldr	r0, [pc, #504]	@ (8005da0 <velocity_control+0x378>)
 8005ba8:	f7fb fe5e 	bl	8001868 <PRISMATIC_MOTOR_FFD_Compute>
 8005bac:	eef0 7a40 	vmov.f32	s15, s0
 8005bb0:	4b6e      	ldr	r3, [pc, #440]	@ (8005d6c <velocity_control+0x344>)
 8005bb2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			prismatic_target_mmps / 1000.0f);

	if (prismatic_target_mmps != 0) {
 8005bb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bba:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc2:	d01b      	beq.n	8005bfc <velocity_control+0x1d4>
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005bc4:	4b75      	ldr	r3, [pc, #468]	@ (8005d9c <velocity_control+0x374>)
 8005bc6:	ed93 7a00 	vldr	s14, [r3]
 8005bca:	4b70      	ldr	r3, [pc, #448]	@ (8005d8c <velocity_control+0x364>)
 8005bcc:	edd3 6a01 	vldr	s13, [r3, #4]
				normalized_position, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 8005bd0:	4b69      	ldr	r3, [pc, #420]	@ (8005d78 <velocity_control+0x350>)
 8005bd2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005bd6:	eddf 5a6b 	vldr	s11, [pc, #428]	@ 8005d84 <velocity_control+0x35c>
 8005bda:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8005bde:	eeb0 1a46 	vmov.f32	s2, s12
 8005be2:	eef0 0a66 	vmov.f32	s1, s13
 8005be6:	eeb0 0a47 	vmov.f32	s0, s14
 8005bea:	486e      	ldr	r0, [pc, #440]	@ (8005da4 <velocity_control+0x37c>)
 8005bec:	f7fb fecf 	bl	800198e <PRISMATIC_MOTOR_DFD_Compute>
 8005bf0:	eef0 7a40 	vmov.f32	s15, s0
 8005bf4:	4b5d      	ldr	r3, [pc, #372]	@ (8005d6c <velocity_control+0x344>)
 8005bf6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8005bfa:	e003      	b.n	8005c04 <velocity_control+0x1dc>
	} else {
		prismatic_axis.dfd = 0.0;
 8005bfc:	4b5b      	ldr	r3, [pc, #364]	@ (8005d6c <velocity_control+0x344>)
 8005bfe:	f04f 0200 	mov.w	r2, #0
 8005c02:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd
 8005c04:	4b59      	ldr	r3, [pc, #356]	@ (8005d6c <velocity_control+0x344>)
 8005c06:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8005c0a:	4b58      	ldr	r3, [pc, #352]	@ (8005d6c <velocity_control+0x344>)
 8005c0c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005c10:	ee37 8a27 	vadd.f32	s16, s14, s15
			+ prismatic_backlash_compensator(prismatic_target_mmps); // Backlash
 8005c14:	ed97 0a01 	vldr	s0, [r7, #4]
 8005c18:	f7ff fe66 	bl	80058e8 <prismatic_backlash_compensator>
 8005c1c:	eef0 7a40 	vmov.f32	s15, s0
 8005c20:	ee38 7a27 	vadd.f32	s14, s16, s15
	prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd
 8005c24:	4b51      	ldr	r3, [pc, #324]	@ (8005d6c <velocity_control+0x344>)
 8005c26:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005c2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c2e:	4b4f      	ldr	r3, [pc, #316]	@ (8005d6c <velocity_control+0x344>)
 8005c30:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

			// Revolute axis feed-forward
	revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8005c34:	ed97 0a00 	vldr	s0, [r7]
 8005c38:	485b      	ldr	r0, [pc, #364]	@ (8005da8 <velocity_control+0x380>)
 8005c3a:	f7fb fc8b 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8005c3e:	eef0 7a40 	vmov.f32	s15, s0
 8005c42:	4b52      	ldr	r3, [pc, #328]	@ (8005d8c <velocity_control+0x364>)
 8005c44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			revolute_target_rads);

	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005c48:	4b54      	ldr	r3, [pc, #336]	@ (8005d9c <velocity_control+0x374>)
 8005c4a:	ed93 7a00 	vldr	s14, [r3]
			normalized_position, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8005d78 <velocity_control+0x350>)
 8005c50:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8005c54:	ed9f 6a4b 	vldr	s12, [pc, #300]	@ 8005d84 <velocity_control+0x35c>
 8005c58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005c5c:	eeb0 1a66 	vmov.f32	s2, s13
 8005c60:	eddf 0a52 	vldr	s1, [pc, #328]	@ 8005dac <velocity_control+0x384>
 8005c64:	eeb0 0a47 	vmov.f32	s0, s14
 8005c68:	4851      	ldr	r0, [pc, #324]	@ (8005db0 <velocity_control+0x388>)
 8005c6a:	f7fb fd09 	bl	8001680 <REVOLUTE_MOTOR_DFD_Compute>
 8005c6e:	eef0 7a40 	vmov.f32	s15, s0
 8005c72:	4b46      	ldr	r3, [pc, #280]	@ (8005d8c <velocity_control+0x364>)
 8005c74:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	revolute_axis.command_pos += revolute_axis.ffd + revolute_axis.dfd
 8005c78:	4b44      	ldr	r3, [pc, #272]	@ (8005d8c <velocity_control+0x364>)
 8005c7a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8005c7e:	4b43      	ldr	r3, [pc, #268]	@ (8005d8c <velocity_control+0x364>)
 8005c80:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005c84:	ee37 8a27 	vadd.f32	s16, s14, s15
			+ revolute_backlash_compensator(revolute_target_rads); // Backlash
 8005c88:	ed97 0a00 	vldr	s0, [r7]
 8005c8c:	f7ff fd8c 	bl	80057a8 <revolute_backlash_compensator>
 8005c90:	eef0 7a40 	vmov.f32	s15, s0
 8005c94:	ee38 7a27 	vadd.f32	s14, s16, s15
	revolute_axis.command_pos += revolute_axis.ffd + revolute_axis.dfd
 8005c98:	4b3c      	ldr	r3, [pc, #240]	@ (8005d8c <velocity_control+0x364>)
 8005c9a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8005d8c <velocity_control+0x364>)
 8005ca4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

			// Apply saturation to both axes in one step
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005ca8:	4b30      	ldr	r3, [pc, #192]	@ (8005d6c <velocity_control+0x344>)
 8005caa:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8005cae:	4b41      	ldr	r3, [pc, #260]	@ (8005db4 <velocity_control+0x38c>)
 8005cb0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005cb4:	4610      	mov	r0, r2
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	f7fa ff04 	bl	8000ac4 <__aeabi_d2iz>
 8005cbc:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8005cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8005db4 <velocity_control+0x38c>)
 8005cc0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005cc4:	4690      	mov	r8, r2
 8005cc6:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005cca:	4640      	mov	r0, r8
 8005ccc:	4649      	mov	r1, r9
 8005cce:	f7fa fef9 	bl	8000ac4 <__aeabi_d2iz>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	eeb0 0a48 	vmov.f32	s0, s16
 8005cdc:	f7fb fa3a 	bl	8001154 <PWM_Satuation>
 8005ce0:	ee07 0a90 	vmov	s15, r0
 8005ce4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ce8:	4b20      	ldr	r3, [pc, #128]	@ (8005d6c <velocity_control+0x344>)
 8005cea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005cee:	4b27      	ldr	r3, [pc, #156]	@ (8005d8c <velocity_control+0x364>)
 8005cf0:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8005cf4:	4b30      	ldr	r3, [pc, #192]	@ (8005db8 <velocity_control+0x390>)
 8005cf6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	f7fa fee1 	bl	8000ac4 <__aeabi_d2iz>
 8005d02:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8005d04:	4b2c      	ldr	r3, [pc, #176]	@ (8005db8 <velocity_control+0x390>)
 8005d06:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005d0a:	4614      	mov	r4, r2
 8005d0c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8005d10:	4620      	mov	r0, r4
 8005d12:	4629      	mov	r1, r5
 8005d14:	f7fa fed6 	bl	8000ac4 <__aeabi_d2iz>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	eeb0 0a48 	vmov.f32	s0, s16
 8005d22:	f7fb fa17 	bl	8001154 <PWM_Satuation>
 8005d26:	ee07 0a90 	vmov	s15, r0
 8005d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d2e:	4b17      	ldr	r3, [pc, #92]	@ (8005d8c <velocity_control+0x364>)
 8005d30:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	// Apply commands to motors
	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8005d34:	4b0d      	ldr	r3, [pc, #52]	@ (8005d6c <velocity_control+0x344>)
 8005d36:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005d3a:	eef0 0a67 	vmov.f32	s1, s15
 8005d3e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8005dbc <velocity_control+0x394>
 8005d42:	481f      	ldr	r0, [pc, #124]	@ (8005dc0 <velocity_control+0x398>)
 8005d44:	f7fb fb1e 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8005d48:	4b10      	ldr	r3, [pc, #64]	@ (8005d8c <velocity_control+0x364>)
 8005d4a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8005d4e:	eef0 0a67 	vmov.f32	s1, s15
 8005d52:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8005dbc <velocity_control+0x394>
 8005d56:	481b      	ldr	r0, [pc, #108]	@ (8005dc4 <velocity_control+0x39c>)
 8005d58:	f7fb fb14 	bl	8001384 <MDXX_set_range>
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	ecbd 8b02 	vpop	{d8}
 8005d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d6a:	bf00      	nop
 8005d6c:	200002d4 	.word	0x200002d4
 8005d70:	477fff00 	.word	0x477fff00
 8005d74:	c77fff00 	.word	0xc77fff00
 8005d78:	20000428 	.word	0x20000428
 8005d7c:	20000a7c 	.word	0x20000a7c
 8005d80:	20000100 	.word	0x20000100
 8005d84:	447a0000 	.word	0x447a0000
 8005d88:	20000508 	.word	0x20000508
 8005d8c:	20000318 	.word	0x20000318
 8005d90:	20000484 	.word	0x20000484
 8005d94:	20000de8 	.word	0x20000de8
 8005d98:	20000558 	.word	0x20000558
 8005d9c:	20000378 	.word	0x20000378
 8005da0:	20000580 	.word	0x20000580
 8005da4:	20000584 	.word	0x20000584
 8005da8:	2000058c 	.word	0x2000058c
 8005dac:	00000000 	.word	0x00000000
 8005db0:	20000590 	.word	0x20000590
 8005db4:	20000080 	.word	0x20000080
 8005db8:	20000000 	.word	0x20000000
 8005dbc:	44fa0000 	.word	0x44fa0000
 8005dc0:	20000390 	.word	0x20000390
 8005dc4:	200003dc 	.word	0x200003dc

08005dc8 <process_joystick_control>:

/**
 * @brief Process joystick control in timer callback function
 */
void process_joystick_control(void) {
 8005dc8:	b5b0      	push	{r4, r5, r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
	// State machine for joystick control
	switch (joystick_state) {
 8005dce:	4ba9      	ldr	r3, [pc, #676]	@ (8006074 <process_joystick_control+0x2ac>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	f000 812c 	beq.w	8006030 <process_joystick_control+0x268>
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	f300 8142 	bgt.w	8006062 <process_joystick_control+0x29a>
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <process_joystick_control+0x20>
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d009      	beq.n	8005dfa <process_joystick_control+0x32>
 8005de6:	e13c      	b.n	8006062 <process_joystick_control+0x29a>
	case JOY_IDLE:
		// Not in joystick mode, nothing to do
		rev_velocity_target = 0.0f;
 8005de8:	4ba3      	ldr	r3, [pc, #652]	@ (8006078 <process_joystick_control+0x2b0>)
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	601a      	str	r2, [r3, #0]
		pris_velocity_target = 0.0f;
 8005df0:	4ba2      	ldr	r3, [pc, #648]	@ (800607c <process_joystick_control+0x2b4>)
 8005df2:	f04f 0200 	mov.w	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
		break;
 8005df8:	e137      	b.n	800606a <process_joystick_control+0x2a2>

	case JOY_ACTIVE:
		prismatic_axis.position = prismatic_encoder.mm;
 8005dfa:	4ba1      	ldr	r3, [pc, #644]	@ (8006080 <process_joystick_control+0x2b8>)
 8005dfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dfe:	4aa1      	ldr	r2, [pc, #644]	@ (8006084 <process_joystick_control+0x2bc>)
 8005e00:	6013      	str	r3, [r2, #0]
		revolute_axis.position = revolute_encoder.rads;
 8005e02:	4ba1      	ldr	r3, [pc, #644]	@ (8006088 <process_joystick_control+0x2c0>)
 8005e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e06:	4aa1      	ldr	r2, [pc, #644]	@ (800608c <process_joystick_control+0x2c4>)
 8005e08:	6013      	str	r3, [r2, #0]
		;

		// Check if exit is requested
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, 1);
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005e10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e14:	f004 fab4 	bl	800a380 <HAL_GPIO_WritePin>

		if (b4) {
 8005e18:	4b9d      	ldr	r3, [pc, #628]	@ (8006090 <process_joystick_control+0x2c8>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d017      	beq.n	8005e50 <process_joystick_control+0x88>
			// Immediately stop motors for safety
			pris_velocity_target = 0.0f;
 8005e20:	4b96      	ldr	r3, [pc, #600]	@ (800607c <process_joystick_control+0x2b4>)
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	601a      	str	r2, [r3, #0]
			rev_velocity_target = 0.0f;
 8005e28:	4b93      	ldr	r3, [pc, #588]	@ (8006078 <process_joystick_control+0x2b0>)
 8005e2a:	f04f 0200 	mov.w	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]
			velocity_control(pris_velocity_target, rev_velocity_target);
 8005e30:	4b92      	ldr	r3, [pc, #584]	@ (800607c <process_joystick_control+0x2b4>)
 8005e32:	edd3 7a00 	vldr	s15, [r3]
 8005e36:	4b90      	ldr	r3, [pc, #576]	@ (8006078 <process_joystick_control+0x2b0>)
 8005e38:	ed93 7a00 	vldr	s14, [r3]
 8005e3c:	eef0 0a47 	vmov.f32	s1, s14
 8005e40:	eeb0 0a67 	vmov.f32	s0, s15
 8005e44:	f7ff fdf0 	bl	8005a28 <velocity_control>

			joystick_state = JOY_EXIT_REQUESTED;
 8005e48:	4b8a      	ldr	r3, [pc, #552]	@ (8006074 <process_joystick_control+0x2ac>)
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	701a      	strb	r2, [r3, #0]
			break;
 8005e4e:	e10c      	b.n	800606a <process_joystick_control+0x2a2>
		}

		// Process prismatic axis joystick control
		if (up_photo && joystick_x > JOYSTICK_THRESHOLD) {
 8005e50:	4b90      	ldr	r3, [pc, #576]	@ (8006094 <process_joystick_control+0x2cc>)
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00e      	beq.n	8005e78 <process_joystick_control+0xb0>
 8005e5a:	4b8f      	ldr	r3, [pc, #572]	@ (8006098 <process_joystick_control+0x2d0>)
 8005e5c:	edd3 7a00 	vldr	s15, [r3]
 8005e60:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 800609c <process_joystick_control+0x2d4>
 8005e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e6c:	dd04      	ble.n	8005e78 <process_joystick_control+0xb0>
			pris_velocity_target = 0.0f;
 8005e6e:	4b83      	ldr	r3, [pc, #524]	@ (800607c <process_joystick_control+0x2b4>)
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	e05c      	b.n	8005f32 <process_joystick_control+0x16a>
		} else if (low_photo && joystick_x < -JOYSTICK_THRESHOLD) {
 8005e78:	4b89      	ldr	r3, [pc, #548]	@ (80060a0 <process_joystick_control+0x2d8>)
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00e      	beq.n	8005ea0 <process_joystick_control+0xd8>
 8005e82:	4b85      	ldr	r3, [pc, #532]	@ (8006098 <process_joystick_control+0x2d0>)
 8005e84:	edd3 7a00 	vldr	s15, [r3]
 8005e88:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80060a4 <process_joystick_control+0x2dc>
 8005e8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e94:	d504      	bpl.n	8005ea0 <process_joystick_control+0xd8>
			pris_velocity_target = 0.0f;
 8005e96:	4b79      	ldr	r3, [pc, #484]	@ (800607c <process_joystick_control+0x2b4>)
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	e048      	b.n	8005f32 <process_joystick_control+0x16a>
		} else if (joystick_x > JOYSTICK_THRESHOLD) {
 8005ea0:	4b7d      	ldr	r3, [pc, #500]	@ (8006098 <process_joystick_control+0x2d0>)
 8005ea2:	edd3 7a00 	vldr	s15, [r3]
 8005ea6:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 800609c <process_joystick_control+0x2d4>
 8005eaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb2:	dd1a      	ble.n	8005eea <process_joystick_control+0x122>
			pris_velocity_target = -ZGX45RGG_400RPM_Constant.sd_max / 2.0f;
 8005eb4:	4b7c      	ldr	r3, [pc, #496]	@ (80060a8 <process_joystick_control+0x2e0>)
 8005eb6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8005eba:	4614      	mov	r4, r2
 8005ebc:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8005ec0:	f04f 0200 	mov.w	r2, #0
 8005ec4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005ec8:	4620      	mov	r0, r4
 8005eca:	4629      	mov	r1, r5
 8005ecc:	f7fa fc8a 	bl	80007e4 <__aeabi_ddiv>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	f7fa fe3c 	bl	8000b54 <__aeabi_d2f>
 8005edc:	4603      	mov	r3, r0
 8005ede:	4a67      	ldr	r2, [pc, #412]	@ (800607c <process_joystick_control+0x2b4>)
 8005ee0:	6013      	str	r3, [r2, #0]
			low_photo = false;
 8005ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80060a0 <process_joystick_control+0x2d8>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	701a      	strb	r2, [r3, #0]
 8005ee8:	e023      	b.n	8005f32 <process_joystick_control+0x16a>
		} else if (joystick_x < -JOYSTICK_THRESHOLD) {
 8005eea:	4b6b      	ldr	r3, [pc, #428]	@ (8006098 <process_joystick_control+0x2d0>)
 8005eec:	edd3 7a00 	vldr	s15, [r3]
 8005ef0:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 80060a4 <process_joystick_control+0x2dc>
 8005ef4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efc:	d515      	bpl.n	8005f2a <process_joystick_control+0x162>
			pris_velocity_target = ZGX45RGG_400RPM_Constant.sd_max / 2.0f;
 8005efe:	4b6a      	ldr	r3, [pc, #424]	@ (80060a8 <process_joystick_control+0x2e0>)
 8005f00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8005f04:	f04f 0200 	mov.w	r2, #0
 8005f08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f0c:	f7fa fc6a 	bl	80007e4 <__aeabi_ddiv>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4610      	mov	r0, r2
 8005f16:	4619      	mov	r1, r3
 8005f18:	f7fa fe1c 	bl	8000b54 <__aeabi_d2f>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	4a57      	ldr	r2, [pc, #348]	@ (800607c <process_joystick_control+0x2b4>)
 8005f20:	6013      	str	r3, [r2, #0]
			up_photo = false;
 8005f22:	4b5c      	ldr	r3, [pc, #368]	@ (8006094 <process_joystick_control+0x2cc>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	e003      	b.n	8005f32 <process_joystick_control+0x16a>
		} else {
			pris_velocity_target = 0.0f;
 8005f2a:	4b54      	ldr	r3, [pc, #336]	@ (800607c <process_joystick_control+0x2b4>)
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
		}

		// Process revolute axis joystick control
		float revolute_deg = UnitConverter_angle(&converter_system,
 8005f32:	4b55      	ldr	r3, [pc, #340]	@ (8006088 <process_joystick_control+0x2c0>)
 8005f34:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005f38:	220e      	movs	r2, #14
 8005f3a:	210f      	movs	r1, #15
 8005f3c:	eeb0 0a67 	vmov.f32	s0, s15
 8005f40:	485a      	ldr	r0, [pc, #360]	@ (80060ac <process_joystick_control+0x2e4>)
 8005f42:	f7fe faf7 	bl	8004534 <UnitConverter_angle>
 8005f46:	ed87 0a01 	vstr	s0, [r7, #4]
				revolute_encoder.rads, UNIT_RADIAN, UNIT_DEGREE);

		if ((revolute_deg > 175.0f && joystick_y > JOYSTICK_THRESHOLD)
 8005f4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f4e:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80060b0 <process_joystick_control+0x2e8>
 8005f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f5a:	dd09      	ble.n	8005f70 <process_joystick_control+0x1a8>
 8005f5c:	4b55      	ldr	r3, [pc, #340]	@ (80060b4 <process_joystick_control+0x2ec>)
 8005f5e:	edd3 7a00 	vldr	s15, [r3]
 8005f62:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800609c <process_joystick_control+0x2d4>
 8005f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f6e:	dc12      	bgt.n	8005f96 <process_joystick_control+0x1ce>
				|| (revolute_deg < -175.0f && joystick_y < -JOYSTICK_THRESHOLD)) {
 8005f70:	edd7 7a01 	vldr	s15, [r7, #4]
 8005f74:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80060b8 <process_joystick_control+0x2f0>
 8005f78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f80:	d50e      	bpl.n	8005fa0 <process_joystick_control+0x1d8>
 8005f82:	4b4c      	ldr	r3, [pc, #304]	@ (80060b4 <process_joystick_control+0x2ec>)
 8005f84:	edd3 7a00 	vldr	s15, [r3]
 8005f88:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80060a4 <process_joystick_control+0x2dc>
 8005f8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f94:	d504      	bpl.n	8005fa0 <process_joystick_control+0x1d8>
			rev_velocity_target = 0.0f;
 8005f96:	4b38      	ldr	r3, [pc, #224]	@ (8006078 <process_joystick_control+0x2b0>)
 8005f98:	f04f 0200 	mov.w	r2, #0
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	e032      	b.n	8006006 <process_joystick_control+0x23e>
		} else if (joystick_y > JOYSTICK_THRESHOLD) {
 8005fa0:	4b44      	ldr	r3, [pc, #272]	@ (80060b4 <process_joystick_control+0x2ec>)
 8005fa2:	edd3 7a00 	vldr	s15, [r3]
 8005fa6:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800609c <process_joystick_control+0x2d4>
 8005faa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fb2:	dd0a      	ble.n	8005fca <process_joystick_control+0x202>
			rev_velocity_target = ZGX45RGG_150RPM_Constant.qd_max;
 8005fb4:	4b41      	ldr	r3, [pc, #260]	@ (80060bc <process_joystick_control+0x2f4>)
 8005fb6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005fba:	4610      	mov	r0, r2
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	f7fa fdc9 	bl	8000b54 <__aeabi_d2f>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8006078 <process_joystick_control+0x2b0>)
 8005fc6:	6013      	str	r3, [r2, #0]
 8005fc8:	e01d      	b.n	8006006 <process_joystick_control+0x23e>
		} else if (joystick_y < -JOYSTICK_THRESHOLD) {
 8005fca:	4b3a      	ldr	r3, [pc, #232]	@ (80060b4 <process_joystick_control+0x2ec>)
 8005fcc:	edd3 7a00 	vldr	s15, [r3]
 8005fd0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80060a4 <process_joystick_control+0x2dc>
 8005fd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fdc:	d50f      	bpl.n	8005ffe <process_joystick_control+0x236>
			rev_velocity_target = -ZGX45RGG_150RPM_Constant.qd_max;
 8005fde:	4b37      	ldr	r3, [pc, #220]	@ (80060bc <process_joystick_control+0x2f4>)
 8005fe0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005fe4:	4610      	mov	r0, r2
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	f7fa fdb4 	bl	8000b54 <__aeabi_d2f>
 8005fec:	4603      	mov	r3, r0
 8005fee:	ee07 3a90 	vmov	s15, r3
 8005ff2:	eef1 7a67 	vneg.f32	s15, s15
 8005ff6:	4b20      	ldr	r3, [pc, #128]	@ (8006078 <process_joystick_control+0x2b0>)
 8005ff8:	edc3 7a00 	vstr	s15, [r3]
 8005ffc:	e003      	b.n	8006006 <process_joystick_control+0x23e>
		} else {
			rev_velocity_target = 0.0f;
 8005ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <process_joystick_control+0x2b0>)
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
		}

		velocity_control(pris_velocity_target, rev_velocity_target);
 8006006:	4b1d      	ldr	r3, [pc, #116]	@ (800607c <process_joystick_control+0x2b4>)
 8006008:	edd3 7a00 	vldr	s15, [r3]
 800600c:	4b1a      	ldr	r3, [pc, #104]	@ (8006078 <process_joystick_control+0x2b0>)
 800600e:	ed93 7a00 	vldr	s14, [r3]
 8006012:	eef0 0a47 	vmov.f32	s1, s14
 8006016:	eeb0 0a67 	vmov.f32	s0, s15
 800601a:	f7ff fd05 	bl	8005a28 <velocity_control>

		prismatic_axis.position = prismatic_encoder.mm;
 800601e:	4b18      	ldr	r3, [pc, #96]	@ (8006080 <process_joystick_control+0x2b8>)
 8006020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006022:	4a18      	ldr	r2, [pc, #96]	@ (8006084 <process_joystick_control+0x2bc>)
 8006024:	6013      	str	r3, [r2, #0]
		revolute_axis.position = revolute_encoder.rads;
 8006026:	4b18      	ldr	r3, [pc, #96]	@ (8006088 <process_joystick_control+0x2c0>)
 8006028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602a:	4a18      	ldr	r2, [pc, #96]	@ (800608c <process_joystick_control+0x2c4>)
 800602c:	6013      	str	r3, [r2, #0]

		break;
 800602e:	e01c      	b.n	800606a <process_joystick_control+0x2a2>

	case JOY_EXIT_REQUESTED:
		velocity_control(0.0f, 0.0f);
 8006030:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80060c0 <process_joystick_control+0x2f8>
 8006034:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80060c0 <process_joystick_control+0x2f8>
 8006038:	f7ff fcf6 	bl	8005a28 <velocity_control>

		// Reset joystick state and velocity targets
		pris_velocity_target = 0.0f;
 800603c:	4b0f      	ldr	r3, [pc, #60]	@ (800607c <process_joystick_control+0x2b4>)
 800603e:	f04f 0200 	mov.w	r2, #0
 8006042:	601a      	str	r2, [r3, #0]
		rev_velocity_target = 0.0f;
 8006044:	4b0c      	ldr	r3, [pc, #48]	@ (8006078 <process_joystick_control+0x2b0>)
 8006046:	f04f 0200 	mov.w	r2, #0
 800604a:	601a      	str	r2, [r3, #0]

		// Turn off indicator light
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, 0);
 800604c:	2200      	movs	r2, #0
 800604e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006056:	f004 f993 	bl	800a380 <HAL_GPIO_WritePin>

		// Return to normal control mode
		joystick_state = JOY_IDLE;
 800605a:	4b06      	ldr	r3, [pc, #24]	@ (8006074 <process_joystick_control+0x2ac>)
 800605c:	2200      	movs	r2, #0
 800605e:	701a      	strb	r2, [r3, #0]
		break;
 8006060:	e003      	b.n	800606a <process_joystick_control+0x2a2>

	default:
		// Unexpected state - reset to idle
		joystick_state = JOY_IDLE;
 8006062:	4b04      	ldr	r3, [pc, #16]	@ (8006074 <process_joystick_control+0x2ac>)
 8006064:	2200      	movs	r2, #0
 8006066:	701a      	strb	r2, [r3, #0]
		break;
 8006068:	bf00      	nop
	}
}
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bdb0      	pop	{r4, r5, r7, pc}
 8006072:	bf00      	nop
 8006074:	2000036f 	.word	0x2000036f
 8006078:	20000374 	.word	0x20000374
 800607c:	20000370 	.word	0x20000370
 8006080:	20000428 	.word	0x20000428
 8006084:	200002d4 	.word	0x200002d4
 8006088:	20000484 	.word	0x20000484
 800608c:	20000318 	.word	0x20000318
 8006090:	200018a0 	.word	0x200018a0
 8006094:	20000384 	.word	0x20000384
 8006098:	20001884 	.word	0x20001884
 800609c:	42200000 	.word	0x42200000
 80060a0:	20000385 	.word	0x20000385
 80060a4:	c2200000 	.word	0xc2200000
 80060a8:	20000080 	.word	0x20000080
 80060ac:	200007f4 	.word	0x200007f4
 80060b0:	432f0000 	.word	0x432f0000
 80060b4:	20001888 	.word	0x20001888
 80060b8:	c32f0000 	.word	0xc32f0000
 80060bc:	20000000 	.word	0x20000000
 80060c0:	00000000 	.word	0x00000000

080060c4 <manual_control_mode>:

/**
 * @brief Simplified manual control mode function to start joystick control
 */
void manual_control_mode(void) {
 80060c4:	b580      	push	{r7, lr}
 80060c6:	af00      	add	r7, sp, #0
	// Only enter joystick mode if not already in it
	if (joystick_state == JOY_IDLE) {
 80060c8:	4b09      	ldr	r3, [pc, #36]	@ (80060f0 <manual_control_mode+0x2c>)
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10c      	bne.n	80060ea <manual_control_mode+0x26>
		// Put pen down for drawing
		plotter_pen_down();
 80060d0:	f000 fe18 	bl	8006d04 <plotter_pen_down>

		// Stop any active trajectories
		prismatic_axis.trajectory_active = false;
 80060d4:	4b07      	ldr	r3, [pc, #28]	@ (80060f4 <manual_control_mode+0x30>)
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		revolute_axis.trajectory_active = false;
 80060dc:	4b06      	ldr	r3, [pc, #24]	@ (80060f8 <manual_control_mode+0x34>)
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		// Set joystick state to active
		joystick_state = JOY_ACTIVE;
 80060e4:	4b02      	ldr	r3, [pc, #8]	@ (80060f0 <manual_control_mode+0x2c>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	701a      	strb	r2, [r3, #0]
	}
}
 80060ea:	bf00      	nop
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	2000036f 	.word	0x2000036f
 80060f4:	200002d4 	.word	0x200002d4
 80060f8:	20000318 	.word	0x20000318

080060fc <HAL_GPIO_EXTI_Callback>:

/**
 * @brief GPIO external interrupt callback
 * @param GPIO_Pin Pin that triggered the interrupt
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 8006106:	88fb      	ldrh	r3, [r7, #6]
 8006108:	2b10      	cmp	r3, #16
 800610a:	d105      	bne.n	8006118 <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 800610c:	4b10      	ldr	r3, [pc, #64]	@ (8006150 <HAL_GPIO_EXTI_Callback+0x54>)
 800610e:	2205      	movs	r2, #5
 8006110:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8006112:	4b10      	ldr	r3, [pc, #64]	@ (8006154 <HAL_GPIO_EXTI_Callback+0x58>)
 8006114:	2200      	movs	r2, #0
 8006116:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PROX_Pin) {
 8006118:	88fb      	ldrh	r3, [r7, #6]
 800611a:	2b40      	cmp	r3, #64	@ 0x40
 800611c:	d104      	bne.n	8006128 <HAL_GPIO_EXTI_Callback+0x2c>
		prox_count++;
 800611e:	4b0e      	ldr	r3, [pc, #56]	@ (8006158 <HAL_GPIO_EXTI_Callback+0x5c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3301      	adds	r3, #1
 8006124:	4a0c      	ldr	r2, [pc, #48]	@ (8006158 <HAL_GPIO_EXTI_Callback+0x5c>)
 8006126:	6013      	str	r3, [r2, #0]
	}

	if (GPIO_Pin == UPPER_PHOTO_Pin) {
 8006128:	88fb      	ldrh	r3, [r7, #6]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d102      	bne.n	8006134 <HAL_GPIO_EXTI_Callback+0x38>
		up_photo = true;
 800612e:	4b0b      	ldr	r3, [pc, #44]	@ (800615c <HAL_GPIO_EXTI_Callback+0x60>)
 8006130:	2201      	movs	r2, #1
 8006132:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == LOWER_PHOTO_Pin) {
 8006134:	88fb      	ldrh	r3, [r7, #6]
 8006136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800613a:	d102      	bne.n	8006142 <HAL_GPIO_EXTI_Callback+0x46>
		low_photo = true;
 800613c:	4b08      	ldr	r3, [pc, #32]	@ (8006160 <HAL_GPIO_EXTI_Callback+0x64>)
 800613e:	2201      	movs	r2, #1
 8006140:	701a      	strb	r2, [r3, #0]
	}
}
 8006142:	bf00      	nop
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	20000138 	.word	0x20000138
 8006154:	20000139 	.word	0x20000139
 8006158:	20000380 	.word	0x20000380
 800615c:	20000384 	.word	0x20000384
 8006160:	20000385 	.word	0x20000385

08006164 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART receive complete callback
 * @param huart UART handle
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
	// Handle UART reception if needed
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_TIM_PeriodElapsedCallback>:

/**
 * @brief Timer period elapsed callback - main control loop
 * @param htim Timer handle
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006178:	b5b0      	push	{r4, r5, r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a9e      	ldr	r2, [pc, #632]	@ (80063fc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8006184:	4293      	cmp	r3, r2
 8006186:	f040 8135 	bne.w	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>
		// Update sensor readings
		plotter_update_sensors();
 800618a:	f000 fd17 	bl	8006bbc <plotter_update_sensors>

		// Update encoder readings
		QEI_get_diff_count(&prismatic_encoder);
 800618e:	489c      	ldr	r0, [pc, #624]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006190:	f7fd fb66 	bl	8003860 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 8006194:	489a      	ldr	r0, [pc, #616]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006196:	f7fd fc4f 	bl	8003a38 <QEI_compute_data>
		QEI_get_diff_count(&revolute_encoder);
 800619a:	489a      	ldr	r0, [pc, #616]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800619c:	f7fd fb60 	bl	8003860 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 80061a0:	4898      	ldr	r0, [pc, #608]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80061a2:	f7fd fc49 	bl	8003a38 <QEI_compute_data>

		// Handle different system states
		if (homing_state != HOMING_IDLE) {
 80061a6:	4b98      	ldr	r3, [pc, #608]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f000 8118 	beq.w	80063e0 <HAL_TIM_PeriodElapsedCallback+0x268>
			// Homing state machine
			switch (homing_state) {
 80061b0:	4b95      	ldr	r3, [pc, #596]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	3b01      	subs	r3, #1
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	f200 810e 	bhi.w	80063d8 <HAL_TIM_PeriodElapsedCallback+0x260>
 80061bc:	a201      	add	r2, pc, #4	@ (adr r2, 80061c4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80061be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c2:	bf00      	nop
 80061c4:	080061d5 	.word	0x080061d5
 80061c8:	08006237 	.word	0x08006237
 80061cc:	08006297 	.word	0x08006297
 80061d0:	08006303 	.word	0x08006303
			case HOMING_PRIS_DOWN:
				// Move prismatic motor down to lower limit
				pris_velocity_target = ZGX45RGG_400RPM_Constant.sd_max / 3.0f;
 80061d4:	4b8d      	ldr	r3, [pc, #564]	@ (800640c <HAL_TIM_PeriodElapsedCallback+0x294>)
 80061d6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80061da:	f04f 0200 	mov.w	r2, #0
 80061de:	4b8c      	ldr	r3, [pc, #560]	@ (8006410 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80061e0:	f7fa fb00 	bl	80007e4 <__aeabi_ddiv>
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4610      	mov	r0, r2
 80061ea:	4619      	mov	r1, r3
 80061ec:	f7fa fcb2 	bl	8000b54 <__aeabi_d2f>
 80061f0:	4603      	mov	r3, r0
 80061f2:	4a88      	ldr	r2, [pc, #544]	@ (8006414 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80061f4:	6013      	str	r3, [r2, #0]
				if (low_photo) {
 80061f6:	4b88      	ldr	r3, [pc, #544]	@ (8006418 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d008      	beq.n	8006212 <HAL_TIM_PeriodElapsedCallback+0x9a>
					velocity_control(0, 0);
 8006200:	eddf 0a86 	vldr	s1, [pc, #536]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006204:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006208:	f7ff fc0e 	bl	8005a28 <velocity_control>
					homing_state = HOMING_REV_RESET;
 800620c:	4b7e      	ldr	r3, [pc, #504]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800620e:	2202      	movs	r2, #2
 8006210:	701a      	strb	r2, [r3, #0]
				}
				velocity_control(pris_velocity_target, 0);
 8006212:	4b80      	ldr	r3, [pc, #512]	@ (8006414 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8006214:	edd3 7a00 	vldr	s15, [r3]
 8006218:	eddf 0a80 	vldr	s1, [pc, #512]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 800621c:	eeb0 0a67 	vmov.f32	s0, s15
 8006220:	f7ff fc02 	bl	8005a28 <velocity_control>

				prismatic_axis.position = prismatic_encoder.mm;
 8006224:	4b76      	ldr	r3, [pc, #472]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006228:	4a7d      	ldr	r2, [pc, #500]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800622a:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 800622c:	4b75      	ldr	r3, [pc, #468]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800622e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006230:	4a7c      	ldr	r2, [pc, #496]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8006232:	6013      	str	r3, [r2, #0]
				break;
 8006234:	e0de      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>

			case HOMING_REV_RESET: {
				rev_velocity_target = ZGX45RGG_150RPM_Constant.qd_max / 4;
 8006236:	4b7c      	ldr	r3, [pc, #496]	@ (8006428 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8006238:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800623c:	f04f 0200 	mov.w	r2, #0
 8006240:	4b7a      	ldr	r3, [pc, #488]	@ (800642c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8006242:	f7fa facf 	bl	80007e4 <__aeabi_ddiv>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4610      	mov	r0, r2
 800624c:	4619      	mov	r1, r3
 800624e:	f7fa fc81 	bl	8000b54 <__aeabi_d2f>
 8006252:	4603      	mov	r3, r0
 8006254:	4a76      	ldr	r2, [pc, #472]	@ (8006430 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8006256:	6013      	str	r3, [r2, #0]
				if (prox_count >= 2) {
 8006258:	4b76      	ldr	r3, [pc, #472]	@ (8006434 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d908      	bls.n	8006272 <HAL_TIM_PeriodElapsedCallback+0xfa>
					velocity_control(0, 0);
 8006260:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006264:	ed9f 0a6d 	vldr	s0, [pc, #436]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006268:	f7ff fbde 	bl	8005a28 <velocity_control>
					homing_state = HOMING_PRIS_UP;
 800626c:	4b66      	ldr	r3, [pc, #408]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800626e:	2203      	movs	r2, #3
 8006270:	701a      	strb	r2, [r3, #0]
				}
				velocity_control(0, rev_velocity_target);
 8006272:	4b6f      	ldr	r3, [pc, #444]	@ (8006430 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8006274:	edd3 7a00 	vldr	s15, [r3]
 8006278:	eef0 0a67 	vmov.f32	s1, s15
 800627c:	ed9f 0a67 	vldr	s0, [pc, #412]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006280:	f7ff fbd2 	bl	8005a28 <velocity_control>

				prismatic_axis.position = prismatic_encoder.mm;
 8006284:	4b5e      	ldr	r3, [pc, #376]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006286:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006288:	4a65      	ldr	r2, [pc, #404]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800628a:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 800628c:	4b5d      	ldr	r3, [pc, #372]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800628e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006290:	4a64      	ldr	r2, [pc, #400]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8006292:	6013      	str	r3, [r2, #0]
				break;
 8006294:	e0ae      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>
			}

			case HOMING_PRIS_UP:
				// Move prismatic motor up to upper limit
				pris_velocity_target = -ZGX45RGG_400RPM_Constant.sd_max / 5.0f;
 8006296:	4b5d      	ldr	r3, [pc, #372]	@ (800640c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8006298:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800629c:	4614      	mov	r4, r2
 800629e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80062a2:	f04f 0200 	mov.w	r2, #0
 80062a6:	4b64      	ldr	r3, [pc, #400]	@ (8006438 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80062a8:	4620      	mov	r0, r4
 80062aa:	4629      	mov	r1, r5
 80062ac:	f7fa fa9a 	bl	80007e4 <__aeabi_ddiv>
 80062b0:	4602      	mov	r2, r0
 80062b2:	460b      	mov	r3, r1
 80062b4:	4610      	mov	r0, r2
 80062b6:	4619      	mov	r1, r3
 80062b8:	f7fa fc4c 	bl	8000b54 <__aeabi_d2f>
 80062bc:	4603      	mov	r3, r0
 80062be:	4a55      	ldr	r2, [pc, #340]	@ (8006414 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80062c0:	6013      	str	r3, [r2, #0]

				if (up_photo) {
 80062c2:	4b5e      	ldr	r3, [pc, #376]	@ (800643c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_TIM_PeriodElapsedCallback+0x166>
					velocity_control(0, 0);
 80062cc:	eddf 0a53 	vldr	s1, [pc, #332]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 80062d0:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 80062d4:	f7ff fba8 	bl	8005a28 <velocity_control>
					homing_state = HOMING_COMPLETE;
 80062d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80062da:	2204      	movs	r2, #4
 80062dc:	701a      	strb	r2, [r3, #0]
				}
				velocity_control(pris_velocity_target, 0);
 80062de:	4b4d      	ldr	r3, [pc, #308]	@ (8006414 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80062e0:	edd3 7a00 	vldr	s15, [r3]
 80062e4:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 80062e8:	eeb0 0a67 	vmov.f32	s0, s15
 80062ec:	f7ff fb9c 	bl	8005a28 <velocity_control>

				prismatic_axis.position = prismatic_encoder.mm;
 80062f0:	4b43      	ldr	r3, [pc, #268]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80062f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062f4:	4a4a      	ldr	r2, [pc, #296]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80062f6:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 80062f8:	4b42      	ldr	r3, [pc, #264]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	4a49      	ldr	r2, [pc, #292]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80062fe:	6013      	str	r3, [r2, #0]
				break;
 8006300:	e078      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>

			case HOMING_COMPLETE:
				velocity_control(0, 0);
 8006302:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8006306:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 800641c <HAL_TIM_PeriodElapsedCallback+0x2a4>
 800630a:	f7ff fb8d 	bl	8005a28 <velocity_control>

				plotter_reset();
 800630e:	f000 fc1d 	bl	8006b4c <plotter_reset>

				prox_count = 0;
 8006312:	4b48      	ldr	r3, [pc, #288]	@ (8006434 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]

				prismatic_encoder.diff_counts = 0;
 8006318:	4b39      	ldr	r3, [pc, #228]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800631a:	2200      	movs	r2, #0
 800631c:	625a      	str	r2, [r3, #36]	@ 0x24
				prismatic_encoder.rpm = 0;
 800631e:	4b38      	ldr	r3, [pc, #224]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006320:	f04f 0200 	mov.w	r2, #0
 8006324:	631a      	str	r2, [r3, #48]	@ 0x30
				prismatic_encoder.pulses = 0;
 8006326:	4b36      	ldr	r3, [pc, #216]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006328:	2200      	movs	r2, #0
 800632a:	639a      	str	r2, [r3, #56]	@ 0x38
				prismatic_encoder.revs = 0;
 800632c:	4b34      	ldr	r3, [pc, #208]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800632e:	f04f 0200 	mov.w	r2, #0
 8006332:	63da      	str	r2, [r3, #60]	@ 0x3c
				prismatic_encoder.rads = 0;
 8006334:	4b32      	ldr	r3, [pc, #200]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8006336:	f04f 0200 	mov.w	r2, #0
 800633a:	641a      	str	r2, [r3, #64]	@ 0x40
				prismatic_encoder.mm = 0;
 800633c:	4b30      	ldr	r3, [pc, #192]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	649a      	str	r2, [r3, #72]	@ 0x48

				revolute_encoder.diff_counts = 0;
 8006344:	4b2f      	ldr	r3, [pc, #188]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8006346:	2200      	movs	r2, #0
 8006348:	625a      	str	r2, [r3, #36]	@ 0x24
				revolute_encoder.rpm = 0;
 800634a:	4b2e      	ldr	r3, [pc, #184]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	631a      	str	r2, [r3, #48]	@ 0x30
				revolute_encoder.pulses = 0;
 8006352:	4b2c      	ldr	r3, [pc, #176]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8006354:	2200      	movs	r2, #0
 8006356:	639a      	str	r2, [r3, #56]	@ 0x38
				revolute_encoder.revs = 0;
 8006358:	4b2a      	ldr	r3, [pc, #168]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800635a:	f04f 0200 	mov.w	r2, #0
 800635e:	63da      	str	r2, [r3, #60]	@ 0x3c
				revolute_encoder.rads = 0;
 8006360:	4b28      	ldr	r3, [pc, #160]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8006362:	f04f 0200 	mov.w	r2, #0
 8006366:	641a      	str	r2, [r3, #64]	@ 0x40
				revolute_encoder.mm = 0;
 8006368:	4b26      	ldr	r3, [pc, #152]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800636a:	f04f 0200 	mov.w	r2, #0
 800636e:	649a      	str	r2, [r3, #72]	@ 0x48

				// Reset ALL control variables
				revolute_axis.pos_error = 0.0f;
 8006370:	4b2c      	ldr	r3, [pc, #176]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8006372:	f04f 0200 	mov.w	r2, #0
 8006376:	615a      	str	r2, [r3, #20]
				revolute_axis.vel_error = 0.0f;
 8006378:	4b2a      	ldr	r3, [pc, #168]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800637a:	f04f 0200 	mov.w	r2, #0
 800637e:	619a      	str	r2, [r3, #24]
				prismatic_axis.pos_error = 0.0f;
 8006380:	4b27      	ldr	r3, [pc, #156]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	615a      	str	r2, [r3, #20]
				prismatic_axis.vel_error = 0.0f;
 8006388:	4b25      	ldr	r3, [pc, #148]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800638a:	f04f 0200 	mov.w	r2, #0
 800638e:	619a      	str	r2, [r3, #24]

				revolute_axis.kalman_velocity = 0.0f;
 8006390:	4b24      	ldr	r3, [pc, #144]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8006392:	f04f 0200 	mov.w	r2, #0
 8006396:	61da      	str	r2, [r3, #28]
				prismatic_axis.kalman_velocity = 0.0f;
 8006398:	4b21      	ldr	r3, [pc, #132]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800639a:	f04f 0200 	mov.w	r2, #0
 800639e:	61da      	str	r2, [r3, #28]

				// Reset trajectories and state
				prismatic_axis.trajectory_active = false;
 80063a0:	4b1f      	ldr	r3, [pc, #124]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				revolute_axis.trajectory_active = false;
 80063a8:	4b1e      	ldr	r3, [pc, #120]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

				prismatic_axis.position = prismatic_encoder.mm;
 80063b0:	4b13      	ldr	r3, [pc, #76]	@ (8006400 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80063b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006420 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80063b6:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 80063b8:	4b12      	ldr	r3, [pc, #72]	@ (8006404 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80063ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063bc:	4a19      	ldr	r2, [pc, #100]	@ (8006424 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80063be:	6013      	str	r3, [r2, #0]

				pris_velocity_target = 0.0f;
 80063c0:	4b14      	ldr	r3, [pc, #80]	@ (8006414 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80063c2:	f04f 0200 	mov.w	r2, #0
 80063c6:	601a      	str	r2, [r3, #0]
				rev_velocity_target = 0.0f;
 80063c8:	4b19      	ldr	r3, [pc, #100]	@ (8006430 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	601a      	str	r2, [r3, #0]

				homing_state = HOMING_IDLE;
 80063d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	701a      	strb	r2, [r3, #0]
				break;
 80063d6:	e00d      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>

			default:
				// Unexpected state - reset to idle
				homing_state = HOMING_IDLE;
 80063d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006408 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80063da:	2200      	movs	r2, #0
 80063dc:	701a      	strb	r2, [r3, #0]
				break;
 80063de:	e009      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>
			}
		} else if (joystick_state != JOY_IDLE) {
 80063e0:	4b17      	ldr	r3, [pc, #92]	@ (8006440 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d002      	beq.n	80063ee <HAL_TIM_PeriodElapsedCallback+0x276>
			// Process joystick control if active
			process_joystick_control();
 80063e8:	f7ff fcee 	bl	8005dc8 <process_joystick_control>
		} else {
			// Normal operation - update control loops
			update_control_loops();
		}
	}
}
 80063ec:	e002      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>
			update_control_loops();
 80063ee:	f7fe fddf 	bl	8004fb0 <update_control_loops>
}
 80063f2:	e7ff      	b.n	80063f4 <HAL_TIM_PeriodElapsedCallback+0x27c>
 80063f4:	bf00      	nop
 80063f6:	3708      	adds	r7, #8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bdb0      	pop	{r4, r5, r7, pc}
 80063fc:	20001974 	.word	0x20001974
 8006400:	20000428 	.word	0x20000428
 8006404:	20000484 	.word	0x20000484
 8006408:	2000036c 	.word	0x2000036c
 800640c:	20000080 	.word	0x20000080
 8006410:	40080000 	.word	0x40080000
 8006414:	20000370 	.word	0x20000370
 8006418:	20000385 	.word	0x20000385
 800641c:	00000000 	.word	0x00000000
 8006420:	200002d4 	.word	0x200002d4
 8006424:	20000318 	.word	0x20000318
 8006428:	20000000 	.word	0x20000000
 800642c:	40100000 	.word	0x40100000
 8006430:	20000374 	.word	0x20000374
 8006434:	20000380 	.word	0x20000380
 8006438:	40140000 	.word	0x40140000
 800643c:	20000384 	.word	0x20000384
 8006440:	2000036f 	.word	0x2000036f

08006444 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006448:	b672      	cpsid	i
}
 800644a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800644c:	bf00      	nop
 800644e:	e7fd      	b.n	800644c <Error_Handler+0x8>

08006450 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8006450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006454:	ed2d 8b02 	vpush	{d8}
 8006458:	b083      	sub	sp, #12
 800645a:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = 500;
 800645c:	49c0      	ldr	r1, [pc, #768]	@ (8006760 <plotter_begin+0x310>)
 800645e:	f04f 0200 	mov.w	r2, #0
 8006462:	4bc0      	ldr	r3, [pc, #768]	@ (8006764 <plotter_begin+0x314>)
 8006464:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max
 8006468:	4bbd      	ldr	r3, [pc, #756]	@ (8006760 <plotter_begin+0x310>)
 800646a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
			* 2;
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	f7f9 fed7 	bl	8000224 <__adddf3>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max
 800647a:	49b9      	ldr	r1, [pc, #740]	@ (8006760 <plotter_begin+0x310>)
 800647c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_400RPM_Constant.traject_sd_max = ZGX45RGG_400RPM_Constant.sd_max;
 8006480:	4bb7      	ldr	r3, [pc, #732]	@ (8006760 <plotter_begin+0x310>)
 8006482:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8006486:	49b6      	ldr	r1, [pc, #728]	@ (8006760 <plotter_begin+0x310>)
 8006488:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	ZGX45RGG_400RPM_Constant.traject_sdd_max = ZGX45RGG_400RPM_Constant.sdd_max;
 800648c:	4bb4      	ldr	r3, [pc, #720]	@ (8006760 <plotter_begin+0x310>)
 800648e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8006492:	49b3      	ldr	r1, [pc, #716]	@ (8006760 <plotter_begin+0x310>)
 8006494:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max - 9;
 8006498:	4bb3      	ldr	r3, [pc, #716]	@ (8006768 <plotter_begin+0x318>)
 800649a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800649e:	f04f 0200 	mov.w	r2, #0
 80064a2:	4bb2      	ldr	r3, [pc, #712]	@ (800676c <plotter_begin+0x31c>)
 80064a4:	f7f9 febc 	bl	8000220 <__aeabi_dsub>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	49ae      	ldr	r1, [pc, #696]	@ (8006768 <plotter_begin+0x318>)
 80064ae:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	ZGX45RGG_150RPM_Constant.qdd_max = ZGX45RGG_150RPM_Constant.qd_max * 0.4;
 80064b2:	4bad      	ldr	r3, [pc, #692]	@ (8006768 <plotter_begin+0x318>)
 80064b4:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80064b8:	a3a7      	add	r3, pc, #668	@ (adr r3, 8006758 <plotter_begin+0x308>)
 80064ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064be:	f7fa f867 	bl	8000590 <__aeabi_dmul>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	49a8      	ldr	r1, [pc, #672]	@ (8006768 <plotter_begin+0x318>)
 80064c8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	ZGX45RGG_150RPM_Constant.traject_qd_max = ZGX45RGG_150RPM_Constant.qd_max;
 80064cc:	4ba6      	ldr	r3, [pc, #664]	@ (8006768 <plotter_begin+0x318>)
 80064ce:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80064d2:	49a5      	ldr	r1, [pc, #660]	@ (8006768 <plotter_begin+0x318>)
 80064d4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	ZGX45RGG_150RPM_Constant.traject_qdd_max = ZGX45RGG_150RPM_Constant.qdd_max;
 80064d8:	4ba3      	ldr	r3, [pc, #652]	@ (8006768 <plotter_begin+0x318>)
 80064da:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80064de:	49a2      	ldr	r1, [pc, #648]	@ (8006768 <plotter_begin+0x318>)
 80064e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 80064e4:	2100      	movs	r1, #0
 80064e6:	48a2      	ldr	r0, [pc, #648]	@ (8006770 <plotter_begin+0x320>)
 80064e8:	f000 fc1c 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 80064ec:	eddf 2aa1 	vldr	s5, [pc, #644]	@ 8006774 <plotter_begin+0x324>
 80064f0:	ed9f 2aa1 	vldr	s4, [pc, #644]	@ 8006778 <plotter_begin+0x328>
 80064f4:	eddf 1ab0 	vldr	s3, [pc, #704]	@ 80067b8 <plotter_begin+0x368>
 80064f8:	ed9f 1aaf 	vldr	s2, [pc, #700]	@ 80067b8 <plotter_begin+0x368>
 80064fc:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 800677c <plotter_begin+0x32c>
 8006500:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 8006774 <plotter_begin+0x324>
 8006504:	489a      	ldr	r0, [pc, #616]	@ (8006770 <plotter_begin+0x320>)
 8006506:	f000 fc6b 	bl	8006de0 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 800650a:	2102      	movs	r1, #2
 800650c:	489c      	ldr	r0, [pc, #624]	@ (8006780 <plotter_begin+0x330>)
 800650e:	f000 fc09 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 8006512:	ed9f 3a98 	vldr	s6, [pc, #608]	@ 8006774 <plotter_begin+0x324>
 8006516:	eddf 2a98 	vldr	s5, [pc, #608]	@ 8006778 <plotter_begin+0x328>
 800651a:	ed9f 2aa7 	vldr	s4, [pc, #668]	@ 80067b8 <plotter_begin+0x368>
 800651e:	eddf 1aa6 	vldr	s3, [pc, #664]	@ 80067b8 <plotter_begin+0x368>
 8006522:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006526:	eddf 0a95 	vldr	s1, [pc, #596]	@ 800677c <plotter_begin+0x32c>
 800652a:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8006774 <plotter_begin+0x324>
 800652e:	4894      	ldr	r0, [pc, #592]	@ (8006780 <plotter_begin+0x330>)
 8006530:	f000 fc81 	bl	8006e36 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 8006534:	2100      	movs	r1, #0
 8006536:	4893      	ldr	r0, [pc, #588]	@ (8006784 <plotter_begin+0x334>)
 8006538:	f000 fbf4 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 800653c:	eddf 2a92 	vldr	s5, [pc, #584]	@ 8006788 <plotter_begin+0x338>
 8006540:	ed9f 2a92 	vldr	s4, [pc, #584]	@ 800678c <plotter_begin+0x33c>
 8006544:	eddf 1a9c 	vldr	s3, [pc, #624]	@ 80067b8 <plotter_begin+0x368>
 8006548:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 80067b8 <plotter_begin+0x368>
 800654c:	eddf 0a8b 	vldr	s1, [pc, #556]	@ 800677c <plotter_begin+0x32c>
 8006550:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8006788 <plotter_begin+0x338>
 8006554:	488b      	ldr	r0, [pc, #556]	@ (8006784 <plotter_begin+0x334>)
 8006556:	f000 fc43 	bl	8006de0 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 800655a:	2102      	movs	r1, #2
 800655c:	488c      	ldr	r0, [pc, #560]	@ (8006790 <plotter_begin+0x340>)
 800655e:	f000 fbe1 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 8006562:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8006566:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 800656a:	ed9f 2a93 	vldr	s4, [pc, #588]	@ 80067b8 <plotter_begin+0x368>
 800656e:	eddf 1a92 	vldr	s3, [pc, #584]	@ 80067b8 <plotter_begin+0x368>
 8006572:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006576:	eddf 0a81 	vldr	s1, [pc, #516]	@ 800677c <plotter_begin+0x32c>
 800657a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800657e:	4884      	ldr	r0, [pc, #528]	@ (8006790 <plotter_begin+0x340>)
 8006580:	f000 fc59 	bl	8006e36 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 8006584:	2100      	movs	r1, #0
 8006586:	4883      	ldr	r0, [pc, #524]	@ (8006794 <plotter_begin+0x344>)
 8006588:	f000 fbcc 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 800658c:	4b74      	ldr	r3, [pc, #464]	@ (8006760 <plotter_begin+0x310>)
 800658e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006592:	4610      	mov	r0, r2
 8006594:	4619      	mov	r1, r3
 8006596:	f7fa fadd 	bl	8000b54 <__aeabi_d2f>
 800659a:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 800659c:	4b70      	ldr	r3, [pc, #448]	@ (8006760 <plotter_begin+0x310>)
 800659e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80065a2:	4610      	mov	r0, r2
 80065a4:	4619      	mov	r1, r3
 80065a6:	f7fa fad5 	bl	8000b54 <__aeabi_d2f>
 80065aa:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80065ac:	ee07 3a90 	vmov	s15, r3
 80065b0:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 80065b4:	4b6a      	ldr	r3, [pc, #424]	@ (8006760 <plotter_begin+0x310>)
 80065b6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80065ba:	4610      	mov	r0, r2
 80065bc:	4619      	mov	r1, r3
 80065be:	f7fa fac9 	bl	8000b54 <__aeabi_d2f>
 80065c2:	4603      	mov	r3, r0
 80065c4:	ee02 3a90 	vmov	s5, r3
 80065c8:	eeb0 2a48 	vmov.f32	s4, s16
 80065cc:	eddf 1a7a 	vldr	s3, [pc, #488]	@ 80067b8 <plotter_begin+0x368>
 80065d0:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 80067b8 <plotter_begin+0x368>
 80065d4:	eddf 0a69 	vldr	s1, [pc, #420]	@ 800677c <plotter_begin+0x32c>
 80065d8:	ee00 4a10 	vmov	s0, r4
 80065dc:	486d      	ldr	r0, [pc, #436]	@ (8006794 <plotter_begin+0x344>)
 80065de:	f000 fbff 	bl	8006de0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 80065e2:	2102      	movs	r1, #2
 80065e4:	486c      	ldr	r0, [pc, #432]	@ (8006798 <plotter_begin+0x348>)
 80065e6:	f000 fb9d 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80065ea:	4b5d      	ldr	r3, [pc, #372]	@ (8006760 <plotter_begin+0x310>)
 80065ec:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80065f0:	4610      	mov	r0, r2
 80065f2:	4619      	mov	r1, r3
 80065f4:	f7fa faae 	bl	8000b54 <__aeabi_d2f>
 80065f8:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 80065fa:	4b59      	ldr	r3, [pc, #356]	@ (8006760 <plotter_begin+0x310>)
 80065fc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006600:	4610      	mov	r0, r2
 8006602:	4619      	mov	r1, r3
 8006604:	f7fa faa6 	bl	8000b54 <__aeabi_d2f>
 8006608:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 800660a:	ee07 3a90 	vmov	s15, r3
 800660e:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8006612:	4b53      	ldr	r3, [pc, #332]	@ (8006760 <plotter_begin+0x310>)
 8006614:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8006618:	4610      	mov	r0, r2
 800661a:	4619      	mov	r1, r3
 800661c:	f7fa fa9a 	bl	8000b54 <__aeabi_d2f>
 8006620:	4603      	mov	r3, r0
 8006622:	ee03 3a10 	vmov	s6, r3
 8006626:	eef0 2a48 	vmov.f32	s5, s16
 800662a:	ed9f 2a63 	vldr	s4, [pc, #396]	@ 80067b8 <plotter_begin+0x368>
 800662e:	eddf 1a62 	vldr	s3, [pc, #392]	@ 80067b8 <plotter_begin+0x368>
 8006632:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8006636:	eddf 0a51 	vldr	s1, [pc, #324]	@ 800677c <plotter_begin+0x32c>
 800663a:	ee00 4a10 	vmov	s0, r4
 800663e:	4856      	ldr	r0, [pc, #344]	@ (8006798 <plotter_begin+0x348>)
 8006640:	f000 fbf9 	bl	8006e36 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 8006644:	2100      	movs	r1, #0
 8006646:	4855      	ldr	r0, [pc, #340]	@ (800679c <plotter_begin+0x34c>)
 8006648:	f000 fb6c 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800664c:	4b46      	ldr	r3, [pc, #280]	@ (8006768 <plotter_begin+0x318>)
 800664e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006652:	4610      	mov	r0, r2
 8006654:	4619      	mov	r1, r3
 8006656:	f7fa fa7d 	bl	8000b54 <__aeabi_d2f>
 800665a:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 800665c:	4b42      	ldr	r3, [pc, #264]	@ (8006768 <plotter_begin+0x318>)
 800665e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006662:	4610      	mov	r0, r2
 8006664:	4619      	mov	r1, r3
 8006666:	f7fa fa75 	bl	8000b54 <__aeabi_d2f>
 800666a:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800666c:	ee07 3a90 	vmov	s15, r3
 8006670:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 8006674:	4b3c      	ldr	r3, [pc, #240]	@ (8006768 <plotter_begin+0x318>)
 8006676:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 800667a:	4610      	mov	r0, r2
 800667c:	4619      	mov	r1, r3
 800667e:	f7fa fa69 	bl	8000b54 <__aeabi_d2f>
 8006682:	4603      	mov	r3, r0
 8006684:	ee02 3a90 	vmov	s5, r3
 8006688:	eeb0 2a48 	vmov.f32	s4, s16
 800668c:	eddf 1a4a 	vldr	s3, [pc, #296]	@ 80067b8 <plotter_begin+0x368>
 8006690:	ed9f 1a49 	vldr	s2, [pc, #292]	@ 80067b8 <plotter_begin+0x368>
 8006694:	eddf 0a39 	vldr	s1, [pc, #228]	@ 800677c <plotter_begin+0x32c>
 8006698:	ee00 4a10 	vmov	s0, r4
 800669c:	483f      	ldr	r0, [pc, #252]	@ (800679c <plotter_begin+0x34c>)
 800669e:	f000 fb9f 	bl	8006de0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 80066a2:	2102      	movs	r1, #2
 80066a4:	483e      	ldr	r0, [pc, #248]	@ (80067a0 <plotter_begin+0x350>)
 80066a6:	f000 fb3d 	bl	8006d24 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80066aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006768 <plotter_begin+0x318>)
 80066ac:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80066b0:	4610      	mov	r0, r2
 80066b2:	4619      	mov	r1, r3
 80066b4:	f7fa fa4e 	bl	8000b54 <__aeabi_d2f>
 80066b8:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 80066ba:	4b2b      	ldr	r3, [pc, #172]	@ (8006768 <plotter_begin+0x318>)
 80066bc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80066c0:	4610      	mov	r0, r2
 80066c2:	4619      	mov	r1, r3
 80066c4:	f7fa fa46 	bl	8000b54 <__aeabi_d2f>
 80066c8:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 80066d2:	4b25      	ldr	r3, [pc, #148]	@ (8006768 <plotter_begin+0x318>)
 80066d4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80066d8:	4610      	mov	r0, r2
 80066da:	4619      	mov	r1, r3
 80066dc:	f7fa fa3a 	bl	8000b54 <__aeabi_d2f>
 80066e0:	4603      	mov	r3, r0
 80066e2:	ee03 3a10 	vmov	s6, r3
 80066e6:	eef0 2a48 	vmov.f32	s5, s16
 80066ea:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 80067b8 <plotter_begin+0x368>
 80066ee:	eddf 1a32 	vldr	s3, [pc, #200]	@ 80067b8 <plotter_begin+0x368>
 80066f2:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80066f6:	eddf 0a21 	vldr	s1, [pc, #132]	@ 800677c <plotter_begin+0x32c>
 80066fa:	ee00 4a10 	vmov	s0, r4
 80066fe:	4828      	ldr	r0, [pc, #160]	@ (80067a0 <plotter_begin+0x350>)
 8006700:	f000 fb99 	bl	8006e36 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 8006704:	4827      	ldr	r0, [pc, #156]	@ (80067a4 <plotter_begin+0x354>)
 8006706:	f7fd fe7f 	bl	8004408 <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 800670a:	4b27      	ldr	r3, [pc, #156]	@ (80067a8 <plotter_begin+0x358>)
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	4618      	mov	r0, r3
 8006710:	f7f9 fee6 	bl	80004e0 <__aeabi_f2d>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	f7f9 fd84 	bl	8000224 <__adddf3>
 800671c:	4602      	mov	r2, r0
 800671e:	460b      	mov	r3, r1
 8006720:	4610      	mov	r0, r2
 8006722:	4619      	mov	r1, r3
 8006724:	f04f 0200 	mov.w	r2, #0
 8006728:	4b20      	ldr	r3, [pc, #128]	@ (80067ac <plotter_begin+0x35c>)
 800672a:	f7f9 ff31 	bl	8000590 <__aeabi_dmul>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 8006732:	4610      	mov	r0, r2
 8006734:	4619      	mov	r1, r3
 8006736:	f7fa fa0d 	bl	8000b54 <__aeabi_d2f>
 800673a:	4603      	mov	r3, r0
 800673c:	ee00 3a90 	vmov	s1, r3
 8006740:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006744:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006748:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800674c:	4918      	ldr	r1, [pc, #96]	@ (80067b0 <plotter_begin+0x360>)
 800674e:	4819      	ldr	r0, [pc, #100]	@ (80067b4 <plotter_begin+0x364>)
 8006750:	f7fd f814 	bl	800377c <QEI_init>
 8006754:	e032      	b.n	80067bc <plotter_begin+0x36c>
 8006756:	bf00      	nop
 8006758:	9999999a 	.word	0x9999999a
 800675c:	3fd99999 	.word	0x3fd99999
 8006760:	20000080 	.word	0x20000080
 8006764:	407f4000 	.word	0x407f4000
 8006768:	20000000 	.word	0x20000000
 800676c:	40220000 	.word	0x40220000
 8006770:	200005d4 	.word	0x200005d4
 8006774:	477fff00 	.word	0x477fff00
 8006778:	c77fff00 	.word	0xc77fff00
 800677c:	3dcccccd 	.word	0x3dcccccd
 8006780:	20000618 	.word	0x20000618
 8006784:	2000065c 	.word	0x2000065c
 8006788:	43480000 	.word	0x43480000
 800678c:	c3480000 	.word	0xc3480000
 8006790:	200006a0 	.word	0x200006a0
 8006794:	200006e4 	.word	0x200006e4
 8006798:	20000728 	.word	0x20000728
 800679c:	2000076c 	.word	0x2000076c
 80067a0:	200007b0 	.word	0x200007b0
 80067a4:	200007f4 	.word	0x200007f4
 80067a8:	20000100 	.word	0x20000100
 80067ac:	408f4000 	.word	0x408f4000
 80067b0:	20001bd8 	.word	0x20001bd8
 80067b4:	20000428 	.word	0x20000428
 80067b8:	00000000 	.word	0x00000000
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 80067bc:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 80067b8 <plotter_begin+0x368>
 80067c0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80067c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80067cc:	49ae      	ldr	r1, [pc, #696]	@ (8006a88 <plotter_begin+0x638>)
 80067ce:	48af      	ldr	r0, [pc, #700]	@ (8006a8c <plotter_begin+0x63c>)
 80067d0:	f7fc ffd4 	bl	800377c <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 80067d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80067de:	2204      	movs	r2, #4
 80067e0:	49ab      	ldr	r1, [pc, #684]	@ (8006a90 <plotter_begin+0x640>)
 80067e2:	48ac      	ldr	r0, [pc, #688]	@ (8006a94 <plotter_begin+0x644>)
 80067e4:	f7fa fdaa 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 80067e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	4baa      	ldr	r3, [pc, #680]	@ (8006a98 <plotter_begin+0x648>)
 80067f0:	2200      	movs	r2, #0
 80067f2:	49a7      	ldr	r1, [pc, #668]	@ (8006a90 <plotter_begin+0x640>)
 80067f4:	48a9      	ldr	r0, [pc, #676]	@ (8006a9c <plotter_begin+0x64c>)
 80067f6:	f7fa fda1 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 80067fa:	220c      	movs	r2, #12
 80067fc:	49a8      	ldr	r1, [pc, #672]	@ (8006aa0 <plotter_begin+0x650>)
 80067fe:	48a9      	ldr	r0, [pc, #676]	@ (8006aa4 <plotter_begin+0x654>)
 8006800:	f7fc fd8e 	bl	8003320 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 8006804:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 8006aa8 <plotter_begin+0x658>
 8006808:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 8006aac <plotter_begin+0x65c>
 800680c:	48a1      	ldr	r0, [pc, #644]	@ (8006a94 <plotter_begin+0x644>)
 800680e:	f7fa fdb9 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8006812:	eddf 0aa5 	vldr	s1, [pc, #660]	@ 8006aa8 <plotter_begin+0x658>
 8006816:	ed9f 0aa5 	vldr	s0, [pc, #660]	@ 8006aac <plotter_begin+0x65c>
 800681a:	48a0      	ldr	r0, [pc, #640]	@ (8006a9c <plotter_begin+0x64c>)
 800681c:	f7fa fdb2 	bl	8001384 <MDXX_set_range>

	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
			ZGX45RGG_400RPM_Constant.sd_max);
 8006820:	4ba3      	ldr	r3, [pc, #652]	@ (8006ab0 <plotter_begin+0x660>)
 8006822:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 120,
 8006826:	4610      	mov	r0, r2
 8006828:	4619      	mov	r1, r3
 800682a:	f7fa f993 	bl	8000b54 <__aeabi_d2f>
 800682e:	4603      	mov	r3, r0
 8006830:	ee01 3a90 	vmov	s3, r3
 8006834:	ed9f 1a9f 	vldr	s2, [pc, #636]	@ 8006ab4 <plotter_begin+0x664>
 8006838:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8006ab8 <plotter_begin+0x668>
 800683c:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 8006abc <plotter_begin+0x66c>
 8006840:	489f      	ldr	r0, [pc, #636]	@ (8006ac0 <plotter_begin+0x670>)
 8006842:	f7fa fcb6 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8006846:	4b9a      	ldr	r3, [pc, #616]	@ (8006ab0 <plotter_begin+0x660>)
 8006848:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
 800684c:	4610      	mov	r0, r2
 800684e:	4619      	mov	r1, r3
 8006850:	f7fa f980 	bl	8000b54 <__aeabi_d2f>
 8006854:	4603      	mov	r3, r0
 8006856:	ee01 3a90 	vmov	s3, r3
 800685a:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 8006aa8 <plotter_begin+0x658>
 800685e:	eddf 0a99 	vldr	s1, [pc, #612]	@ 8006ac4 <plotter_begin+0x674>
 8006862:	ed9f 0a99 	vldr	s0, [pc, #612]	@ 8006ac8 <plotter_begin+0x678>
 8006866:	4899      	ldr	r0, [pc, #612]	@ (8006acc <plotter_begin+0x67c>)
 8006868:	f7fa fca3 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 100, 5e-2, 250,
			ZGX45RGG_150RPM_Constant.qd_max);
 800686c:	4b98      	ldr	r3, [pc, #608]	@ (8006ad0 <plotter_begin+0x680>)
 800686e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 100, 5e-2, 250,
 8006872:	4610      	mov	r0, r2
 8006874:	4619      	mov	r1, r3
 8006876:	f7fa f96d 	bl	8000b54 <__aeabi_d2f>
 800687a:	4603      	mov	r3, r0
 800687c:	ee01 3a90 	vmov	s3, r3
 8006880:	ed9f 1a94 	vldr	s2, [pc, #592]	@ 8006ad4 <plotter_begin+0x684>
 8006884:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8006ad8 <plotter_begin+0x688>
 8006888:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8006adc <plotter_begin+0x68c>
 800688c:	4894      	ldr	r0, [pc, #592]	@ (8006ae0 <plotter_begin+0x690>)
 800688e:	f7fa fc90 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 7500, 100, 2000,
			ZGX45RGG_150RPM_Constant.U_max);
 8006892:	4b8f      	ldr	r3, [pc, #572]	@ (8006ad0 <plotter_begin+0x680>)
 8006894:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 7500, 100, 2000,
 8006898:	4610      	mov	r0, r2
 800689a:	4619      	mov	r1, r3
 800689c:	f7fa f95a 	bl	8000b54 <__aeabi_d2f>
 80068a0:	4603      	mov	r3, r0
 80068a2:	ee01 3a90 	vmov	s3, r3
 80068a6:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 8006aac <plotter_begin+0x65c>
 80068aa:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8006adc <plotter_begin+0x68c>
 80068ae:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8006ae4 <plotter_begin+0x694>
 80068b2:	488d      	ldr	r0, [pc, #564]	@ (8006ae8 <plotter_begin+0x698>)
 80068b4:	f7fa fc7d 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 80068b8:	4985      	ldr	r1, [pc, #532]	@ (8006ad0 <plotter_begin+0x680>)
 80068ba:	488c      	ldr	r0, [pc, #560]	@ (8006aec <plotter_begin+0x69c>)
 80068bc:	f7fa fe3c 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 80068c0:	497b      	ldr	r1, [pc, #492]	@ (8006ab0 <plotter_begin+0x660>)
 80068c2:	488b      	ldr	r0, [pc, #556]	@ (8006af0 <plotter_begin+0x6a0>)
 80068c4:	f7fa ffc2 	bl	800184c <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 80068c8:	4a8a      	ldr	r2, [pc, #552]	@ (8006af4 <plotter_begin+0x6a4>)
 80068ca:	4981      	ldr	r1, [pc, #516]	@ (8006ad0 <plotter_begin+0x680>)
 80068cc:	488a      	ldr	r0, [pc, #552]	@ (8006af8 <plotter_begin+0x6a8>)
 80068ce:	f7fa fec2 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 80068d2:	4a88      	ldr	r2, [pc, #544]	@ (8006af4 <plotter_begin+0x6a4>)
 80068d4:	4976      	ldr	r1, [pc, #472]	@ (8006ab0 <plotter_begin+0x660>)
 80068d6:	4889      	ldr	r0, [pc, #548]	@ (8006afc <plotter_begin+0x6ac>)
 80068d8:	f7fb f847 	bl	800196a <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 80068dc:	2302      	movs	r3, #2
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	eddf 0a87 	vldr	s1, [pc, #540]	@ 8006b00 <plotter_begin+0x6b0>
 80068e4:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8006b04 <plotter_begin+0x6b4>
 80068e8:	2364      	movs	r3, #100	@ 0x64
 80068ea:	4a87      	ldr	r2, [pc, #540]	@ (8006b08 <plotter_begin+0x6b8>)
 80068ec:	4987      	ldr	r1, [pc, #540]	@ (8006b0c <plotter_begin+0x6bc>)
 80068ee:	4888      	ldr	r0, [pc, #544]	@ (8006b10 <plotter_begin+0x6c0>)
 80068f0:	f7fa fb16 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 80068f4:	2105      	movs	r1, #5
 80068f6:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8006b14 <plotter_begin+0x6c4>
 80068fa:	4885      	ldr	r0, [pc, #532]	@ (8006b10 <plotter_begin+0x6c0>)
 80068fc:	f7fa fbc2 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 8006900:	4883      	ldr	r0, [pc, #524]	@ (8006b10 <plotter_begin+0x6c0>)
 8006902:	f7fa fb65 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006906:	eddf 0a84 	vldr	s1, [pc, #528]	@ 8006b18 <plotter_begin+0x6c8>
 800690a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800690e:	211f      	movs	r1, #31
 8006910:	4882      	ldr	r0, [pc, #520]	@ (8006b1c <plotter_begin+0x6cc>)
 8006912:	f7fb f8f1 	bl	8001af8 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006916:	eddf 0a80 	vldr	s1, [pc, #512]	@ 8006b18 <plotter_begin+0x6c8>
 800691a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800691e:	211f      	movs	r1, #31
 8006920:	487f      	ldr	r0, [pc, #508]	@ (8006b20 <plotter_begin+0x6d0>)
 8006922:	f7fb f8e9 	bl	8001af8 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006926:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8006b18 <plotter_begin+0x6c8>
 800692a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800692e:	211f      	movs	r1, #31
 8006930:	487c      	ldr	r0, [pc, #496]	@ (8006b24 <plotter_begin+0x6d4>)
 8006932:	f7fb f8e1 	bl	8001af8 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8006936:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8006b18 <plotter_begin+0x6c8>
 800693a:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 800693e:	211f      	movs	r1, #31
 8006940:	4879      	ldr	r0, [pc, #484]	@ (8006b28 <plotter_begin+0x6d8>)
 8006942:	f7fb f8d9 	bl	8001af8 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8006946:	4b5a      	ldr	r3, [pc, #360]	@ (8006ab0 <plotter_begin+0x660>)
 8006948:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800694c:	4610      	mov	r0, r2
 800694e:	4619      	mov	r1, r3
 8006950:	f7fa f900 	bl	8000b54 <__aeabi_d2f>
 8006954:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8006956:	4b56      	ldr	r3, [pc, #344]	@ (8006ab0 <plotter_begin+0x660>)
 8006958:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800695c:	4610      	mov	r0, r2
 800695e:	4619      	mov	r1, r3
 8006960:	f7fa f8f8 	bl	8000b54 <__aeabi_d2f>
 8006964:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 8006966:	4b52      	ldr	r3, [pc, #328]	@ (8006ab0 <plotter_begin+0x660>)
 8006968:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800696c:	4610      	mov	r0, r2
 800696e:	4619      	mov	r1, r3
 8006970:	f7fa f8f0 	bl	8000b54 <__aeabi_d2f>
 8006974:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8006976:	4b4e      	ldr	r3, [pc, #312]	@ (8006ab0 <plotter_begin+0x660>)
 8006978:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800697c:	4610      	mov	r0, r2
 800697e:	4619      	mov	r1, r3
 8006980:	f7fa f8e8 	bl	8000b54 <__aeabi_d2f>
 8006984:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 8006986:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab0 <plotter_begin+0x660>)
 8006988:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800698c:	4610      	mov	r0, r2
 800698e:	4619      	mov	r1, r3
 8006990:	f7fa f8e0 	bl	8000b54 <__aeabi_d2f>
 8006994:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 8006996:	4b46      	ldr	r3, [pc, #280]	@ (8006ab0 <plotter_begin+0x660>)
 8006998:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800699c:	4610      	mov	r0, r2
 800699e:	4619      	mov	r1, r3
 80069a0:	f7fa f8d8 	bl	8000b54 <__aeabi_d2f>
 80069a4:	4603      	mov	r3, r0
 80069a6:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80069aa:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 80069ae:	ee03 3a10 	vmov	s6, r3
 80069b2:	ee02 9a90 	vmov	s5, r9
 80069b6:	ee02 8a10 	vmov	s4, r8
 80069ba:	ee01 6a90 	vmov	s3, r6
 80069be:	ee01 5a10 	vmov	s2, r5
 80069c2:	ee00 4a90 	vmov	s1, r4
 80069c6:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8006b2c <plotter_begin+0x6dc>
 80069ca:	4859      	ldr	r0, [pc, #356]	@ (8006b30 <plotter_begin+0x6e0>)
 80069cc:	f7fb fa94 	bl	8001ef8 <MotorKalman_Init>

	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80069d0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ad0 <plotter_begin+0x680>)
 80069d2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069d6:	4610      	mov	r0, r2
 80069d8:	4619      	mov	r1, r3
 80069da:	f7fa f8bb 	bl	8000b54 <__aeabi_d2f>
 80069de:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80069e0:	4b3b      	ldr	r3, [pc, #236]	@ (8006ad0 <plotter_begin+0x680>)
 80069e2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80069e6:	4610      	mov	r0, r2
 80069e8:	4619      	mov	r1, r3
 80069ea:	f7fa f8b3 	bl	8000b54 <__aeabi_d2f>
 80069ee:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80069f0:	4b37      	ldr	r3, [pc, #220]	@ (8006ad0 <plotter_begin+0x680>)
 80069f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	f7fa f8ab 	bl	8000b54 <__aeabi_d2f>
 80069fe:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 8006a00:	4b33      	ldr	r3, [pc, #204]	@ (8006ad0 <plotter_begin+0x680>)
 8006a02:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8006a06:	4610      	mov	r0, r2
 8006a08:	4619      	mov	r1, r3
 8006a0a:	f7fa f8a3 	bl	8000b54 <__aeabi_d2f>
 8006a0e:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 8006a10:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad0 <plotter_begin+0x680>)
 8006a12:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8006a16:	4610      	mov	r0, r2
 8006a18:	4619      	mov	r1, r3
 8006a1a:	f7fa f89b 	bl	8000b54 <__aeabi_d2f>
 8006a1e:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.L, 1.0, 1.0);
 8006a20:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad0 <plotter_begin+0x680>)
 8006a22:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8006a26:	4610      	mov	r0, r2
 8006a28:	4619      	mov	r1, r3
 8006a2a:	f7fa f893 	bl	8000b54 <__aeabi_d2f>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8006a34:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8006a38:	ee03 3a10 	vmov	s6, r3
 8006a3c:	ee02 9a90 	vmov	s5, r9
 8006a40:	ee02 8a10 	vmov	s4, r8
 8006a44:	ee01 6a90 	vmov	s3, r6
 8006a48:	ee01 5a10 	vmov	s2, r5
 8006a4c:	ee00 4a90 	vmov	s1, r4
 8006a50:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 8006b2c <plotter_begin+0x6dc>
 8006a54:	4837      	ldr	r0, [pc, #220]	@ (8006b34 <plotter_begin+0x6e4>)
 8006a56:	f7fb fa4f 	bl	8001ef8 <MotorKalman_Init>

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8006a5a:	23c8      	movs	r3, #200	@ 0xc8
 8006a5c:	9301      	str	r3, [sp, #4]
 8006a5e:	2315      	movs	r3, #21
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	4b35      	ldr	r3, [pc, #212]	@ (8006b38 <plotter_begin+0x6e8>)
 8006a64:	4a35      	ldr	r2, [pc, #212]	@ (8006b3c <plotter_begin+0x6ec>)
 8006a66:	4936      	ldr	r1, [pc, #216]	@ (8006b40 <plotter_begin+0x6f0>)
 8006a68:	4836      	ldr	r0, [pc, #216]	@ (8006b44 <plotter_begin+0x6f4>)
 8006a6a:	f7fb f9dd 	bl	8001e28 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8006a6e:	4836      	ldr	r0, [pc, #216]	@ (8006b48 <plotter_begin+0x6f8>)
 8006a70:	f004 fdba 	bl	800b5e8 <HAL_TIM_Base_Start_IT>

	plotter_reset();
 8006a74:	f000 f86a 	bl	8006b4c <plotter_reset>
}
 8006a78:	bf00      	nop
 8006a7a:	3704      	adds	r7, #4
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	ecbd 8b02 	vpop	{d8}
 8006a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a86:	bf00      	nop
 8006a88:	20001b0c 	.word	0x20001b0c
 8006a8c:	20000484 	.word	0x20000484
 8006a90:	20001ca4 	.word	0x20001ca4
 8006a94:	20000390 	.word	0x20000390
 8006a98:	48000800 	.word	0x48000800
 8006a9c:	200003dc 	.word	0x200003dc
 8006aa0:	200018a8 	.word	0x200018a8
 8006aa4:	20000598 	.word	0x20000598
 8006aa8:	00000000 	.word	0x00000000
 8006aac:	44fa0000 	.word	0x44fa0000
 8006ab0:	20000080 	.word	0x20000080
 8006ab4:	42f00000 	.word	0x42f00000
 8006ab8:	2edbe6ff 	.word	0x2edbe6ff
 8006abc:	42960000 	.word	0x42960000
 8006ac0:	200004e0 	.word	0x200004e0
 8006ac4:	3727c5ac 	.word	0x3727c5ac
 8006ac8:	43160000 	.word	0x43160000
 8006acc:	20000508 	.word	0x20000508
 8006ad0:	20000000 	.word	0x20000000
 8006ad4:	437a0000 	.word	0x437a0000
 8006ad8:	3d4ccccd 	.word	0x3d4ccccd
 8006adc:	42c80000 	.word	0x42c80000
 8006ae0:	20000530 	.word	0x20000530
 8006ae4:	45ea6000 	.word	0x45ea6000
 8006ae8:	20000558 	.word	0x20000558
 8006aec:	2000058c 	.word	0x2000058c
 8006af0:	20000580 	.word	0x20000580
 8006af4:	20000100 	.word	0x20000100
 8006af8:	20000590 	.word	0x20000590
 8006afc:	20000584 	.word	0x20000584
 8006b00:	457ff000 	.word	0x457ff000
 8006b04:	40533333 	.word	0x40533333
 8006b08:	20001154 	.word	0x20001154
 8006b0c:	200001b8 	.word	0x200001b8
 8006b10:	200005b0 	.word	0x200005b0
 8006b14:	45000000 	.word	0x45000000
 8006b18:	447a0000 	.word	0x447a0000
 8006b1c:	20000a58 	.word	0x20000a58
 8006b20:	20000a4c 	.word	0x20000a4c
 8006b24:	20000a70 	.word	0x20000a70
 8006b28:	20000a64 	.word	0x20000a64
 8006b2c:	3a83126f 	.word	0x3a83126f
 8006b30:	20000a7c 	.word	0x20000a7c
 8006b34:	20000de8 	.word	0x20000de8
 8006b38:	200016f4 	.word	0x200016f4
 8006b3c:	20001d70 	.word	0x20001d70
 8006b40:	20001f08 	.word	0x20001f08
 8006b44:	2000121c 	.word	0x2000121c
 8006b48:	20001974 	.word	0x20001974

08006b4c <plotter_reset>:

void plotter_reset() {
 8006b4c:	b480      	push	{r7}
 8006b4e:	af00      	add	r7, sp, #0
	prismatic_encoder.diff_counts = 0;
 8006b50:	4b18      	ldr	r3, [pc, #96]	@ (8006bb4 <plotter_reset+0x68>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_encoder.rpm = 0;
 8006b56:	4b17      	ldr	r3, [pc, #92]	@ (8006bb4 <plotter_reset+0x68>)
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_encoder.pulses = 0;
 8006b5e:	4b15      	ldr	r3, [pc, #84]	@ (8006bb4 <plotter_reset+0x68>)
 8006b60:	2200      	movs	r2, #0
 8006b62:	639a      	str	r2, [r3, #56]	@ 0x38
	prismatic_encoder.revs = 0;
 8006b64:	4b13      	ldr	r3, [pc, #76]	@ (8006bb4 <plotter_reset+0x68>)
 8006b66:	f04f 0200 	mov.w	r2, #0
 8006b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	prismatic_encoder.rads = 0;
 8006b6c:	4b11      	ldr	r3, [pc, #68]	@ (8006bb4 <plotter_reset+0x68>)
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	641a      	str	r2, [r3, #64]	@ 0x40
	prismatic_encoder.mm = 0;
 8006b74:	4b0f      	ldr	r3, [pc, #60]	@ (8006bb4 <plotter_reset+0x68>)
 8006b76:	f04f 0200 	mov.w	r2, #0
 8006b7a:	649a      	str	r2, [r3, #72]	@ 0x48

	revolute_encoder.diff_counts = 0;
 8006b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006bb8 <plotter_reset+0x6c>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_encoder.rpm = 0;
 8006b82:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb8 <plotter_reset+0x6c>)
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_encoder.pulses = 0;
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb8 <plotter_reset+0x6c>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	639a      	str	r2, [r3, #56]	@ 0x38
	revolute_encoder.revs = 0;
 8006b90:	4b09      	ldr	r3, [pc, #36]	@ (8006bb8 <plotter_reset+0x6c>)
 8006b92:	f04f 0200 	mov.w	r2, #0
 8006b96:	63da      	str	r2, [r3, #60]	@ 0x3c
	revolute_encoder.rads = 0;
 8006b98:	4b07      	ldr	r3, [pc, #28]	@ (8006bb8 <plotter_reset+0x6c>)
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	641a      	str	r2, [r3, #64]	@ 0x40
	revolute_encoder.mm = 0;
 8006ba0:	4b05      	ldr	r3, [pc, #20]	@ (8006bb8 <plotter_reset+0x6c>)
 8006ba2:	f04f 0200 	mov.w	r2, #0
 8006ba6:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8006ba8:	bf00      	nop
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	20000428 	.word	0x20000428
 8006bb8:	20000484 	.word	0x20000484

08006bbc <plotter_update_sensors>:

void plotter_update_sensors() {
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 8006bc0:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8006cac <plotter_update_sensors+0xf0>
 8006bc4:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8006cb0 <plotter_update_sensors+0xf4>
 8006bc8:	2106      	movs	r1, #6
 8006bca:	483a      	ldr	r0, [pc, #232]	@ (8006cb4 <plotter_update_sensors+0xf8>)
 8006bcc:	f7fa fa84 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8006bd0:	eef0 7a40 	vmov.f32	s15, s0
 8006bd4:	4b38      	ldr	r3, [pc, #224]	@ (8006cb8 <plotter_update_sensors+0xfc>)
 8006bd6:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8006bda:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8006cac <plotter_update_sensors+0xf0>
 8006bde:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8006cb0 <plotter_update_sensors+0xf4>
 8006be2:	2107      	movs	r1, #7
 8006be4:	4833      	ldr	r0, [pc, #204]	@ (8006cb4 <plotter_update_sensors+0xf8>)
 8006be6:	f7fa fa77 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8006bea:	eef0 7a40 	vmov.f32	s15, s0
 8006bee:	4b33      	ldr	r3, [pc, #204]	@ (8006cbc <plotter_update_sensors+0x100>)
 8006bf0:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 8006bf4:	2180      	movs	r1, #128	@ 0x80
 8006bf6:	4832      	ldr	r0, [pc, #200]	@ (8006cc0 <plotter_update_sensors+0x104>)
 8006bf8:	f003 fbaa 	bl	800a350 <HAL_GPIO_ReadPin>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	bf0c      	ite	eq
 8006c02:	2301      	moveq	r3, #1
 8006c04:	2300      	movne	r3, #0
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc4 <plotter_update_sensors+0x108>)
 8006c0c:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 8006c0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006c12:	482d      	ldr	r0, [pc, #180]	@ (8006cc8 <plotter_update_sensors+0x10c>)
 8006c14:	f003 fb9c 	bl	800a350 <HAL_GPIO_ReadPin>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	bf0c      	ite	eq
 8006c1e:	2301      	moveq	r3, #1
 8006c20:	2300      	movne	r3, #0
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	461a      	mov	r2, r3
 8006c26:	4b29      	ldr	r3, [pc, #164]	@ (8006ccc <plotter_update_sensors+0x110>)
 8006c28:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 8006c2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006c2e:	4826      	ldr	r0, [pc, #152]	@ (8006cc8 <plotter_update_sensors+0x10c>)
 8006c30:	f003 fb8e 	bl	800a350 <HAL_GPIO_ReadPin>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	bf0c      	ite	eq
 8006c3a:	2301      	moveq	r3, #1
 8006c3c:	2300      	movne	r3, #0
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	4b23      	ldr	r3, [pc, #140]	@ (8006cd0 <plotter_update_sensors+0x114>)
 8006c44:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 8006c46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006c4a:	481f      	ldr	r0, [pc, #124]	@ (8006cc8 <plotter_update_sensors+0x10c>)
 8006c4c:	f003 fb80 	bl	800a350 <HAL_GPIO_ReadPin>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	bf0c      	ite	eq
 8006c56:	2301      	moveq	r3, #1
 8006c58:	2300      	movne	r3, #0
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd4 <plotter_update_sensors+0x118>)
 8006c60:	601a      	str	r2, [r3, #0]

	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8006c62:	2104      	movs	r1, #4
 8006c64:	4816      	ldr	r0, [pc, #88]	@ (8006cc0 <plotter_update_sensors+0x104>)
 8006c66:	f003 fb73 	bl	800a350 <HAL_GPIO_ReadPin>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8006cd8 <plotter_update_sensors+0x11c>)
 8006c70:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8006c72:	2102      	movs	r1, #2
 8006c74:	4812      	ldr	r0, [pc, #72]	@ (8006cc0 <plotter_update_sensors+0x104>)
 8006c76:	f003 fb6b 	bl	800a350 <HAL_GPIO_ReadPin>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	4b17      	ldr	r3, [pc, #92]	@ (8006cdc <plotter_update_sensors+0x120>)
 8006c80:	601a      	str	r2, [r3, #0]

	if (up_lim) {
 8006c82:	4b15      	ldr	r3, [pc, #84]	@ (8006cd8 <plotter_update_sensors+0x11c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <plotter_update_sensors+0xd6>
		servo_state = PEN_UP;
 8006c8a:	4b15      	ldr	r3, [pc, #84]	@ (8006ce0 <plotter_update_sensors+0x124>)
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	701a      	strb	r2, [r3, #0]
//	}
//
//	if (prox) {
//		revolute_state = RP_AT_HOME_POSITION;
//	}
}
 8006c90:	e00a      	b.n	8006ca8 <plotter_update_sensors+0xec>
	} else if (low_lim) {
 8006c92:	4b12      	ldr	r3, [pc, #72]	@ (8006cdc <plotter_update_sensors+0x120>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <plotter_update_sensors+0xe6>
		servo_state = PEN_DOWN;
 8006c9a:	4b11      	ldr	r3, [pc, #68]	@ (8006ce0 <plotter_update_sensors+0x124>)
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	701a      	strb	r2, [r3, #0]
}
 8006ca0:	e002      	b.n	8006ca8 <plotter_update_sensors+0xec>
		servo_state = PEN_IDLE;
 8006ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce0 <plotter_update_sensors+0x124>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	701a      	strb	r2, [r3, #0]
}
 8006ca8:	bf00      	nop
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	42480000 	.word	0x42480000
 8006cb0:	c2480000 	.word	0xc2480000
 8006cb4:	200005b0 	.word	0x200005b0
 8006cb8:	20001884 	.word	0x20001884
 8006cbc:	20001888 	.word	0x20001888
 8006cc0:	48000400 	.word	0x48000400
 8006cc4:	20001894 	.word	0x20001894
 8006cc8:	48000800 	.word	0x48000800
 8006ccc:	20001898 	.word	0x20001898
 8006cd0:	2000189c 	.word	0x2000189c
 8006cd4:	200018a0 	.word	0x200018a0
 8006cd8:	2000188c 	.word	0x2000188c
 8006cdc:	20001890 	.word	0x20001890
 8006ce0:	2000038c 	.word	0x2000038c

08006ce4 <plotter_pen_up>:

void plotter_pen_up() {
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8006ce8:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8006cec:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8006cfc <plotter_pen_up+0x18>
 8006cf0:	4803      	ldr	r0, [pc, #12]	@ (8006d00 <plotter_pen_up+0x1c>)
 8006cf2:	f7fc fb37 	bl	8003364 <PWM_write_duty>
}
 8006cf6:	bf00      	nop
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	42480000 	.word	0x42480000
 8006d00:	20000598 	.word	0x20000598

08006d04 <plotter_pen_down>:

void plotter_pen_down() {
 8006d04:	b580      	push	{r7, lr}
 8006d06:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 12);
 8006d08:	eef2 0a08 	vmov.f32	s1, #40	@ 0x41400000  12.0
 8006d0c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8006d1c <plotter_pen_down+0x18>
 8006d10:	4803      	ldr	r0, [pc, #12]	@ (8006d20 <plotter_pen_down+0x1c>)
 8006d12:	f7fc fb27 	bl	8003364 <PWM_write_duty>
}
 8006d16:	bf00      	nop
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	42480000 	.word	0x42480000
 8006d20:	20000598 	.word	0x20000598

08006d24 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	78fa      	ldrb	r2, [r7, #3]
 8006d34:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006d3c:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006d44:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f04f 0200 	mov.w	r2, #0
 8006d4c:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f04f 0200 	mov.w	r2, #0
 8006d5c:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f04f 0200 	mov.w	r2, #0
 8006d64:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd8 <SIGNAL_init+0xb4>)
 8006d6a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006d72:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	2b03      	cmp	r3, #3
 8006d78:	d828      	bhi.n	8006dcc <SIGNAL_init+0xa8>
 8006d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d80 <SIGNAL_init+0x5c>)
 8006d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d80:	08006dcb 	.word	0x08006dcb
 8006d84:	08006d91 	.word	0x08006d91
 8006d88:	08006daf 	.word	0x08006daf
 8006d8c:	08006db9 	.word	0x08006db9
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006d9c:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a0e      	ldr	r2, [pc, #56]	@ (8006ddc <SIGNAL_init+0xb8>)
 8006da2:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006daa:	621a      	str	r2, [r3, #32]
            break;
 8006dac:	e00e      	b.n	8006dcc <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8006db4:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8006db6:	e009      	b.n	8006dcc <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f04f 0200 	mov.w	r2, #0
 8006dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006dc6:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8006dc8:	e000      	b.n	8006dcc <SIGNAL_init+0xa8>
            break;
 8006dca:	bf00      	nop
    }
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	bf800000 	.word	0xbf800000
 8006ddc:	41200000 	.word	0x41200000

08006de0 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8006de0:	b480      	push	{r7}
 8006de2:	b089      	sub	sp, #36	@ 0x24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	61f8      	str	r0, [r7, #28]
 8006de8:	ed87 0a06 	vstr	s0, [r7, #24]
 8006dec:	edc7 0a05 	vstr	s1, [r7, #20]
 8006df0:	ed87 1a04 	vstr	s2, [r7, #16]
 8006df4:	edc7 1a03 	vstr	s3, [r7, #12]
 8006df8:	ed87 2a02 	vstr	s4, [r7, #8]
 8006dfc:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	2200      	movs	r2, #0
 8006e04:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	69ba      	ldr	r2, [r7, #24]
 8006e0a:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006e2a:	bf00      	nop
 8006e2c:	3724      	adds	r7, #36	@ 0x24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8006e36:	b480      	push	{r7}
 8006e38:	b089      	sub	sp, #36	@ 0x24
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	61f8      	str	r0, [r7, #28]
 8006e3e:	ed87 0a06 	vstr	s0, [r7, #24]
 8006e42:	edc7 0a05 	vstr	s1, [r7, #20]
 8006e46:	ed87 1a04 	vstr	s2, [r7, #16]
 8006e4a:	edc7 1a03 	vstr	s3, [r7, #12]
 8006e4e:	ed87 2a02 	vstr	s4, [r7, #8]
 8006e52:	edc7 2a01 	vstr	s5, [r7, #4]
 8006e56:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006e8a:	bf00      	nop
 8006e8c:	3724      	adds	r7, #36	@ 0x24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
	...

08006e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8006edc <HAL_MspInit+0x44>)
 8006ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8006edc <HAL_MspInit+0x44>)
 8006ea4:	f043 0301 	orr.w	r3, r3, #1
 8006ea8:	6613      	str	r3, [r2, #96]	@ 0x60
 8006eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8006edc <HAL_MspInit+0x44>)
 8006eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eae:	f003 0301 	and.w	r3, r3, #1
 8006eb2:	607b      	str	r3, [r7, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006eb6:	4b09      	ldr	r3, [pc, #36]	@ (8006edc <HAL_MspInit+0x44>)
 8006eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eba:	4a08      	ldr	r2, [pc, #32]	@ (8006edc <HAL_MspInit+0x44>)
 8006ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ec0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ec2:	4b06      	ldr	r3, [pc, #24]	@ (8006edc <HAL_MspInit+0x44>)
 8006ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8006ece:	f003 fb2b 	bl	800a528 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ed2:	bf00      	nop
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	40021000 	.word	0x40021000

08006ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006ee4:	bf00      	nop
 8006ee6:	e7fd      	b.n	8006ee4 <NMI_Handler+0x4>

08006ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006eec:	bf00      	nop
 8006eee:	e7fd      	b.n	8006eec <HardFault_Handler+0x4>

08006ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006ef4:	bf00      	nop
 8006ef6:	e7fd      	b.n	8006ef4 <MemManage_Handler+0x4>

08006ef8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006efc:	bf00      	nop
 8006efe:	e7fd      	b.n	8006efc <BusFault_Handler+0x4>

08006f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006f00:	b480      	push	{r7}
 8006f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <UsageFault_Handler+0x4>

08006f08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006f0c:	bf00      	nop
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006f16:	b480      	push	{r7}
 8006f18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006f1a:	bf00      	nop
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006f24:	b480      	push	{r7}
 8006f26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006f28:	bf00      	nop
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006f36:	f000 ffb1 	bl	8007e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006f3a:	bf00      	nop
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UPPER_PHOTO_Pin);
 8006f42:	2001      	movs	r0, #1
 8006f44:	f003 fa34 	bl	800a3b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8006f48:	bf00      	nop
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMER_Pin);
 8006f50:	2010      	movs	r0, #16
 8006f52:	f003 fa2d 	bl	800a3b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8006f56:	bf00      	nop
 8006f58:	bd80      	pop	{r7, pc}
	...

08006f5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006f60:	4802      	ldr	r0, [pc, #8]	@ (8006f6c <DMA1_Channel1_IRQHandler+0x10>)
 8006f62:	f002 ff24 	bl	8009dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006f66:	bf00      	nop
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20000224 	.word	0x20000224

08006f70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8006f74:	4802      	ldr	r0, [pc, #8]	@ (8006f80 <DMA1_Channel2_IRQHandler+0x10>)
 8006f76:	f002 ff1a 	bl	8009dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006f7a:	bf00      	nop
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	20002094 	.word	0x20002094

08006f84 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8006f88:	4802      	ldr	r0, [pc, #8]	@ (8006f94 <DMA1_Channel3_IRQHandler+0x10>)
 8006f8a:	f002 ff10 	bl	8009dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8006f8e:	bf00      	nop
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	200020f4 	.word	0x200020f4

08006f98 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8006f9c:	4802      	ldr	r0, [pc, #8]	@ (8006fa8 <DMA1_Channel4_IRQHandler+0x10>)
 8006f9e:	f002 ff06 	bl	8009dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006fa2:	bf00      	nop
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20001fd4 	.word	0x20001fd4

08006fac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8006fb0:	4802      	ldr	r0, [pc, #8]	@ (8006fbc <DMA1_Channel5_IRQHandler+0x10>)
 8006fb2:	f002 fefc 	bl	8009dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006fb6:	bf00      	nop
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	20002034 	.word	0x20002034

08006fc0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PROX_Pin);
 8006fc4:	2040      	movs	r0, #64	@ 0x40
 8006fc6:	f003 f9f3 	bl	800a3b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006fca:	bf00      	nop
 8006fcc:	bd80      	pop	{r7, pc}
	...

08006fd0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006fd4:	4803      	ldr	r0, [pc, #12]	@ (8006fe4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8006fd6:	f004 ff2d 	bl	800be34 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8006fda:	4803      	ldr	r0, [pc, #12]	@ (8006fe8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8006fdc:	f004 ff2a 	bl	800be34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006fe0:	bf00      	nop
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	200018a8 	.word	0x200018a8
 8006fe8:	20001d70 	.word	0x20001d70

08006fec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006ff0:	4802      	ldr	r0, [pc, #8]	@ (8006ffc <TIM2_IRQHandler+0x10>)
 8006ff2:	f004 ff1f 	bl	800be34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006ff6:	bf00      	nop
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20001974 	.word	0x20001974

08007000 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007004:	4802      	ldr	r0, [pc, #8]	@ (8007010 <TIM3_IRQHandler+0x10>)
 8007006:	f004 ff15 	bl	800be34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800700a:	bf00      	nop
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	20001a40 	.word	0x20001a40

08007014 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007018:	4802      	ldr	r0, [pc, #8]	@ (8007024 <TIM4_IRQHandler+0x10>)
 800701a:	f004 ff0b 	bl	800be34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800701e:	bf00      	nop
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20001b0c 	.word	0x20001b0c

08007028 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800702c:	4802      	ldr	r0, [pc, #8]	@ (8007038 <USART2_IRQHandler+0x10>)
 800702e:	f006 fc55 	bl	800d8dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007032:	bf00      	nop
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	20001f08 	.word	0x20001f08

0800703c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LOWER_PHOTO_Pin);
 8007040:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007044:	f003 f9b4 	bl	800a3b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8007048:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800704c:	f003 f9b0 	bl	800a3b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007050:	bf00      	nop
 8007052:	bd80      	pop	{r7, pc}

08007054 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8007058:	4802      	ldr	r0, [pc, #8]	@ (8007064 <LPUART1_IRQHandler+0x10>)
 800705a:	f006 fc3f 	bl	800d8dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800705e:	bf00      	nop
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20001e3c 	.word	0x20001e3c

08007068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007070:	4a14      	ldr	r2, [pc, #80]	@ (80070c4 <_sbrk+0x5c>)
 8007072:	4b15      	ldr	r3, [pc, #84]	@ (80070c8 <_sbrk+0x60>)
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800707c:	4b13      	ldr	r3, [pc, #76]	@ (80070cc <_sbrk+0x64>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d102      	bne.n	800708a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007084:	4b11      	ldr	r3, [pc, #68]	@ (80070cc <_sbrk+0x64>)
 8007086:	4a12      	ldr	r2, [pc, #72]	@ (80070d0 <_sbrk+0x68>)
 8007088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800708a:	4b10      	ldr	r3, [pc, #64]	@ (80070cc <_sbrk+0x64>)
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4413      	add	r3, r2
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	429a      	cmp	r2, r3
 8007096:	d207      	bcs.n	80070a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007098:	f008 fab2 	bl	800f600 <__errno>
 800709c:	4603      	mov	r3, r0
 800709e:	220c      	movs	r2, #12
 80070a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80070a2:	f04f 33ff 	mov.w	r3, #4294967295
 80070a6:	e009      	b.n	80070bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80070a8:	4b08      	ldr	r3, [pc, #32]	@ (80070cc <_sbrk+0x64>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80070ae:	4b07      	ldr	r3, [pc, #28]	@ (80070cc <_sbrk+0x64>)
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4413      	add	r3, r2
 80070b6:	4a05      	ldr	r2, [pc, #20]	@ (80070cc <_sbrk+0x64>)
 80070b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80070ba:	68fb      	ldr	r3, [r7, #12]
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	20020000 	.word	0x20020000
 80070c8:	00000400 	.word	0x00000400
 80070cc:	200018a4 	.word	0x200018a4
 80070d0:	200022a0 	.word	0x200022a0

080070d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80070d4:	b480      	push	{r7}
 80070d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80070d8:	4b06      	ldr	r3, [pc, #24]	@ (80070f4 <SystemInit+0x20>)
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070de:	4a05      	ldr	r2, [pc, #20]	@ (80070f4 <SystemInit+0x20>)
 80070e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80070e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80070e8:	bf00      	nop
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	e000ed00 	.word	0xe000ed00

080070f8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b098      	sub	sp, #96	@ 0x60
 80070fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80070fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007102:	2200      	movs	r2, #0
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	605a      	str	r2, [r3, #4]
 8007108:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800710a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	605a      	str	r2, [r3, #4]
 8007114:	609a      	str	r2, [r3, #8]
 8007116:	60da      	str	r2, [r3, #12]
 8007118:	611a      	str	r2, [r3, #16]
 800711a:	615a      	str	r2, [r3, #20]
 800711c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800711e:	1d3b      	adds	r3, r7, #4
 8007120:	2234      	movs	r2, #52	@ 0x34
 8007122:	2100      	movs	r1, #0
 8007124:	4618      	mov	r0, r3
 8007126:	f008 fa53 	bl	800f5d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800712a:	4b3b      	ldr	r3, [pc, #236]	@ (8007218 <MX_TIM1_Init+0x120>)
 800712c:	4a3b      	ldr	r2, [pc, #236]	@ (800721c <MX_TIM1_Init+0x124>)
 800712e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8007130:	4b39      	ldr	r3, [pc, #228]	@ (8007218 <MX_TIM1_Init+0x120>)
 8007132:	2200      	movs	r2, #0
 8007134:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007136:	4b38      	ldr	r3, [pc, #224]	@ (8007218 <MX_TIM1_Init+0x120>)
 8007138:	2200      	movs	r2, #0
 800713a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800713c:	4b36      	ldr	r3, [pc, #216]	@ (8007218 <MX_TIM1_Init+0x120>)
 800713e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007142:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007144:	4b34      	ldr	r3, [pc, #208]	@ (8007218 <MX_TIM1_Init+0x120>)
 8007146:	2200      	movs	r2, #0
 8007148:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800714a:	4b33      	ldr	r3, [pc, #204]	@ (8007218 <MX_TIM1_Init+0x120>)
 800714c:	2200      	movs	r2, #0
 800714e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007150:	4b31      	ldr	r3, [pc, #196]	@ (8007218 <MX_TIM1_Init+0x120>)
 8007152:	2200      	movs	r2, #0
 8007154:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007156:	4830      	ldr	r0, [pc, #192]	@ (8007218 <MX_TIM1_Init+0x120>)
 8007158:	f004 fabe 	bl	800b6d8 <HAL_TIM_PWM_Init>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d001      	beq.n	8007166 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007162:	f7ff f96f 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007166:	2300      	movs	r3, #0
 8007168:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800716a:	2300      	movs	r3, #0
 800716c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800716e:	2300      	movs	r3, #0
 8007170:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007172:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007176:	4619      	mov	r1, r3
 8007178:	4827      	ldr	r0, [pc, #156]	@ (8007218 <MX_TIM1_Init+0x120>)
 800717a:	f006 f8cf 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d001      	beq.n	8007188 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007184:	f7ff f95e 	bl	8006444 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007188:	2360      	movs	r3, #96	@ 0x60
 800718a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007190:	2300      	movs	r3, #0
 8007192:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007194:	2300      	movs	r3, #0
 8007196:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007198:	2300      	movs	r3, #0
 800719a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800719c:	2300      	movs	r3, #0
 800719e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80071a0:	2300      	movs	r3, #0
 80071a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80071a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80071a8:	220c      	movs	r2, #12
 80071aa:	4619      	mov	r1, r3
 80071ac:	481a      	ldr	r0, [pc, #104]	@ (8007218 <MX_TIM1_Init+0x120>)
 80071ae:	f004 ffbb 	bl	800c128 <HAL_TIM_PWM_ConfigChannel>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d001      	beq.n	80071bc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80071b8:	f7ff f944 	bl	8006444 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80071bc:	2300      	movs	r3, #0
 80071be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80071c0:	2300      	movs	r3, #0
 80071c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80071c4:	2300      	movs	r3, #0
 80071c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80071c8:	2300      	movs	r3, #0
 80071ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80071cc:	2300      	movs	r3, #0
 80071ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80071d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80071d6:	2300      	movs	r3, #0
 80071d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80071da:	2300      	movs	r3, #0
 80071dc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80071de:	2300      	movs	r3, #0
 80071e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80071e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80071e8:	2300      	movs	r3, #0
 80071ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80071ec:	2300      	movs	r3, #0
 80071ee:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80071f0:	2300      	movs	r3, #0
 80071f2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80071f4:	1d3b      	adds	r3, r7, #4
 80071f6:	4619      	mov	r1, r3
 80071f8:	4807      	ldr	r0, [pc, #28]	@ (8007218 <MX_TIM1_Init+0x120>)
 80071fa:	f006 f925 	bl	800d448 <HAL_TIMEx_ConfigBreakDeadTime>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8007204:	f7ff f91e 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007208:	4803      	ldr	r0, [pc, #12]	@ (8007218 <MX_TIM1_Init+0x120>)
 800720a:	f000 fb77 	bl	80078fc <HAL_TIM_MspPostInit>

}
 800720e:	bf00      	nop
 8007210:	3760      	adds	r7, #96	@ 0x60
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	200018a8 	.word	0x200018a8
 800721c:	40012c00 	.word	0x40012c00

08007220 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007226:	f107 0310 	add.w	r3, r7, #16
 800722a:	2200      	movs	r2, #0
 800722c:	601a      	str	r2, [r3, #0]
 800722e:	605a      	str	r2, [r3, #4]
 8007230:	609a      	str	r2, [r3, #8]
 8007232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007234:	1d3b      	adds	r3, r7, #4
 8007236:	2200      	movs	r2, #0
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	605a      	str	r2, [r3, #4]
 800723c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800723e:	4b1e      	ldr	r3, [pc, #120]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007240:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007244:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8007246:	4b1c      	ldr	r3, [pc, #112]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007248:	22a9      	movs	r2, #169	@ 0xa9
 800724a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800724c:	4b1a      	ldr	r3, [pc, #104]	@ (80072b8 <MX_TIM2_Init+0x98>)
 800724e:	2200      	movs	r2, #0
 8007250:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007252:	4b19      	ldr	r3, [pc, #100]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007254:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007258:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800725a:	4b17      	ldr	r3, [pc, #92]	@ (80072b8 <MX_TIM2_Init+0x98>)
 800725c:	2200      	movs	r2, #0
 800725e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007260:	4b15      	ldr	r3, [pc, #84]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007262:	2200      	movs	r2, #0
 8007264:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007266:	4814      	ldr	r0, [pc, #80]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007268:	f004 f8ea 	bl	800b440 <HAL_TIM_Base_Init>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8007272:	f7ff f8e7 	bl	8006444 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007276:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800727a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800727c:	f107 0310 	add.w	r3, r7, #16
 8007280:	4619      	mov	r1, r3
 8007282:	480d      	ldr	r0, [pc, #52]	@ (80072b8 <MX_TIM2_Init+0x98>)
 8007284:	f005 f864 	bl	800c350 <HAL_TIM_ConfigClockSource>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800728e:	f7ff f8d9 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007292:	2300      	movs	r3, #0
 8007294:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007296:	2300      	movs	r3, #0
 8007298:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800729a:	1d3b      	adds	r3, r7, #4
 800729c:	4619      	mov	r1, r3
 800729e:	4806      	ldr	r0, [pc, #24]	@ (80072b8 <MX_TIM2_Init+0x98>)
 80072a0:	f006 f83c 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d001      	beq.n	80072ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80072aa:	f7ff f8cb 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80072ae:	bf00      	nop
 80072b0:	3720      	adds	r7, #32
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	20001974 	.word	0x20001974

080072bc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b08c      	sub	sp, #48	@ 0x30
 80072c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80072c2:	f107 030c 	add.w	r3, r7, #12
 80072c6:	2224      	movs	r2, #36	@ 0x24
 80072c8:	2100      	movs	r1, #0
 80072ca:	4618      	mov	r0, r3
 80072cc:	f008 f980 	bl	800f5d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072d0:	463b      	mov	r3, r7
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	605a      	str	r2, [r3, #4]
 80072d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80072da:	4b21      	ldr	r3, [pc, #132]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072dc:	4a21      	ldr	r2, [pc, #132]	@ (8007364 <MX_TIM3_Init+0xa8>)
 80072de:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80072e0:	4b1f      	ldr	r3, [pc, #124]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80072e6:	4b1e      	ldr	r3, [pc, #120]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80072ec:	4b1c      	ldr	r3, [pc, #112]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80072f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80072f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072f6:	2200      	movs	r2, #0
 80072f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80072fa:	4b19      	ldr	r3, [pc, #100]	@ (8007360 <MX_TIM3_Init+0xa4>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007300:	2303      	movs	r3, #3
 8007302:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007304:	2300      	movs	r3, #0
 8007306:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007308:	2301      	movs	r3, #1
 800730a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800730c:	2300      	movs	r3, #0
 800730e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007310:	2300      	movs	r3, #0
 8007312:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007314:	2300      	movs	r3, #0
 8007316:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007318:	2301      	movs	r3, #1
 800731a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800731c:	2300      	movs	r3, #0
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007320:	2300      	movs	r3, #0
 8007322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007324:	f107 030c 	add.w	r3, r7, #12
 8007328:	4619      	mov	r1, r3
 800732a:	480d      	ldr	r0, [pc, #52]	@ (8007360 <MX_TIM3_Init+0xa4>)
 800732c:	f004 fc40 	bl	800bbb0 <HAL_TIM_Encoder_Init>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8007336:	f7ff f885 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800733a:	2300      	movs	r3, #0
 800733c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800733e:	2300      	movs	r3, #0
 8007340:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007342:	463b      	mov	r3, r7
 8007344:	4619      	mov	r1, r3
 8007346:	4806      	ldr	r0, [pc, #24]	@ (8007360 <MX_TIM3_Init+0xa4>)
 8007348:	f005 ffe8 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8007352:	f7ff f877 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007356:	bf00      	nop
 8007358:	3730      	adds	r7, #48	@ 0x30
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	20001a40 	.word	0x20001a40
 8007364:	40000400 	.word	0x40000400

08007368 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08c      	sub	sp, #48	@ 0x30
 800736c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800736e:	f107 030c 	add.w	r3, r7, #12
 8007372:	2224      	movs	r2, #36	@ 0x24
 8007374:	2100      	movs	r1, #0
 8007376:	4618      	mov	r0, r3
 8007378:	f008 f92a 	bl	800f5d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800737c:	463b      	mov	r3, r7
 800737e:	2200      	movs	r2, #0
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	605a      	str	r2, [r3, #4]
 8007384:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007386:	4b21      	ldr	r3, [pc, #132]	@ (800740c <MX_TIM4_Init+0xa4>)
 8007388:	4a21      	ldr	r2, [pc, #132]	@ (8007410 <MX_TIM4_Init+0xa8>)
 800738a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800738c:	4b1f      	ldr	r3, [pc, #124]	@ (800740c <MX_TIM4_Init+0xa4>)
 800738e:	2200      	movs	r2, #0
 8007390:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007392:	4b1e      	ldr	r3, [pc, #120]	@ (800740c <MX_TIM4_Init+0xa4>)
 8007394:	2200      	movs	r2, #0
 8007396:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007398:	4b1c      	ldr	r3, [pc, #112]	@ (800740c <MX_TIM4_Init+0xa4>)
 800739a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800739e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80073a0:	4b1a      	ldr	r3, [pc, #104]	@ (800740c <MX_TIM4_Init+0xa4>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80073a6:	4b19      	ldr	r3, [pc, #100]	@ (800740c <MX_TIM4_Init+0xa4>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80073ac:	2303      	movs	r3, #3
 80073ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80073b0:	2300      	movs	r3, #0
 80073b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80073b4:	2301      	movs	r3, #1
 80073b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80073b8:	2300      	movs	r3, #0
 80073ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80073bc:	2300      	movs	r3, #0
 80073be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80073c0:	2300      	movs	r3, #0
 80073c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80073c4:	2301      	movs	r3, #1
 80073c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80073c8:	2300      	movs	r3, #0
 80073ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80073cc:	2300      	movs	r3, #0
 80073ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80073d0:	f107 030c 	add.w	r3, r7, #12
 80073d4:	4619      	mov	r1, r3
 80073d6:	480d      	ldr	r0, [pc, #52]	@ (800740c <MX_TIM4_Init+0xa4>)
 80073d8:	f004 fbea 	bl	800bbb0 <HAL_TIM_Encoder_Init>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80073e2:	f7ff f82f 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80073e6:	2300      	movs	r3, #0
 80073e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80073ea:	2300      	movs	r3, #0
 80073ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80073ee:	463b      	mov	r3, r7
 80073f0:	4619      	mov	r1, r3
 80073f2:	4806      	ldr	r0, [pc, #24]	@ (800740c <MX_TIM4_Init+0xa4>)
 80073f4:	f005 ff92 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80073fe:	f7ff f821 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8007402:	bf00      	nop
 8007404:	3730      	adds	r7, #48	@ 0x30
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20001b0c 	.word	0x20001b0c
 8007410:	40000800 	.word	0x40000800

08007414 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b08c      	sub	sp, #48	@ 0x30
 8007418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800741a:	f107 030c 	add.w	r3, r7, #12
 800741e:	2224      	movs	r2, #36	@ 0x24
 8007420:	2100      	movs	r1, #0
 8007422:	4618      	mov	r0, r3
 8007424:	f008 f8d4 	bl	800f5d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007428:	463b      	mov	r3, r7
 800742a:	2200      	movs	r2, #0
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	605a      	str	r2, [r3, #4]
 8007430:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007432:	4b21      	ldr	r3, [pc, #132]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 8007434:	4a21      	ldr	r2, [pc, #132]	@ (80074bc <MX_TIM5_Init+0xa8>)
 8007436:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007438:	4b1f      	ldr	r3, [pc, #124]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 800743a:	2200      	movs	r2, #0
 800743c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800743e:	4b1e      	ldr	r3, [pc, #120]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 8007440:	2200      	movs	r2, #0
 8007442:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8007444:	4b1c      	ldr	r3, [pc, #112]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 8007446:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800744a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800744c:	4b1a      	ldr	r3, [pc, #104]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 800744e:	2200      	movs	r2, #0
 8007450:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007452:	4b19      	ldr	r3, [pc, #100]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 8007454:	2200      	movs	r2, #0
 8007456:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007458:	2303      	movs	r3, #3
 800745a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800745c:	2300      	movs	r3, #0
 800745e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007460:	2301      	movs	r3, #1
 8007462:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007464:	2300      	movs	r3, #0
 8007466:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007468:	2300      	movs	r3, #0
 800746a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800746c:	2300      	movs	r3, #0
 800746e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007470:	2301      	movs	r3, #1
 8007472:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007474:	2300      	movs	r3, #0
 8007476:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007478:	2300      	movs	r3, #0
 800747a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800747c:	f107 030c 	add.w	r3, r7, #12
 8007480:	4619      	mov	r1, r3
 8007482:	480d      	ldr	r0, [pc, #52]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 8007484:	f004 fb94 	bl	800bbb0 <HAL_TIM_Encoder_Init>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d001      	beq.n	8007492 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800748e:	f7fe ffd9 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007492:	2300      	movs	r3, #0
 8007494:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007496:	2300      	movs	r3, #0
 8007498:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800749a:	463b      	mov	r3, r7
 800749c:	4619      	mov	r1, r3
 800749e:	4806      	ldr	r0, [pc, #24]	@ (80074b8 <MX_TIM5_Init+0xa4>)
 80074a0:	f005 ff3c 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d001      	beq.n	80074ae <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80074aa:	f7fe ffcb 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80074ae:	bf00      	nop
 80074b0:	3730      	adds	r7, #48	@ 0x30
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	20001bd8 	.word	0x20001bd8
 80074bc:	40000c00 	.word	0x40000c00

080074c0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b09c      	sub	sp, #112	@ 0x70
 80074c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80074c6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80074ca:	2200      	movs	r2, #0
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	605a      	str	r2, [r3, #4]
 80074d0:	609a      	str	r2, [r3, #8]
 80074d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]
 80074dc:	605a      	str	r2, [r3, #4]
 80074de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80074e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80074e4:	2200      	movs	r2, #0
 80074e6:	601a      	str	r2, [r3, #0]
 80074e8:	605a      	str	r2, [r3, #4]
 80074ea:	609a      	str	r2, [r3, #8]
 80074ec:	60da      	str	r2, [r3, #12]
 80074ee:	611a      	str	r2, [r3, #16]
 80074f0:	615a      	str	r2, [r3, #20]
 80074f2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80074f4:	1d3b      	adds	r3, r7, #4
 80074f6:	2234      	movs	r2, #52	@ 0x34
 80074f8:	2100      	movs	r1, #0
 80074fa:	4618      	mov	r0, r3
 80074fc:	f008 f868 	bl	800f5d0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8007500:	4b4c      	ldr	r3, [pc, #304]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007502:	4a4d      	ldr	r2, [pc, #308]	@ (8007638 <MX_TIM8_Init+0x178>)
 8007504:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007506:	4b4b      	ldr	r3, [pc, #300]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007508:	2200      	movs	r2, #0
 800750a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800750c:	4b49      	ldr	r3, [pc, #292]	@ (8007634 <MX_TIM8_Init+0x174>)
 800750e:	2200      	movs	r2, #0
 8007510:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8007512:	4b48      	ldr	r3, [pc, #288]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007514:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007518:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800751a:	4b46      	ldr	r3, [pc, #280]	@ (8007634 <MX_TIM8_Init+0x174>)
 800751c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007520:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007522:	4b44      	ldr	r3, [pc, #272]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007524:	2200      	movs	r2, #0
 8007526:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007528:	4b42      	ldr	r3, [pc, #264]	@ (8007634 <MX_TIM8_Init+0x174>)
 800752a:	2200      	movs	r2, #0
 800752c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800752e:	4841      	ldr	r0, [pc, #260]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007530:	f003 ff86 	bl	800b440 <HAL_TIM_Base_Init>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 800753a:	f7fe ff83 	bl	8006444 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800753e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007542:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007544:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8007548:	4619      	mov	r1, r3
 800754a:	483a      	ldr	r0, [pc, #232]	@ (8007634 <MX_TIM8_Init+0x174>)
 800754c:	f004 ff00 	bl	800c350 <HAL_TIM_ConfigClockSource>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8007556:	f7fe ff75 	bl	8006444 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800755a:	4836      	ldr	r0, [pc, #216]	@ (8007634 <MX_TIM8_Init+0x174>)
 800755c:	f004 f8bc 	bl	800b6d8 <HAL_TIM_PWM_Init>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 8007566:	f7fe ff6d 	bl	8006444 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800756a:	2300      	movs	r3, #0
 800756c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800756e:	2300      	movs	r3, #0
 8007570:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007572:	2300      	movs	r3, #0
 8007574:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007576:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800757a:	4619      	mov	r1, r3
 800757c:	482d      	ldr	r0, [pc, #180]	@ (8007634 <MX_TIM8_Init+0x174>)
 800757e:	f005 fecd 	bl	800d31c <HAL_TIMEx_MasterConfigSynchronization>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8007588:	f7fe ff5c 	bl	8006444 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800758c:	2360      	movs	r3, #96	@ 0x60
 800758e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007590:	2300      	movs	r3, #0
 8007592:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007594:	2300      	movs	r3, #0
 8007596:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007598:	2300      	movs	r3, #0
 800759a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800759c:	2300      	movs	r3, #0
 800759e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80075a0:	2300      	movs	r3, #0
 80075a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80075a4:	2300      	movs	r3, #0
 80075a6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80075a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80075ac:	2200      	movs	r2, #0
 80075ae:	4619      	mov	r1, r3
 80075b0:	4820      	ldr	r0, [pc, #128]	@ (8007634 <MX_TIM8_Init+0x174>)
 80075b2:	f004 fdb9 	bl	800c128 <HAL_TIM_PWM_ConfigChannel>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d001      	beq.n	80075c0 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 80075bc:	f7fe ff42 	bl	8006444 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80075c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80075c4:	2204      	movs	r2, #4
 80075c6:	4619      	mov	r1, r3
 80075c8:	481a      	ldr	r0, [pc, #104]	@ (8007634 <MX_TIM8_Init+0x174>)
 80075ca:	f004 fdad 	bl	800c128 <HAL_TIM_PWM_ConfigChannel>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 80075d4:	f7fe ff36 	bl	8006444 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80075d8:	2300      	movs	r3, #0
 80075da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80075dc:	2300      	movs	r3, #0
 80075de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80075e0:	2300      	movs	r3, #0
 80075e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80075e4:	2300      	movs	r3, #0
 80075e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80075e8:	2300      	movs	r3, #0
 80075ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80075ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80075f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80075f2:	2300      	movs	r3, #0
 80075f4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80075f6:	2300      	movs	r3, #0
 80075f8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80075fa:	2300      	movs	r3, #0
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80075fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007602:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007604:	2300      	movs	r3, #0
 8007606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007608:	2300      	movs	r3, #0
 800760a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800760c:	2300      	movs	r3, #0
 800760e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007610:	1d3b      	adds	r3, r7, #4
 8007612:	4619      	mov	r1, r3
 8007614:	4807      	ldr	r0, [pc, #28]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007616:	f005 ff17 	bl	800d448 <HAL_TIMEx_ConfigBreakDeadTime>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8007620:	f7fe ff10 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8007624:	4803      	ldr	r0, [pc, #12]	@ (8007634 <MX_TIM8_Init+0x174>)
 8007626:	f000 f969 	bl	80078fc <HAL_TIM_MspPostInit>

}
 800762a:	bf00      	nop
 800762c:	3770      	adds	r7, #112	@ 0x70
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
 8007632:	bf00      	nop
 8007634:	20001ca4 	.word	0x20001ca4
 8007638:	40013400 	.word	0x40013400

0800763c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8007640:	4b14      	ldr	r3, [pc, #80]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007642:	4a15      	ldr	r2, [pc, #84]	@ (8007698 <MX_TIM16_Init+0x5c>)
 8007644:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8007646:	4b13      	ldr	r3, [pc, #76]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007648:	22a9      	movs	r2, #169	@ 0xa9
 800764a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800764c:	4b11      	ldr	r3, [pc, #68]	@ (8007694 <MX_TIM16_Init+0x58>)
 800764e:	2200      	movs	r2, #0
 8007650:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8007652:	4b10      	ldr	r3, [pc, #64]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007654:	f240 4279 	movw	r2, #1145	@ 0x479
 8007658:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800765a:	4b0e      	ldr	r3, [pc, #56]	@ (8007694 <MX_TIM16_Init+0x58>)
 800765c:	2200      	movs	r2, #0
 800765e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007660:	4b0c      	ldr	r3, [pc, #48]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007662:	2200      	movs	r2, #0
 8007664:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007666:	4b0b      	ldr	r3, [pc, #44]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007668:	2200      	movs	r2, #0
 800766a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800766c:	4809      	ldr	r0, [pc, #36]	@ (8007694 <MX_TIM16_Init+0x58>)
 800766e:	f003 fee7 	bl	800b440 <HAL_TIM_Base_Init>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d001      	beq.n	800767c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8007678:	f7fe fee4 	bl	8006444 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800767c:	2108      	movs	r1, #8
 800767e:	4805      	ldr	r0, [pc, #20]	@ (8007694 <MX_TIM16_Init+0x58>)
 8007680:	f004 f9a0 	bl	800b9c4 <HAL_TIM_OnePulse_Init>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800768a:	f7fe fedb 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800768e:	bf00      	nop
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	20001d70 	.word	0x20001d70
 8007698:	40014400 	.word	0x40014400

0800769c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a0d      	ldr	r2, [pc, #52]	@ (80076e0 <HAL_TIM_PWM_MspInit+0x44>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d113      	bne.n	80076d6 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80076ae:	4b0d      	ldr	r3, [pc, #52]	@ (80076e4 <HAL_TIM_PWM_MspInit+0x48>)
 80076b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076b2:	4a0c      	ldr	r2, [pc, #48]	@ (80076e4 <HAL_TIM_PWM_MspInit+0x48>)
 80076b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80076b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80076ba:	4b0a      	ldr	r3, [pc, #40]	@ (80076e4 <HAL_TIM_PWM_MspInit+0x48>)
 80076bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80076c6:	2200      	movs	r2, #0
 80076c8:	2100      	movs	r1, #0
 80076ca:	2019      	movs	r0, #25
 80076cc:	f002 f957 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80076d0:	2019      	movs	r0, #25
 80076d2:	f002 f96e 	bl	80099b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80076d6:	bf00      	nop
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	bf00      	nop
 80076e0:	40012c00 	.word	0x40012c00
 80076e4:	40021000 	.word	0x40021000

080076e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076f8:	d114      	bne.n	8007724 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80076fa:	4b22      	ldr	r3, [pc, #136]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 80076fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076fe:	4a21      	ldr	r2, [pc, #132]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007700:	f043 0301 	orr.w	r3, r3, #1
 8007704:	6593      	str	r3, [r2, #88]	@ 0x58
 8007706:	4b1f      	ldr	r3, [pc, #124]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007712:	2200      	movs	r2, #0
 8007714:	2100      	movs	r1, #0
 8007716:	201c      	movs	r0, #28
 8007718:	f002 f931 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800771c:	201c      	movs	r0, #28
 800771e:	f002 f948 	bl	80099b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8007722:	e02a      	b.n	800777a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <HAL_TIM_Base_MspInit+0xa0>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d10c      	bne.n	8007748 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800772e:	4b15      	ldr	r3, [pc, #84]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007732:	4a14      	ldr	r2, [pc, #80]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007734:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007738:	6613      	str	r3, [r2, #96]	@ 0x60
 800773a:	4b12      	ldr	r3, [pc, #72]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 800773c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800773e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007742:	613b      	str	r3, [r7, #16]
 8007744:	693b      	ldr	r3, [r7, #16]
}
 8007746:	e018      	b.n	800777a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a0f      	ldr	r2, [pc, #60]	@ (800778c <HAL_TIM_Base_MspInit+0xa4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d113      	bne.n	800777a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007752:	4b0c      	ldr	r3, [pc, #48]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007756:	4a0b      	ldr	r2, [pc, #44]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800775c:	6613      	str	r3, [r2, #96]	@ 0x60
 800775e:	4b09      	ldr	r3, [pc, #36]	@ (8007784 <HAL_TIM_Base_MspInit+0x9c>)
 8007760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800776a:	2200      	movs	r2, #0
 800776c:	2100      	movs	r1, #0
 800776e:	2019      	movs	r0, #25
 8007770:	f002 f905 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007774:	2019      	movs	r0, #25
 8007776:	f002 f91c 	bl	80099b2 <HAL_NVIC_EnableIRQ>
}
 800777a:	bf00      	nop
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	40021000 	.word	0x40021000
 8007788:	40013400 	.word	0x40013400
 800778c:	40014400 	.word	0x40014400

08007790 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b08e      	sub	sp, #56	@ 0x38
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800779c:	2200      	movs	r2, #0
 800779e:	601a      	str	r2, [r3, #0]
 80077a0:	605a      	str	r2, [r3, #4]
 80077a2:	609a      	str	r2, [r3, #8]
 80077a4:	60da      	str	r2, [r3, #12]
 80077a6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a4f      	ldr	r2, [pc, #316]	@ (80078ec <HAL_TIM_Encoder_MspInit+0x15c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d131      	bne.n	8007816 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80077b2:	4b4f      	ldr	r3, [pc, #316]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077b6:	4a4e      	ldr	r2, [pc, #312]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077b8:	f043 0302 	orr.w	r3, r3, #2
 80077bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80077be:	4b4c      	ldr	r3, [pc, #304]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	623b      	str	r3, [r7, #32]
 80077c8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077ca:	4b49      	ldr	r3, [pc, #292]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ce:	4a48      	ldr	r2, [pc, #288]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077d0:	f043 0301 	orr.w	r3, r3, #1
 80077d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077d6:	4b46      	ldr	r3, [pc, #280]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80077d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	61fb      	str	r3, [r7, #28]
 80077e0:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80077e2:	23c0      	movs	r3, #192	@ 0xc0
 80077e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077e6:	2302      	movs	r3, #2
 80077e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077ee:	2300      	movs	r3, #0
 80077f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80077f2:	2302      	movs	r3, #2
 80077f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077fa:	4619      	mov	r1, r3
 80077fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007800:	f002 fc24 	bl	800a04c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007804:	2200      	movs	r2, #0
 8007806:	2100      	movs	r1, #0
 8007808:	201d      	movs	r0, #29
 800780a:	f002 f8b8 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800780e:	201d      	movs	r0, #29
 8007810:	f002 f8cf 	bl	80099b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007814:	e065      	b.n	80078e2 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a36      	ldr	r2, [pc, #216]	@ (80078f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d132      	bne.n	8007886 <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007820:	4b33      	ldr	r3, [pc, #204]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 8007822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007824:	4a32      	ldr	r2, [pc, #200]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 8007826:	f043 0304 	orr.w	r3, r3, #4
 800782a:	6593      	str	r3, [r2, #88]	@ 0x58
 800782c:	4b30      	ldr	r3, [pc, #192]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 800782e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007830:	f003 0304 	and.w	r3, r3, #4
 8007834:	61bb      	str	r3, [r7, #24]
 8007836:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007838:	4b2d      	ldr	r3, [pc, #180]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 800783a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800783c:	4a2c      	ldr	r2, [pc, #176]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 800783e:	f043 0301 	orr.w	r3, r3, #1
 8007842:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007844:	4b2a      	ldr	r3, [pc, #168]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 8007846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	617b      	str	r3, [r7, #20]
 800784e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007850:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007854:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007856:	2302      	movs	r3, #2
 8007858:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800785a:	2300      	movs	r3, #0
 800785c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800785e:	2300      	movs	r3, #0
 8007860:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8007862:	230a      	movs	r3, #10
 8007864:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800786a:	4619      	mov	r1, r3
 800786c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007870:	f002 fbec 	bl	800a04c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007874:	2200      	movs	r2, #0
 8007876:	2100      	movs	r1, #0
 8007878:	201e      	movs	r0, #30
 800787a:	f002 f880 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800787e:	201e      	movs	r0, #30
 8007880:	f002 f897 	bl	80099b2 <HAL_NVIC_EnableIRQ>
}
 8007884:	e02d      	b.n	80078e2 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a1b      	ldr	r2, [pc, #108]	@ (80078f8 <HAL_TIM_Encoder_MspInit+0x168>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d128      	bne.n	80078e2 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007890:	4b17      	ldr	r3, [pc, #92]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 8007892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007894:	4a16      	ldr	r2, [pc, #88]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 8007896:	f043 0308 	orr.w	r3, r3, #8
 800789a:	6593      	str	r3, [r2, #88]	@ 0x58
 800789c:	4b14      	ldr	r3, [pc, #80]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 800789e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a0:	f003 0308 	and.w	r3, r3, #8
 80078a4:	613b      	str	r3, [r7, #16]
 80078a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078a8:	4b11      	ldr	r3, [pc, #68]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80078aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ac:	4a10      	ldr	r2, [pc, #64]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80078ae:	f043 0301 	orr.w	r3, r3, #1
 80078b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078b4:	4b0e      	ldr	r3, [pc, #56]	@ (80078f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80078b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078b8:	f003 0301 	and.w	r3, r3, #1
 80078bc:	60fb      	str	r3, [r7, #12]
 80078be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80078c0:	2303      	movs	r3, #3
 80078c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078c4:	2302      	movs	r3, #2
 80078c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078c8:	2300      	movs	r3, #0
 80078ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078cc:	2300      	movs	r3, #0
 80078ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80078d0:	2302      	movs	r3, #2
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078d8:	4619      	mov	r1, r3
 80078da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078de:	f002 fbb5 	bl	800a04c <HAL_GPIO_Init>
}
 80078e2:	bf00      	nop
 80078e4:	3738      	adds	r7, #56	@ 0x38
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	bf00      	nop
 80078ec:	40000400 	.word	0x40000400
 80078f0:	40021000 	.word	0x40021000
 80078f4:	40000800 	.word	0x40000800
 80078f8:	40000c00 	.word	0x40000c00

080078fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08a      	sub	sp, #40	@ 0x28
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007904:	f107 0314 	add.w	r3, r7, #20
 8007908:	2200      	movs	r2, #0
 800790a:	601a      	str	r2, [r3, #0]
 800790c:	605a      	str	r2, [r3, #4]
 800790e:	609a      	str	r2, [r3, #8]
 8007910:	60da      	str	r2, [r3, #12]
 8007912:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a22      	ldr	r2, [pc, #136]	@ (80079a4 <HAL_TIM_MspPostInit+0xa8>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d11c      	bne.n	8007958 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800791e:	4b22      	ldr	r3, [pc, #136]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 8007920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007922:	4a21      	ldr	r2, [pc, #132]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 8007924:	f043 0304 	orr.w	r3, r3, #4
 8007928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800792a:	4b1f      	ldr	r3, [pc, #124]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 800792c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800792e:	f003 0304 	and.w	r3, r3, #4
 8007932:	613b      	str	r3, [r7, #16]
 8007934:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007936:	2308      	movs	r3, #8
 8007938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800793a:	2302      	movs	r3, #2
 800793c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800793e:	2300      	movs	r3, #0
 8007940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007942:	2300      	movs	r3, #0
 8007944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007946:	2302      	movs	r3, #2
 8007948:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800794a:	f107 0314 	add.w	r3, r7, #20
 800794e:	4619      	mov	r1, r3
 8007950:	4816      	ldr	r0, [pc, #88]	@ (80079ac <HAL_TIM_MspPostInit+0xb0>)
 8007952:	f002 fb7b 	bl	800a04c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8007956:	e020      	b.n	800799a <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a14      	ldr	r2, [pc, #80]	@ (80079b0 <HAL_TIM_MspPostInit+0xb4>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d11b      	bne.n	800799a <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007962:	4b11      	ldr	r3, [pc, #68]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 8007964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007966:	4a10      	ldr	r2, [pc, #64]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 8007968:	f043 0304 	orr.w	r3, r3, #4
 800796c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800796e:	4b0e      	ldr	r3, [pc, #56]	@ (80079a8 <HAL_TIM_MspPostInit+0xac>)
 8007970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	60fb      	str	r3, [r7, #12]
 8007978:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800797a:	23c0      	movs	r3, #192	@ 0xc0
 800797c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800797e:	2302      	movs	r3, #2
 8007980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007982:	2300      	movs	r3, #0
 8007984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007986:	2300      	movs	r3, #0
 8007988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800798a:	2304      	movs	r3, #4
 800798c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800798e:	f107 0314 	add.w	r3, r7, #20
 8007992:	4619      	mov	r1, r3
 8007994:	4805      	ldr	r0, [pc, #20]	@ (80079ac <HAL_TIM_MspPostInit+0xb0>)
 8007996:	f002 fb59 	bl	800a04c <HAL_GPIO_Init>
}
 800799a:	bf00      	nop
 800799c:	3728      	adds	r7, #40	@ 0x28
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40021000 	.word	0x40021000
 80079ac:	48000800 	.word	0x48000800
 80079b0:	40013400 	.word	0x40013400

080079b4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80079b8:	4b20      	ldr	r3, [pc, #128]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079ba:	4a21      	ldr	r2, [pc, #132]	@ (8007a40 <MX_LPUART1_UART_Init+0x8c>)
 80079bc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80079be:	4b1f      	ldr	r3, [pc, #124]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079c0:	4a20      	ldr	r2, [pc, #128]	@ (8007a44 <MX_LPUART1_UART_Init+0x90>)
 80079c2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80079c4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80079ca:	4b1c      	ldr	r3, [pc, #112]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80079d0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80079d6:	4b19      	ldr	r3, [pc, #100]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079d8:	220c      	movs	r2, #12
 80079da:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80079dc:	4b17      	ldr	r3, [pc, #92]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079de:	2200      	movs	r2, #0
 80079e0:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80079e2:	4b16      	ldr	r3, [pc, #88]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079e4:	2200      	movs	r2, #0
 80079e6:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80079e8:	4b14      	ldr	r3, [pc, #80]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80079ee:	4b13      	ldr	r3, [pc, #76]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80079f4:	4811      	ldr	r0, [pc, #68]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 80079f6:	f005 fe0b 	bl	800d610 <HAL_UART_Init>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8007a00:	f7fe fd20 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007a04:	2100      	movs	r1, #0
 8007a06:	480d      	ldr	r0, [pc, #52]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 8007a08:	f007 fb5e 	bl	800f0c8 <HAL_UARTEx_SetTxFifoThreshold>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8007a12:	f7fe fd17 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007a16:	2100      	movs	r1, #0
 8007a18:	4808      	ldr	r0, [pc, #32]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 8007a1a:	f007 fb93 	bl	800f144 <HAL_UARTEx_SetRxFifoThreshold>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8007a24:	f7fe fd0e 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007a28:	4804      	ldr	r0, [pc, #16]	@ (8007a3c <MX_LPUART1_UART_Init+0x88>)
 8007a2a:	f007 fb14 	bl	800f056 <HAL_UARTEx_DisableFifoMode>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d001      	beq.n	8007a38 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8007a34:	f7fe fd06 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8007a38:	bf00      	nop
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	20001e3c 	.word	0x20001e3c
 8007a40:	40008000 	.word	0x40008000
 8007a44:	001e8480 	.word	0x001e8480

08007a48 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007a4c:	4b23      	ldr	r3, [pc, #140]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a4e:	4a24      	ldr	r2, [pc, #144]	@ (8007ae0 <MX_USART2_UART_Init+0x98>)
 8007a50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8007a52:	4b22      	ldr	r3, [pc, #136]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a54:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8007a58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8007a5a:	4b20      	ldr	r3, [pc, #128]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007a60:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007a62:	4b1e      	ldr	r3, [pc, #120]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a64:	2200      	movs	r2, #0
 8007a66:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8007a68:	4b1c      	ldr	r3, [pc, #112]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007a6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007a70:	4b1a      	ldr	r3, [pc, #104]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a72:	220c      	movs	r2, #12
 8007a74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007a76:	4b19      	ldr	r3, [pc, #100]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007a7c:	4b17      	ldr	r3, [pc, #92]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007a82:	4b16      	ldr	r3, [pc, #88]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a84:	2200      	movs	r2, #0
 8007a86:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007a88:	4b14      	ldr	r3, [pc, #80]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007a8e:	4b13      	ldr	r3, [pc, #76]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007a94:	4811      	ldr	r0, [pc, #68]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007a96:	f005 fdbb 	bl	800d610 <HAL_UART_Init>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8007aa0:	f7fe fcd0 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	480d      	ldr	r0, [pc, #52]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007aa8:	f007 fb0e 	bl	800f0c8 <HAL_UARTEx_SetTxFifoThreshold>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d001      	beq.n	8007ab6 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8007ab2:	f7fe fcc7 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	4808      	ldr	r0, [pc, #32]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007aba:	f007 fb43 	bl	800f144 <HAL_UARTEx_SetRxFifoThreshold>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8007ac4:	f7fe fcbe 	bl	8006444 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8007ac8:	4804      	ldr	r0, [pc, #16]	@ (8007adc <MX_USART2_UART_Init+0x94>)
 8007aca:	f007 fac4 	bl	800f056 <HAL_UARTEx_DisableFifoMode>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8007ad4:	f7fe fcb6 	bl	8006444 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007ad8:	bf00      	nop
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	20001f08 	.word	0x20001f08
 8007ae0:	40004400 	.word	0x40004400

08007ae4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b0a0      	sub	sp, #128	@ 0x80
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007aec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007af0:	2200      	movs	r2, #0
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	605a      	str	r2, [r3, #4]
 8007af6:	609a      	str	r2, [r3, #8]
 8007af8:	60da      	str	r2, [r3, #12]
 8007afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007afc:	f107 0318 	add.w	r3, r7, #24
 8007b00:	2254      	movs	r2, #84	@ 0x54
 8007b02:	2100      	movs	r1, #0
 8007b04:	4618      	mov	r0, r3
 8007b06:	f007 fd63 	bl	800f5d0 <memset>
  if(uartHandle->Instance==LPUART1)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a99      	ldr	r2, [pc, #612]	@ (8007d74 <HAL_UART_MspInit+0x290>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	f040 8093 	bne.w	8007c3c <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007b16:	2320      	movs	r3, #32
 8007b18:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007b1e:	f107 0318 	add.w	r3, r7, #24
 8007b22:	4618      	mov	r0, r3
 8007b24:	f003 fa3e 	bl	800afa4 <HAL_RCCEx_PeriphCLKConfig>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007b2e:	f7fe fc89 	bl	8006444 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007b32:	4b91      	ldr	r3, [pc, #580]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b36:	4a90      	ldr	r2, [pc, #576]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b38:	f043 0301 	orr.w	r3, r3, #1
 8007b3c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8007b3e:	4b8e      	ldr	r3, [pc, #568]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	617b      	str	r3, [r7, #20]
 8007b48:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b4e:	4a8a      	ldr	r2, [pc, #552]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b50:	f043 0302 	orr.w	r3, r3, #2
 8007b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007b56:	4b88      	ldr	r3, [pc, #544]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b5a:	f003 0302 	and.w	r3, r3, #2
 8007b5e:	613b      	str	r3, [r7, #16]
 8007b60:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8007b62:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007b66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b68:	2302      	movs	r3, #2
 8007b6a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b70:	2300      	movs	r3, #0
 8007b72:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8007b74:	2308      	movs	r3, #8
 8007b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b78:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	487f      	ldr	r0, [pc, #508]	@ (8007d7c <HAL_UART_MspInit+0x298>)
 8007b80:	f002 fa64 	bl	800a04c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 8007b84:	4b7e      	ldr	r3, [pc, #504]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007b86:	4a7f      	ldr	r2, [pc, #508]	@ (8007d84 <HAL_UART_MspInit+0x2a0>)
 8007b88:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8007b8a:	4b7d      	ldr	r3, [pc, #500]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007b8c:	2222      	movs	r2, #34	@ 0x22
 8007b8e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b90:	4b7b      	ldr	r3, [pc, #492]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b96:	4b7a      	ldr	r3, [pc, #488]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b9c:	4b78      	ldr	r3, [pc, #480]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007b9e:	2280      	movs	r2, #128	@ 0x80
 8007ba0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007ba2:	4b77      	ldr	r3, [pc, #476]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007ba8:	4b75      	ldr	r3, [pc, #468]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8007bae:	4b74      	ldr	r3, [pc, #464]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007bb4:	4b72      	ldr	r3, [pc, #456]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8007bba:	4871      	ldr	r0, [pc, #452]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007bbc:	f001 ff14 	bl	80099e8 <HAL_DMA_Init>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d001      	beq.n	8007bca <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8007bc6:	f7fe fc3d 	bl	8006444 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a6c      	ldr	r2, [pc, #432]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007bce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8007bd2:	4a6b      	ldr	r2, [pc, #428]	@ (8007d80 <HAL_UART_MspInit+0x29c>)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8007bd8:	4b6b      	ldr	r3, [pc, #428]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007bda:	4a6c      	ldr	r2, [pc, #432]	@ (8007d8c <HAL_UART_MspInit+0x2a8>)
 8007bdc:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8007bde:	4b6a      	ldr	r3, [pc, #424]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007be0:	2223      	movs	r2, #35	@ 0x23
 8007be2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007be4:	4b68      	ldr	r3, [pc, #416]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007be6:	2210      	movs	r2, #16
 8007be8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007bea:	4b67      	ldr	r3, [pc, #412]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007bf0:	4b65      	ldr	r3, [pc, #404]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007bf2:	2280      	movs	r2, #128	@ 0x80
 8007bf4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007bf6:	4b64      	ldr	r3, [pc, #400]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007bfc:	4b62      	ldr	r3, [pc, #392]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007bfe:	2200      	movs	r2, #0
 8007c00:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8007c02:	4b61      	ldr	r3, [pc, #388]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007c08:	4b5f      	ldr	r3, [pc, #380]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8007c0e:	485e      	ldr	r0, [pc, #376]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007c10:	f001 feea 	bl	80099e8 <HAL_DMA_Init>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8007c1a:	f7fe fc13 	bl	8006444 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a59      	ldr	r2, [pc, #356]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007c22:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007c24:	4a58      	ldr	r2, [pc, #352]	@ (8007d88 <HAL_UART_MspInit+0x2a4>)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	205b      	movs	r0, #91	@ 0x5b
 8007c30:	f001 fea5 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8007c34:	205b      	movs	r0, #91	@ 0x5b
 8007c36:	f001 febc 	bl	80099b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007c3a:	e097      	b.n	8007d6c <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a53      	ldr	r2, [pc, #332]	@ (8007d90 <HAL_UART_MspInit+0x2ac>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	f040 8092 	bne.w	8007d6c <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007c48:	2302      	movs	r3, #2
 8007c4a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c50:	f107 0318 	add.w	r3, r7, #24
 8007c54:	4618      	mov	r0, r3
 8007c56:	f003 f9a5 	bl	800afa4 <HAL_RCCEx_PeriphCLKConfig>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d001      	beq.n	8007c64 <HAL_UART_MspInit+0x180>
      Error_Handler();
 8007c60:	f7fe fbf0 	bl	8006444 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007c64:	4b44      	ldr	r3, [pc, #272]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c68:	4a43      	ldr	r2, [pc, #268]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c70:	4b41      	ldr	r3, [pc, #260]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c78:	60fb      	str	r3, [r7, #12]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c80:	4a3d      	ldr	r2, [pc, #244]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c82:	f043 0301 	orr.w	r3, r3, #1
 8007c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c88:	4b3b      	ldr	r3, [pc, #236]	@ (8007d78 <HAL_UART_MspInit+0x294>)
 8007c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c8c:	f003 0301 	and.w	r3, r3, #1
 8007c90:	60bb      	str	r3, [r7, #8]
 8007c92:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007c94:	230c      	movs	r3, #12
 8007c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c98:	2302      	movs	r3, #2
 8007c9a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007ca4:	2307      	movs	r3, #7
 8007ca6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ca8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007cac:	4619      	mov	r1, r3
 8007cae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007cb2:	f002 f9cb 	bl	800a04c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8007cb6:	4b37      	ldr	r3, [pc, #220]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cb8:	4a37      	ldr	r2, [pc, #220]	@ (8007d98 <HAL_UART_MspInit+0x2b4>)
 8007cba:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8007cbc:	4b35      	ldr	r3, [pc, #212]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cbe:	221a      	movs	r2, #26
 8007cc0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cc2:	4b34      	ldr	r3, [pc, #208]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cc8:	4b32      	ldr	r3, [pc, #200]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cca:	2200      	movs	r2, #0
 8007ccc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007cce:	4b31      	ldr	r3, [pc, #196]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cd0:	2280      	movs	r2, #128	@ 0x80
 8007cd2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007cda:	4b2e      	ldr	r3, [pc, #184]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8007ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007ce6:	4b2b      	ldr	r3, [pc, #172]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007cec:	4829      	ldr	r0, [pc, #164]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007cee:	f001 fe7b 	bl	80099e8 <HAL_DMA_Init>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d001      	beq.n	8007cfc <HAL_UART_MspInit+0x218>
      Error_Handler();
 8007cf8:	f7fe fba4 	bl	8006444 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	4a25      	ldr	r2, [pc, #148]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007d00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8007d04:	4a23      	ldr	r2, [pc, #140]	@ (8007d94 <HAL_UART_MspInit+0x2b0>)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8007d0a:	4b24      	ldr	r3, [pc, #144]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d0c:	4a24      	ldr	r2, [pc, #144]	@ (8007da0 <HAL_UART_MspInit+0x2bc>)
 8007d0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8007d10:	4b22      	ldr	r3, [pc, #136]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d12:	221b      	movs	r2, #27
 8007d14:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007d16:	4b21      	ldr	r3, [pc, #132]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d18:	2210      	movs	r2, #16
 8007d1a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007d22:	4b1e      	ldr	r3, [pc, #120]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d24:	2280      	movs	r2, #128	@ 0x80
 8007d26:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007d28:	4b1c      	ldr	r3, [pc, #112]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d30:	2200      	movs	r2, #0
 8007d32:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007d34:	4b19      	ldr	r3, [pc, #100]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d36:	2200      	movs	r2, #0
 8007d38:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007d3a:	4b18      	ldr	r3, [pc, #96]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8007d40:	4816      	ldr	r0, [pc, #88]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d42:	f001 fe51 	bl	80099e8 <HAL_DMA_Init>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8007d4c:	f7fe fb7a 	bl	8006444 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a12      	ldr	r2, [pc, #72]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d54:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007d56:	4a11      	ldr	r2, [pc, #68]	@ (8007d9c <HAL_UART_MspInit+0x2b8>)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	2100      	movs	r1, #0
 8007d60:	2026      	movs	r0, #38	@ 0x26
 8007d62:	f001 fe0c 	bl	800997e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007d66:	2026      	movs	r0, #38	@ 0x26
 8007d68:	f001 fe23 	bl	80099b2 <HAL_NVIC_EnableIRQ>
}
 8007d6c:	bf00      	nop
 8007d6e:	3780      	adds	r7, #128	@ 0x80
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	40008000 	.word	0x40008000
 8007d78:	40021000 	.word	0x40021000
 8007d7c:	48000400 	.word	0x48000400
 8007d80:	20001fd4 	.word	0x20001fd4
 8007d84:	40020044 	.word	0x40020044
 8007d88:	20002034 	.word	0x20002034
 8007d8c:	40020058 	.word	0x40020058
 8007d90:	40004400 	.word	0x40004400
 8007d94:	20002094 	.word	0x20002094
 8007d98:	4002001c 	.word	0x4002001c
 8007d9c:	200020f4 	.word	0x200020f4
 8007da0:	40020030 	.word	0x40020030

08007da4 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8007da4:	480d      	ldr	r0, [pc, #52]	@ (8007ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007da6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007da8:	f7ff f994 	bl	80070d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007dac:	480c      	ldr	r0, [pc, #48]	@ (8007de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8007dae:	490d      	ldr	r1, [pc, #52]	@ (8007de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007db0:	4a0d      	ldr	r2, [pc, #52]	@ (8007de8 <LoopForever+0xe>)
  movs r3, #0
 8007db2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007db4:	e002      	b.n	8007dbc <LoopCopyDataInit>

08007db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007dba:	3304      	adds	r3, #4

08007dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007dc0:	d3f9      	bcc.n	8007db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8007dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8007dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8007df0 <LoopForever+0x16>)
  movs r3, #0
 8007dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007dc8:	e001      	b.n	8007dce <LoopFillZerobss>

08007dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007dcc:	3204      	adds	r2, #4

08007dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007dd0:	d3fb      	bcc.n	8007dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007dd2:	f007 fc1b 	bl	800f60c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007dd6:	f7fc fe0d 	bl	80049f4 <main>

08007dda <LoopForever>:

LoopForever:
    b LoopForever
 8007dda:	e7fe      	b.n	8007dda <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8007ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007de4:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 8007de8:	08011ad0 	.word	0x08011ad0
  ldr r2, =_sbss
 8007dec:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 8007df0:	200022a0 	.word	0x200022a0

08007df4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007df4:	e7fe      	b.n	8007df4 <ADC1_2_IRQHandler>

08007df6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007e00:	2003      	movs	r0, #3
 8007e02:	f001 fdb1 	bl	8009968 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007e06:	2000      	movs	r0, #0
 8007e08:	f000 f80e 	bl	8007e28 <HAL_InitTick>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d002      	beq.n	8007e18 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	71fb      	strb	r3, [r7, #7]
 8007e16:	e001      	b.n	8007e1c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007e18:	f7ff f83e 	bl	8006e98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007e1c:	79fb      	ldrb	r3, [r7, #7]

}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3708      	adds	r7, #8
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
	...

08007e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007e30:	2300      	movs	r3, #0
 8007e32:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007e34:	4b16      	ldr	r3, [pc, #88]	@ (8007e90 <HAL_InitTick+0x68>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d022      	beq.n	8007e82 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007e3c:	4b15      	ldr	r3, [pc, #84]	@ (8007e94 <HAL_InitTick+0x6c>)
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	4b13      	ldr	r3, [pc, #76]	@ (8007e90 <HAL_InitTick+0x68>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007e48:	fbb1 f3f3 	udiv	r3, r1, r3
 8007e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e50:	4618      	mov	r0, r3
 8007e52:	f001 fdbc 	bl	80099ce <HAL_SYSTICK_Config>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10f      	bne.n	8007e7c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2b0f      	cmp	r3, #15
 8007e60:	d809      	bhi.n	8007e76 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007e62:	2200      	movs	r2, #0
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6a:	f001 fd88 	bl	800997e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007e98 <HAL_InitTick+0x70>)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6013      	str	r3, [r2, #0]
 8007e74:	e007      	b.n	8007e86 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007e76:	2301      	movs	r3, #1
 8007e78:	73fb      	strb	r3, [r7, #15]
 8007e7a:	e004      	b.n	8007e86 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	73fb      	strb	r3, [r7, #15]
 8007e80:	e001      	b.n	8007e86 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	20000144 	.word	0x20000144
 8007e94:	2000013c 	.word	0x2000013c
 8007e98:	20000140 	.word	0x20000140

08007e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007ea0:	4b05      	ldr	r3, [pc, #20]	@ (8007eb8 <HAL_IncTick+0x1c>)
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	4b05      	ldr	r3, [pc, #20]	@ (8007ebc <HAL_IncTick+0x20>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	4a03      	ldr	r2, [pc, #12]	@ (8007eb8 <HAL_IncTick+0x1c>)
 8007eac:	6013      	str	r3, [r2, #0]
}
 8007eae:	bf00      	nop
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr
 8007eb8:	20002154 	.word	0x20002154
 8007ebc:	20000144 	.word	0x20000144

08007ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8007ec4:	4b03      	ldr	r3, [pc, #12]	@ (8007ed4 <HAL_GetTick+0x14>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	20002154 	.word	0x20002154

08007ed8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	431a      	orrs	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	609a      	str	r2, [r3, #8]
}
 8007ef2:	bf00      	nop
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	431a      	orrs	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	609a      	str	r2, [r3, #8]
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b087      	sub	sp, #28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	607a      	str	r2, [r7, #4]
 8007f4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	3360      	adds	r3, #96	@ 0x60
 8007f52:	461a      	mov	r2, r3
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4413      	add	r3, r2
 8007f5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	4b08      	ldr	r3, [pc, #32]	@ (8007f84 <LL_ADC_SetOffset+0x44>)
 8007f62:	4013      	ands	r3, r2
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007f6a:	683a      	ldr	r2, [r7, #0]
 8007f6c:	430a      	orrs	r2, r1
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007f78:	bf00      	nop
 8007f7a:	371c      	adds	r7, #28
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr
 8007f84:	03fff000 	.word	0x03fff000

08007f88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	3360      	adds	r3, #96	@ 0x60
 8007f96:	461a      	mov	r2, r3
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3714      	adds	r7, #20
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	3360      	adds	r3, #96	@ 0x60
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	4413      	add	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	431a      	orrs	r2, r3
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b087      	sub	sp, #28
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	60f8      	str	r0, [r7, #12]
 8007ff2:	60b9      	str	r1, [r7, #8]
 8007ff4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	3360      	adds	r3, #96	@ 0x60
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	431a      	orrs	r2, r3
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008014:	bf00      	nop
 8008016:	371c      	adds	r7, #28
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	3360      	adds	r3, #96	@ 0x60
 8008030:	461a      	mov	r2, r3
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	4413      	add	r3, r2
 8008038:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	431a      	orrs	r2, r3
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800804a:	bf00      	nop
 800804c:	371c      	adds	r7, #28
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr

08008056 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008056:	b480      	push	{r7}
 8008058:	b083      	sub	sp, #12
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	695b      	ldr	r3, [r3, #20]
 8008064:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	431a      	orrs	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	615a      	str	r2, [r3, #20]
}
 8008070:	bf00      	nop
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800808c:	2b00      	cmp	r3, #0
 800808e:	d101      	bne.n	8008094 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	370c      	adds	r7, #12
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b087      	sub	sp, #28
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	60f8      	str	r0, [r7, #12]
 80080aa:	60b9      	str	r1, [r7, #8]
 80080ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	3330      	adds	r3, #48	@ 0x30
 80080b2:	461a      	mov	r2, r3
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	0a1b      	lsrs	r3, r3, #8
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	f003 030c 	and.w	r3, r3, #12
 80080be:	4413      	add	r3, r2
 80080c0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f003 031f 	and.w	r3, r3, #31
 80080cc:	211f      	movs	r1, #31
 80080ce:	fa01 f303 	lsl.w	r3, r1, r3
 80080d2:	43db      	mvns	r3, r3
 80080d4:	401a      	ands	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	0e9b      	lsrs	r3, r3, #26
 80080da:	f003 011f 	and.w	r1, r3, #31
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	f003 031f 	and.w	r3, r3, #31
 80080e4:	fa01 f303 	lsl.w	r3, r1, r3
 80080e8:	431a      	orrs	r2, r3
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80080ee:	bf00      	nop
 80080f0:	371c      	adds	r7, #28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b087      	sub	sp, #28
 80080fe:	af00      	add	r7, sp, #0
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	3314      	adds	r3, #20
 800810a:	461a      	mov	r2, r3
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	0e5b      	lsrs	r3, r3, #25
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	f003 0304 	and.w	r3, r3, #4
 8008116:	4413      	add	r3, r2
 8008118:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	0d1b      	lsrs	r3, r3, #20
 8008122:	f003 031f 	and.w	r3, r3, #31
 8008126:	2107      	movs	r1, #7
 8008128:	fa01 f303 	lsl.w	r3, r1, r3
 800812c:	43db      	mvns	r3, r3
 800812e:	401a      	ands	r2, r3
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	0d1b      	lsrs	r3, r3, #20
 8008134:	f003 031f 	and.w	r3, r3, #31
 8008138:	6879      	ldr	r1, [r7, #4]
 800813a:	fa01 f303 	lsl.w	r3, r1, r3
 800813e:	431a      	orrs	r2, r3
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008144:	bf00      	nop
 8008146:	371c      	adds	r7, #28
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008168:	43db      	mvns	r3, r3
 800816a:	401a      	ands	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f003 0318 	and.w	r3, r3, #24
 8008172:	4908      	ldr	r1, [pc, #32]	@ (8008194 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008174:	40d9      	lsrs	r1, r3
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	400b      	ands	r3, r1
 800817a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800817e:	431a      	orrs	r2, r3
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008186:	bf00      	nop
 8008188:	3714      	adds	r7, #20
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	0007ffff 	.word	0x0007ffff

08008198 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	f003 031f 	and.w	r3, r3, #31
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80081c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6093      	str	r3, [r2, #8]
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081ec:	d101      	bne.n	80081f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80081ee:	2301      	movs	r3, #1
 80081f0:	e000      	b.n	80081f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008210:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008214:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800823c:	d101      	bne.n	8008242 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800823e:	2301      	movs	r3, #1
 8008240:	e000      	b.n	8008244 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008242:	2300      	movs	r3, #0
}
 8008244:	4618      	mov	r0, r3
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008260:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008264:	f043 0201 	orr.w	r2, r3, #1
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008288:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800828c:	f043 0202 	orr.w	r2, r3, #2
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f003 0301 	and.w	r3, r3, #1
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d101      	bne.n	80082b8 <LL_ADC_IsEnabled+0x18>
 80082b4:	2301      	movs	r3, #1
 80082b6:	e000      	b.n	80082ba <LL_ADC_IsEnabled+0x1a>
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	370c      	adds	r7, #12
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr

080082c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80082c6:	b480      	push	{r7}
 80082c8:	b083      	sub	sp, #12
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f003 0302 	and.w	r3, r3, #2
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d101      	bne.n	80082de <LL_ADC_IsDisableOngoing+0x18>
 80082da:	2301      	movs	r3, #1
 80082dc:	e000      	b.n	80082e0 <LL_ADC_IsDisableOngoing+0x1a>
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr

080082ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008300:	f043 0204 	orr.w	r2, r3, #4
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f003 0304 	and.w	r3, r3, #4
 8008324:	2b04      	cmp	r3, #4
 8008326:	d101      	bne.n	800832c <LL_ADC_REG_IsConversionOngoing+0x18>
 8008328:	2301      	movs	r3, #1
 800832a:	e000      	b.n	800832e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	370c      	adds	r7, #12
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800833a:	b480      	push	{r7}
 800833c:	b083      	sub	sp, #12
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	f003 0308 	and.w	r3, r3, #8
 800834a:	2b08      	cmp	r3, #8
 800834c:	d101      	bne.n	8008352 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800834e:	2301      	movs	r3, #1
 8008350:	e000      	b.n	8008354 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008360:	b590      	push	{r4, r7, lr}
 8008362:	b089      	sub	sp, #36	@ 0x24
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800836c:	2300      	movs	r3, #0
 800836e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d101      	bne.n	800837a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e1a9      	b.n	80086ce <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008384:	2b00      	cmp	r3, #0
 8008386:	d109      	bne.n	800839c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f7fc f985 	bl	8004698 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff ff19 	bl	80081d8 <LL_ADC_IsDeepPowerDownEnabled>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d004      	beq.n	80083b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7ff feff 	bl	80081b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7ff ff34 	bl	8008228 <LL_ADC_IsInternalRegulatorEnabled>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d115      	bne.n	80083f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7ff ff18 	bl	8008200 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80083d0:	4b9c      	ldr	r3, [pc, #624]	@ (8008644 <HAL_ADC_Init+0x2e4>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	099b      	lsrs	r3, r3, #6
 80083d6:	4a9c      	ldr	r2, [pc, #624]	@ (8008648 <HAL_ADC_Init+0x2e8>)
 80083d8:	fba2 2303 	umull	r2, r3, r2, r3
 80083dc:	099b      	lsrs	r3, r3, #6
 80083de:	3301      	adds	r3, #1
 80083e0:	005b      	lsls	r3, r3, #1
 80083e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80083e4:	e002      	b.n	80083ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1f9      	bne.n	80083e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7ff ff16 	bl	8008228 <LL_ADC_IsInternalRegulatorEnabled>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10d      	bne.n	800841e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008406:	f043 0210 	orr.w	r2, r3, #16
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008412:	f043 0201 	orr.w	r2, r3, #1
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff ff76 	bl	8008314 <LL_ADC_REG_IsConversionOngoing>
 8008428:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800842e:	f003 0310 	and.w	r3, r3, #16
 8008432:	2b00      	cmp	r3, #0
 8008434:	f040 8142 	bne.w	80086bc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	2b00      	cmp	r3, #0
 800843c:	f040 813e 	bne.w	80086bc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008444:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008448:	f043 0202 	orr.w	r2, r3, #2
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4618      	mov	r0, r3
 8008456:	f7ff ff23 	bl	80082a0 <LL_ADC_IsEnabled>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d141      	bne.n	80084e4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008468:	d004      	beq.n	8008474 <HAL_ADC_Init+0x114>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a77      	ldr	r2, [pc, #476]	@ (800864c <HAL_ADC_Init+0x2ec>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d10f      	bne.n	8008494 <HAL_ADC_Init+0x134>
 8008474:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008478:	f7ff ff12 	bl	80082a0 <LL_ADC_IsEnabled>
 800847c:	4604      	mov	r4, r0
 800847e:	4873      	ldr	r0, [pc, #460]	@ (800864c <HAL_ADC_Init+0x2ec>)
 8008480:	f7ff ff0e 	bl	80082a0 <LL_ADC_IsEnabled>
 8008484:	4603      	mov	r3, r0
 8008486:	4323      	orrs	r3, r4
 8008488:	2b00      	cmp	r3, #0
 800848a:	bf0c      	ite	eq
 800848c:	2301      	moveq	r3, #1
 800848e:	2300      	movne	r3, #0
 8008490:	b2db      	uxtb	r3, r3
 8008492:	e012      	b.n	80084ba <HAL_ADC_Init+0x15a>
 8008494:	486e      	ldr	r0, [pc, #440]	@ (8008650 <HAL_ADC_Init+0x2f0>)
 8008496:	f7ff ff03 	bl	80082a0 <LL_ADC_IsEnabled>
 800849a:	4604      	mov	r4, r0
 800849c:	486d      	ldr	r0, [pc, #436]	@ (8008654 <HAL_ADC_Init+0x2f4>)
 800849e:	f7ff feff 	bl	80082a0 <LL_ADC_IsEnabled>
 80084a2:	4603      	mov	r3, r0
 80084a4:	431c      	orrs	r4, r3
 80084a6:	486c      	ldr	r0, [pc, #432]	@ (8008658 <HAL_ADC_Init+0x2f8>)
 80084a8:	f7ff fefa 	bl	80082a0 <LL_ADC_IsEnabled>
 80084ac:	4603      	mov	r3, r0
 80084ae:	4323      	orrs	r3, r4
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bf0c      	ite	eq
 80084b4:	2301      	moveq	r3, #1
 80084b6:	2300      	movne	r3, #0
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d012      	beq.n	80084e4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084c6:	d004      	beq.n	80084d2 <HAL_ADC_Init+0x172>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a5f      	ldr	r2, [pc, #380]	@ (800864c <HAL_ADC_Init+0x2ec>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d101      	bne.n	80084d6 <HAL_ADC_Init+0x176>
 80084d2:	4a62      	ldr	r2, [pc, #392]	@ (800865c <HAL_ADC_Init+0x2fc>)
 80084d4:	e000      	b.n	80084d8 <HAL_ADC_Init+0x178>
 80084d6:	4a62      	ldr	r2, [pc, #392]	@ (8008660 <HAL_ADC_Init+0x300>)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	4619      	mov	r1, r3
 80084de:	4610      	mov	r0, r2
 80084e0:	f7ff fcfa 	bl	8007ed8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	7f5b      	ldrb	r3, [r3, #29]
 80084e8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80084ee:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80084f4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80084fa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008502:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008504:	4313      	orrs	r3, r2
 8008506:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800850e:	2b01      	cmp	r3, #1
 8008510:	d106      	bne.n	8008520 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008516:	3b01      	subs	r3, #1
 8008518:	045b      	lsls	r3, r3, #17
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	4313      	orrs	r3, r2
 800851e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008524:	2b00      	cmp	r3, #0
 8008526:	d009      	beq.n	800853c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008534:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008536:	69ba      	ldr	r2, [r7, #24]
 8008538:	4313      	orrs	r3, r2
 800853a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	4b48      	ldr	r3, [pc, #288]	@ (8008664 <HAL_ADC_Init+0x304>)
 8008544:	4013      	ands	r3, r2
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	6812      	ldr	r2, [r2, #0]
 800854a:	69b9      	ldr	r1, [r7, #24]
 800854c:	430b      	orrs	r3, r1
 800854e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	430a      	orrs	r2, r1
 8008564:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4618      	mov	r0, r3
 800856c:	f7ff fee5 	bl	800833a <LL_ADC_INJ_IsConversionOngoing>
 8008570:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d17f      	bne.n	8008678 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d17c      	bne.n	8008678 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008582:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800858a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800858c:	4313      	orrs	r3, r2
 800858e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800859a:	f023 0302 	bic.w	r3, r3, #2
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	6812      	ldr	r2, [r2, #0]
 80085a2:	69b9      	ldr	r1, [r7, #24]
 80085a4:	430b      	orrs	r3, r1
 80085a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d017      	beq.n	80085e0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80085be:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80085c8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80085cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	6911      	ldr	r1, [r2, #16]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	6812      	ldr	r2, [r2, #0]
 80085d8:	430b      	orrs	r3, r1
 80085da:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80085de:	e013      	b.n	8008608 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	691a      	ldr	r2, [r3, #16]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80085ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	6812      	ldr	r2, [r2, #0]
 80085fc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008600:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008604:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800860e:	2b01      	cmp	r3, #1
 8008610:	d12a      	bne.n	8008668 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800861c:	f023 0304 	bic.w	r3, r3, #4
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008628:	4311      	orrs	r1, r2
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800862e:	4311      	orrs	r1, r2
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008634:	430a      	orrs	r2, r1
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f042 0201 	orr.w	r2, r2, #1
 8008640:	611a      	str	r2, [r3, #16]
 8008642:	e019      	b.n	8008678 <HAL_ADC_Init+0x318>
 8008644:	2000013c 	.word	0x2000013c
 8008648:	053e2d63 	.word	0x053e2d63
 800864c:	50000100 	.word	0x50000100
 8008650:	50000400 	.word	0x50000400
 8008654:	50000500 	.word	0x50000500
 8008658:	50000600 	.word	0x50000600
 800865c:	50000300 	.word	0x50000300
 8008660:	50000700 	.word	0x50000700
 8008664:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	691a      	ldr	r2, [r3, #16]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f022 0201 	bic.w	r2, r2, #1
 8008676:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d10c      	bne.n	800869a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008686:	f023 010f 	bic.w	r1, r3, #15
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	1e5a      	subs	r2, r3, #1
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	430a      	orrs	r2, r1
 8008696:	631a      	str	r2, [r3, #48]	@ 0x30
 8008698:	e007      	b.n	80086aa <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f022 020f 	bic.w	r2, r2, #15
 80086a8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086ae:	f023 0303 	bic.w	r3, r3, #3
 80086b2:	f043 0201 	orr.w	r2, r3, #1
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80086ba:	e007      	b.n	80086cc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086c0:	f043 0210 	orr.w	r2, r3, #16
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80086cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3724      	adds	r7, #36	@ 0x24
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd90      	pop	{r4, r7, pc}
 80086d6:	bf00      	nop

080086d8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086ec:	d004      	beq.n	80086f8 <HAL_ADC_Start_DMA+0x20>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a5a      	ldr	r2, [pc, #360]	@ (800885c <HAL_ADC_Start_DMA+0x184>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d101      	bne.n	80086fc <HAL_ADC_Start_DMA+0x24>
 80086f8:	4b59      	ldr	r3, [pc, #356]	@ (8008860 <HAL_ADC_Start_DMA+0x188>)
 80086fa:	e000      	b.n	80086fe <HAL_ADC_Start_DMA+0x26>
 80086fc:	4b59      	ldr	r3, [pc, #356]	@ (8008864 <HAL_ADC_Start_DMA+0x18c>)
 80086fe:	4618      	mov	r0, r3
 8008700:	f7ff fd4a 	bl	8008198 <LL_ADC_GetMultimode>
 8008704:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4618      	mov	r0, r3
 800870c:	f7ff fe02 	bl	8008314 <LL_ADC_REG_IsConversionOngoing>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	f040 809b 	bne.w	800884e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800871e:	2b01      	cmp	r3, #1
 8008720:	d101      	bne.n	8008726 <HAL_ADC_Start_DMA+0x4e>
 8008722:	2302      	movs	r3, #2
 8008724:	e096      	b.n	8008854 <HAL_ADC_Start_DMA+0x17c>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a4d      	ldr	r2, [pc, #308]	@ (8008868 <HAL_ADC_Start_DMA+0x190>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d008      	beq.n	800874a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	2b05      	cmp	r3, #5
 8008742:	d002      	beq.n	800874a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	2b09      	cmp	r3, #9
 8008748:	d17a      	bne.n	8008840 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800874a:	68f8      	ldr	r0, [r7, #12]
 800874c:	f000 fcf6 	bl	800913c <ADC_Enable>
 8008750:	4603      	mov	r3, r0
 8008752:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d16d      	bne.n	8008836 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800875e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008762:	f023 0301 	bic.w	r3, r3, #1
 8008766:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a3a      	ldr	r2, [pc, #232]	@ (800885c <HAL_ADC_Start_DMA+0x184>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d009      	beq.n	800878c <HAL_ADC_Start_DMA+0xb4>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a3b      	ldr	r2, [pc, #236]	@ (800886c <HAL_ADC_Start_DMA+0x194>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d002      	beq.n	8008788 <HAL_ADC_Start_DMA+0xb0>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	e003      	b.n	8008790 <HAL_ADC_Start_DMA+0xb8>
 8008788:	4b39      	ldr	r3, [pc, #228]	@ (8008870 <HAL_ADC_Start_DMA+0x198>)
 800878a:	e001      	b.n	8008790 <HAL_ADC_Start_DMA+0xb8>
 800878c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	6812      	ldr	r2, [r2, #0]
 8008794:	4293      	cmp	r3, r2
 8008796:	d002      	beq.n	800879e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d105      	bne.n	80087aa <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d006      	beq.n	80087c4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087ba:	f023 0206 	bic.w	r2, r3, #6
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	661a      	str	r2, [r3, #96]	@ 0x60
 80087c2:	e002      	b.n	80087ca <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087ce:	4a29      	ldr	r2, [pc, #164]	@ (8008874 <HAL_ADC_Start_DMA+0x19c>)
 80087d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087d6:	4a28      	ldr	r2, [pc, #160]	@ (8008878 <HAL_ADC_Start_DMA+0x1a0>)
 80087d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087de:	4a27      	ldr	r2, [pc, #156]	@ (800887c <HAL_ADC_Start_DMA+0x1a4>)
 80087e0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	221c      	movs	r2, #28
 80087e8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0210 	orr.w	r2, r2, #16
 8008800:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f042 0201 	orr.w	r2, r2, #1
 8008810:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	3340      	adds	r3, #64	@ 0x40
 800881c:	4619      	mov	r1, r3
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f001 f989 	bl	8009b38 <HAL_DMA_Start_IT>
 8008826:	4603      	mov	r3, r0
 8008828:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4618      	mov	r0, r3
 8008830:	f7ff fd5c 	bl	80082ec <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8008834:	e00d      	b.n	8008852 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800883e:	e008      	b.n	8008852 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800884c:	e001      	b.n	8008852 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800884e:	2302      	movs	r3, #2
 8008850:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008852:	7dfb      	ldrb	r3, [r7, #23]
}
 8008854:	4618      	mov	r0, r3
 8008856:	3718      	adds	r7, #24
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}
 800885c:	50000100 	.word	0x50000100
 8008860:	50000300 	.word	0x50000300
 8008864:	50000700 	.word	0x50000700
 8008868:	50000600 	.word	0x50000600
 800886c:	50000500 	.word	0x50000500
 8008870:	50000400 	.word	0x50000400
 8008874:	08009327 	.word	0x08009327
 8008878:	080093ff 	.word	0x080093ff
 800887c:	0800941b 	.word	0x0800941b

08008880 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b0b6      	sub	sp, #216	@ 0xd8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80088c6:	2300      	movs	r3, #0
 80088c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80088cc:	2300      	movs	r3, #0
 80088ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d102      	bne.n	80088e0 <HAL_ADC_ConfigChannel+0x24>
 80088da:	2302      	movs	r3, #2
 80088dc:	f000 bc13 	b.w	8009106 <HAL_ADC_ConfigChannel+0x84a>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7ff fd11 	bl	8008314 <LL_ADC_REG_IsConversionOngoing>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f040 83f3 	bne.w	80090e0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	6859      	ldr	r1, [r3, #4]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	461a      	mov	r2, r3
 8008908:	f7ff fbcb 	bl	80080a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4618      	mov	r0, r3
 8008912:	f7ff fcff 	bl	8008314 <LL_ADC_REG_IsConversionOngoing>
 8008916:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4618      	mov	r0, r3
 8008920:	f7ff fd0b 	bl	800833a <LL_ADC_INJ_IsConversionOngoing>
 8008924:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008928:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800892c:	2b00      	cmp	r3, #0
 800892e:	f040 81d9 	bne.w	8008ce4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008932:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008936:	2b00      	cmp	r3, #0
 8008938:	f040 81d4 	bne.w	8008ce4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008944:	d10f      	bne.n	8008966 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6818      	ldr	r0, [r3, #0]
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2200      	movs	r2, #0
 8008950:	4619      	mov	r1, r3
 8008952:	f7ff fbd2 	bl	80080fa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800895e:	4618      	mov	r0, r3
 8008960:	f7ff fb79 	bl	8008056 <LL_ADC_SetSamplingTimeCommonConfig>
 8008964:	e00e      	b.n	8008984 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6818      	ldr	r0, [r3, #0]
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	6819      	ldr	r1, [r3, #0]
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	461a      	mov	r2, r3
 8008974:	f7ff fbc1 	bl	80080fa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2100      	movs	r1, #0
 800897e:	4618      	mov	r0, r3
 8008980:	f7ff fb69 	bl	8008056 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	695a      	ldr	r2, [r3, #20]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	08db      	lsrs	r3, r3, #3
 8008990:	f003 0303 	and.w	r3, r3, #3
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	fa02 f303 	lsl.w	r3, r2, r3
 800899a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	2b04      	cmp	r3, #4
 80089a4:	d022      	beq.n	80089ec <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6818      	ldr	r0, [r3, #0]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	6919      	ldr	r1, [r3, #16]
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80089b6:	f7ff fac3 	bl	8007f40 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6818      	ldr	r0, [r3, #0]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	6919      	ldr	r1, [r3, #16]
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	461a      	mov	r2, r3
 80089c8:	f7ff fb0f 	bl	8007fea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6818      	ldr	r0, [r3, #0]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d102      	bne.n	80089e2 <HAL_ADC_ConfigChannel+0x126>
 80089dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80089e0:	e000      	b.n	80089e4 <HAL_ADC_ConfigChannel+0x128>
 80089e2:	2300      	movs	r3, #0
 80089e4:	461a      	mov	r2, r3
 80089e6:	f7ff fb1b 	bl	8008020 <LL_ADC_SetOffsetSaturation>
 80089ea:	e17b      	b.n	8008ce4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2100      	movs	r1, #0
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7ff fac8 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 80089f8:	4603      	mov	r3, r0
 80089fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10a      	bne.n	8008a18 <HAL_ADC_ConfigChannel+0x15c>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2100      	movs	r1, #0
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7ff fabd 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	0e9b      	lsrs	r3, r3, #26
 8008a12:	f003 021f 	and.w	r2, r3, #31
 8008a16:	e01e      	b.n	8008a56 <HAL_ADC_ConfigChannel+0x19a>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2100      	movs	r1, #0
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7ff fab2 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008a24:	4603      	mov	r3, r0
 8008a26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a2e:	fa93 f3a3 	rbit	r3, r3
 8008a32:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008a36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008a3a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008a3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d101      	bne.n	8008a4a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8008a46:	2320      	movs	r3, #32
 8008a48:	e004      	b.n	8008a54 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8008a4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a4e:	fab3 f383 	clz	r3, r3
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d105      	bne.n	8008a6e <HAL_ADC_ConfigChannel+0x1b2>
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	0e9b      	lsrs	r3, r3, #26
 8008a68:	f003 031f 	and.w	r3, r3, #31
 8008a6c:	e018      	b.n	8008aa0 <HAL_ADC_ConfigChannel+0x1e4>
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008a7a:	fa93 f3a3 	rbit	r3, r3
 8008a7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008a82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d101      	bne.n	8008a96 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8008a92:	2320      	movs	r3, #32
 8008a94:	e004      	b.n	8008aa0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a9a:	fab3 f383 	clz	r3, r3
 8008a9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d106      	bne.n	8008ab2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	2100      	movs	r1, #0
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7ff fa81 	bl	8007fb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff fa65 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10a      	bne.n	8008ade <HAL_ADC_ConfigChannel+0x222>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2101      	movs	r1, #1
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7ff fa5a 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	0e9b      	lsrs	r3, r3, #26
 8008ad8:	f003 021f 	and.w	r2, r3, #31
 8008adc:	e01e      	b.n	8008b1c <HAL_ADC_ConfigChannel+0x260>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2101      	movs	r1, #1
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff fa4f 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008aea:	4603      	mov	r3, r0
 8008aec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008af0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008af4:	fa93 f3a3 	rbit	r3, r3
 8008af8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008afc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008b04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d101      	bne.n	8008b10 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008b0c:	2320      	movs	r3, #32
 8008b0e:	e004      	b.n	8008b1a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8008b10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b14:	fab3 f383 	clz	r3, r3
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d105      	bne.n	8008b34 <HAL_ADC_ConfigChannel+0x278>
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	0e9b      	lsrs	r3, r3, #26
 8008b2e:	f003 031f 	and.w	r3, r3, #31
 8008b32:	e018      	b.n	8008b66 <HAL_ADC_ConfigChannel+0x2aa>
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b40:	fa93 f3a3 	rbit	r3, r3
 8008b44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008b48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008b4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008b58:	2320      	movs	r3, #32
 8008b5a:	e004      	b.n	8008b66 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008b5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b60:	fab3 f383 	clz	r3, r3
 8008b64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d106      	bne.n	8008b78 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	2101      	movs	r1, #1
 8008b72:	4618      	mov	r0, r3
 8008b74:	f7ff fa1e 	bl	8007fb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2102      	movs	r1, #2
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7ff fa02 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008b84:	4603      	mov	r3, r0
 8008b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d10a      	bne.n	8008ba4 <HAL_ADC_ConfigChannel+0x2e8>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2102      	movs	r1, #2
 8008b94:	4618      	mov	r0, r3
 8008b96:	f7ff f9f7 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	0e9b      	lsrs	r3, r3, #26
 8008b9e:	f003 021f 	and.w	r2, r3, #31
 8008ba2:	e01e      	b.n	8008be2 <HAL_ADC_ConfigChannel+0x326>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2102      	movs	r1, #2
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7ff f9ec 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bba:	fa93 f3a3 	rbit	r3, r3
 8008bbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008bca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d101      	bne.n	8008bd6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8008bd2:	2320      	movs	r3, #32
 8008bd4:	e004      	b.n	8008be0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8008bd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008bda:	fab3 f383 	clz	r3, r3
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d105      	bne.n	8008bfa <HAL_ADC_ConfigChannel+0x33e>
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	0e9b      	lsrs	r3, r3, #26
 8008bf4:	f003 031f 	and.w	r3, r3, #31
 8008bf8:	e016      	b.n	8008c28 <HAL_ADC_ConfigChannel+0x36c>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008c06:	fa93 f3a3 	rbit	r3, r3
 8008c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008c0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008c0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008c12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008c1a:	2320      	movs	r3, #32
 8008c1c:	e004      	b.n	8008c28 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8008c1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c22:	fab3 f383 	clz	r3, r3
 8008c26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d106      	bne.n	8008c3a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2200      	movs	r2, #0
 8008c32:	2102      	movs	r1, #2
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7ff f9bd 	bl	8007fb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2103      	movs	r1, #3
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7ff f9a1 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008c46:	4603      	mov	r3, r0
 8008c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d10a      	bne.n	8008c66 <HAL_ADC_ConfigChannel+0x3aa>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2103      	movs	r1, #3
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7ff f996 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	0e9b      	lsrs	r3, r3, #26
 8008c60:	f003 021f 	and.w	r2, r3, #31
 8008c64:	e017      	b.n	8008c96 <HAL_ADC_ConfigChannel+0x3da>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2103      	movs	r1, #3
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7ff f98b 	bl	8007f88 <LL_ADC_GetOffsetChannel>
 8008c72:	4603      	mov	r3, r0
 8008c74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c78:	fa93 f3a3 	rbit	r3, r3
 8008c7c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008c7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c80:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008c82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d101      	bne.n	8008c8c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008c88:	2320      	movs	r3, #32
 8008c8a:	e003      	b.n	8008c94 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008c8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c8e:	fab3 f383 	clz	r3, r3
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d105      	bne.n	8008cae <HAL_ADC_ConfigChannel+0x3f2>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	0e9b      	lsrs	r3, r3, #26
 8008ca8:	f003 031f 	and.w	r3, r3, #31
 8008cac:	e011      	b.n	8008cd2 <HAL_ADC_ConfigChannel+0x416>
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cb4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cb6:	fa93 f3a3 	rbit	r3, r3
 8008cba:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008cbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008cc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d101      	bne.n	8008cca <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8008cc6:	2320      	movs	r3, #32
 8008cc8:	e003      	b.n	8008cd2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8008cca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ccc:	fab3 f383 	clz	r3, r3
 8008cd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d106      	bne.n	8008ce4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	2103      	movs	r1, #3
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff f968 	bl	8007fb4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f7ff fad9 	bl	80082a0 <LL_ADC_IsEnabled>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f040 813d 	bne.w	8008f70 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6818      	ldr	r0, [r3, #0]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	6819      	ldr	r1, [r3, #0]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	461a      	mov	r2, r3
 8008d04:	f7ff fa24 	bl	8008150 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	4aa2      	ldr	r2, [pc, #648]	@ (8008f98 <HAL_ADC_ConfigChannel+0x6dc>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	f040 812e 	bne.w	8008f70 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10b      	bne.n	8008d3c <HAL_ADC_ConfigChannel+0x480>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	0e9b      	lsrs	r3, r3, #26
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	f003 031f 	and.w	r3, r3, #31
 8008d30:	2b09      	cmp	r3, #9
 8008d32:	bf94      	ite	ls
 8008d34:	2301      	movls	r3, #1
 8008d36:	2300      	movhi	r3, #0
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	e019      	b.n	8008d70 <HAL_ADC_ConfigChannel+0x4b4>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d44:	fa93 f3a3 	rbit	r3, r3
 8008d48:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008d4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d4c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008d4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d101      	bne.n	8008d58 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008d54:	2320      	movs	r3, #32
 8008d56:	e003      	b.n	8008d60 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008d58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d5a:	fab3 f383 	clz	r3, r3
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	3301      	adds	r3, #1
 8008d62:	f003 031f 	and.w	r3, r3, #31
 8008d66:	2b09      	cmp	r3, #9
 8008d68:	bf94      	ite	ls
 8008d6a:	2301      	movls	r3, #1
 8008d6c:	2300      	movhi	r3, #0
 8008d6e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d079      	beq.n	8008e68 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d107      	bne.n	8008d90 <HAL_ADC_ConfigChannel+0x4d4>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	0e9b      	lsrs	r3, r3, #26
 8008d86:	3301      	adds	r3, #1
 8008d88:	069b      	lsls	r3, r3, #26
 8008d8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d8e:	e015      	b.n	8008dbc <HAL_ADC_ConfigChannel+0x500>
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d98:	fa93 f3a3 	rbit	r3, r3
 8008d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008da0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008da8:	2320      	movs	r3, #32
 8008daa:	e003      	b.n	8008db4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008dac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dae:	fab3 f383 	clz	r3, r3
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	3301      	adds	r3, #1
 8008db6:	069b      	lsls	r3, r3, #26
 8008db8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d109      	bne.n	8008ddc <HAL_ADC_ConfigChannel+0x520>
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	0e9b      	lsrs	r3, r3, #26
 8008dce:	3301      	adds	r3, #1
 8008dd0:	f003 031f 	and.w	r3, r3, #31
 8008dd4:	2101      	movs	r1, #1
 8008dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8008dda:	e017      	b.n	8008e0c <HAL_ADC_ConfigChannel+0x550>
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008de2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008de4:	fa93 f3a3 	rbit	r3, r3
 8008de8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008dea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008dee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d101      	bne.n	8008df8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8008df4:	2320      	movs	r3, #32
 8008df6:	e003      	b.n	8008e00 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8008df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dfa:	fab3 f383 	clz	r3, r3
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	3301      	adds	r3, #1
 8008e02:	f003 031f 	and.w	r3, r3, #31
 8008e06:	2101      	movs	r1, #1
 8008e08:	fa01 f303 	lsl.w	r3, r1, r3
 8008e0c:	ea42 0103 	orr.w	r1, r2, r3
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d10a      	bne.n	8008e32 <HAL_ADC_ConfigChannel+0x576>
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	0e9b      	lsrs	r3, r3, #26
 8008e22:	3301      	adds	r3, #1
 8008e24:	f003 021f 	and.w	r2, r3, #31
 8008e28:	4613      	mov	r3, r2
 8008e2a:	005b      	lsls	r3, r3, #1
 8008e2c:	4413      	add	r3, r2
 8008e2e:	051b      	lsls	r3, r3, #20
 8008e30:	e018      	b.n	8008e64 <HAL_ADC_ConfigChannel+0x5a8>
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3a:	fa93 f3a3 	rbit	r3, r3
 8008e3e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008e44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d101      	bne.n	8008e4e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008e4a:	2320      	movs	r3, #32
 8008e4c:	e003      	b.n	8008e56 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8008e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e50:	fab3 f383 	clz	r3, r3
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	3301      	adds	r3, #1
 8008e58:	f003 021f 	and.w	r2, r3, #31
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	005b      	lsls	r3, r3, #1
 8008e60:	4413      	add	r3, r2
 8008e62:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008e64:	430b      	orrs	r3, r1
 8008e66:	e07e      	b.n	8008f66 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d107      	bne.n	8008e84 <HAL_ADC_ConfigChannel+0x5c8>
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	0e9b      	lsrs	r3, r3, #26
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	069b      	lsls	r3, r3, #26
 8008e7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008e82:	e015      	b.n	8008eb0 <HAL_ADC_ConfigChannel+0x5f4>
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e8c:	fa93 f3a3 	rbit	r3, r3
 8008e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e94:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d101      	bne.n	8008ea0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008e9c:	2320      	movs	r3, #32
 8008e9e:	e003      	b.n	8008ea8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea2:	fab3 f383 	clz	r3, r3
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	069b      	lsls	r3, r3, #26
 8008eac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d109      	bne.n	8008ed0 <HAL_ADC_ConfigChannel+0x614>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	0e9b      	lsrs	r3, r3, #26
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	f003 031f 	and.w	r3, r3, #31
 8008ec8:	2101      	movs	r1, #1
 8008eca:	fa01 f303 	lsl.w	r3, r1, r3
 8008ece:	e017      	b.n	8008f00 <HAL_ADC_ConfigChannel+0x644>
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ed6:	6a3b      	ldr	r3, [r7, #32]
 8008ed8:	fa93 f3a3 	rbit	r3, r3
 8008edc:	61fb      	str	r3, [r7, #28]
  return result;
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d101      	bne.n	8008eec <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8008ee8:	2320      	movs	r3, #32
 8008eea:	e003      	b.n	8008ef4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8008eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eee:	fab3 f383 	clz	r3, r3
 8008ef2:	b2db      	uxtb	r3, r3
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	f003 031f 	and.w	r3, r3, #31
 8008efa:	2101      	movs	r1, #1
 8008efc:	fa01 f303 	lsl.w	r3, r1, r3
 8008f00:	ea42 0103 	orr.w	r1, r2, r3
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d10d      	bne.n	8008f2c <HAL_ADC_ConfigChannel+0x670>
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	0e9b      	lsrs	r3, r3, #26
 8008f16:	3301      	adds	r3, #1
 8008f18:	f003 021f 	and.w	r2, r3, #31
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	005b      	lsls	r3, r3, #1
 8008f20:	4413      	add	r3, r2
 8008f22:	3b1e      	subs	r3, #30
 8008f24:	051b      	lsls	r3, r3, #20
 8008f26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008f2a:	e01b      	b.n	8008f64 <HAL_ADC_ConfigChannel+0x6a8>
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	fa93 f3a3 	rbit	r3, r3
 8008f38:	613b      	str	r3, [r7, #16]
  return result;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d101      	bne.n	8008f48 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008f44:	2320      	movs	r3, #32
 8008f46:	e003      	b.n	8008f50 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	fab3 f383 	clz	r3, r3
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	3301      	adds	r3, #1
 8008f52:	f003 021f 	and.w	r2, r3, #31
 8008f56:	4613      	mov	r3, r2
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	4413      	add	r3, r2
 8008f5c:	3b1e      	subs	r3, #30
 8008f5e:	051b      	lsls	r3, r3, #20
 8008f60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008f64:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	f7ff f8c5 	bl	80080fa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	4b09      	ldr	r3, [pc, #36]	@ (8008f9c <HAL_ADC_ConfigChannel+0x6e0>)
 8008f76:	4013      	ands	r3, r2
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f000 80be 	beq.w	80090fa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f86:	d004      	beq.n	8008f92 <HAL_ADC_ConfigChannel+0x6d6>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a04      	ldr	r2, [pc, #16]	@ (8008fa0 <HAL_ADC_ConfigChannel+0x6e4>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d10a      	bne.n	8008fa8 <HAL_ADC_ConfigChannel+0x6ec>
 8008f92:	4b04      	ldr	r3, [pc, #16]	@ (8008fa4 <HAL_ADC_ConfigChannel+0x6e8>)
 8008f94:	e009      	b.n	8008faa <HAL_ADC_ConfigChannel+0x6ee>
 8008f96:	bf00      	nop
 8008f98:	407f0000 	.word	0x407f0000
 8008f9c:	80080000 	.word	0x80080000
 8008fa0:	50000100 	.word	0x50000100
 8008fa4:	50000300 	.word	0x50000300
 8008fa8:	4b59      	ldr	r3, [pc, #356]	@ (8009110 <HAL_ADC_ConfigChannel+0x854>)
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7fe ffba 	bl	8007f24 <LL_ADC_GetCommonPathInternalCh>
 8008fb0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a56      	ldr	r2, [pc, #344]	@ (8009114 <HAL_ADC_ConfigChannel+0x858>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d004      	beq.n	8008fc8 <HAL_ADC_ConfigChannel+0x70c>
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a55      	ldr	r2, [pc, #340]	@ (8009118 <HAL_ADC_ConfigChannel+0x85c>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d13a      	bne.n	800903e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008fcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d134      	bne.n	800903e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fdc:	d005      	beq.n	8008fea <HAL_ADC_ConfigChannel+0x72e>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a4e      	ldr	r2, [pc, #312]	@ (800911c <HAL_ADC_ConfigChannel+0x860>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	f040 8085 	bne.w	80090f4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ff2:	d004      	beq.n	8008ffe <HAL_ADC_ConfigChannel+0x742>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a49      	ldr	r2, [pc, #292]	@ (8009120 <HAL_ADC_ConfigChannel+0x864>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d101      	bne.n	8009002 <HAL_ADC_ConfigChannel+0x746>
 8008ffe:	4a49      	ldr	r2, [pc, #292]	@ (8009124 <HAL_ADC_ConfigChannel+0x868>)
 8009000:	e000      	b.n	8009004 <HAL_ADC_ConfigChannel+0x748>
 8009002:	4a43      	ldr	r2, [pc, #268]	@ (8009110 <HAL_ADC_ConfigChannel+0x854>)
 8009004:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009008:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800900c:	4619      	mov	r1, r3
 800900e:	4610      	mov	r0, r2
 8009010:	f7fe ff75 	bl	8007efe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009014:	4b44      	ldr	r3, [pc, #272]	@ (8009128 <HAL_ADC_ConfigChannel+0x86c>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	099b      	lsrs	r3, r3, #6
 800901a:	4a44      	ldr	r2, [pc, #272]	@ (800912c <HAL_ADC_ConfigChannel+0x870>)
 800901c:	fba2 2303 	umull	r2, r3, r2, r3
 8009020:	099b      	lsrs	r3, r3, #6
 8009022:	1c5a      	adds	r2, r3, #1
 8009024:	4613      	mov	r3, r2
 8009026:	005b      	lsls	r3, r3, #1
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800902e:	e002      	b.n	8009036 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	3b01      	subs	r3, #1
 8009034:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d1f9      	bne.n	8009030 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800903c:	e05a      	b.n	80090f4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a3b      	ldr	r2, [pc, #236]	@ (8009130 <HAL_ADC_ConfigChannel+0x874>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d125      	bne.n	8009094 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009048:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800904c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d11f      	bne.n	8009094 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a31      	ldr	r2, [pc, #196]	@ (8009120 <HAL_ADC_ConfigChannel+0x864>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d104      	bne.n	8009068 <HAL_ADC_ConfigChannel+0x7ac>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a34      	ldr	r2, [pc, #208]	@ (8009134 <HAL_ADC_ConfigChannel+0x878>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d047      	beq.n	80090f8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009070:	d004      	beq.n	800907c <HAL_ADC_ConfigChannel+0x7c0>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a2a      	ldr	r2, [pc, #168]	@ (8009120 <HAL_ADC_ConfigChannel+0x864>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d101      	bne.n	8009080 <HAL_ADC_ConfigChannel+0x7c4>
 800907c:	4a29      	ldr	r2, [pc, #164]	@ (8009124 <HAL_ADC_ConfigChannel+0x868>)
 800907e:	e000      	b.n	8009082 <HAL_ADC_ConfigChannel+0x7c6>
 8009080:	4a23      	ldr	r2, [pc, #140]	@ (8009110 <HAL_ADC_ConfigChannel+0x854>)
 8009082:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009086:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800908a:	4619      	mov	r1, r3
 800908c:	4610      	mov	r0, r2
 800908e:	f7fe ff36 	bl	8007efe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009092:	e031      	b.n	80090f8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a27      	ldr	r2, [pc, #156]	@ (8009138 <HAL_ADC_ConfigChannel+0x87c>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d12d      	bne.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800909e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80090a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d127      	bne.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a1c      	ldr	r2, [pc, #112]	@ (8009120 <HAL_ADC_ConfigChannel+0x864>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d022      	beq.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090bc:	d004      	beq.n	80090c8 <HAL_ADC_ConfigChannel+0x80c>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a17      	ldr	r2, [pc, #92]	@ (8009120 <HAL_ADC_ConfigChannel+0x864>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d101      	bne.n	80090cc <HAL_ADC_ConfigChannel+0x810>
 80090c8:	4a16      	ldr	r2, [pc, #88]	@ (8009124 <HAL_ADC_ConfigChannel+0x868>)
 80090ca:	e000      	b.n	80090ce <HAL_ADC_ConfigChannel+0x812>
 80090cc:	4a10      	ldr	r2, [pc, #64]	@ (8009110 <HAL_ADC_ConfigChannel+0x854>)
 80090ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80090d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80090d6:	4619      	mov	r1, r3
 80090d8:	4610      	mov	r0, r2
 80090da:	f7fe ff10 	bl	8007efe <LL_ADC_SetCommonPathInternalCh>
 80090de:	e00c      	b.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090e4:	f043 0220 	orr.w	r2, r3, #32
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80090f2:	e002      	b.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80090f4:	bf00      	nop
 80090f6:	e000      	b.n	80090fa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80090f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009102:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009106:	4618      	mov	r0, r3
 8009108:	37d8      	adds	r7, #216	@ 0xd8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
 800910e:	bf00      	nop
 8009110:	50000700 	.word	0x50000700
 8009114:	c3210000 	.word	0xc3210000
 8009118:	90c00010 	.word	0x90c00010
 800911c:	50000600 	.word	0x50000600
 8009120:	50000100 	.word	0x50000100
 8009124:	50000300 	.word	0x50000300
 8009128:	2000013c 	.word	0x2000013c
 800912c:	053e2d63 	.word	0x053e2d63
 8009130:	c7520000 	.word	0xc7520000
 8009134:	50000500 	.word	0x50000500
 8009138:	cb840000 	.word	0xcb840000

0800913c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009144:	2300      	movs	r3, #0
 8009146:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4618      	mov	r0, r3
 800914e:	f7ff f8a7 	bl	80082a0 <LL_ADC_IsEnabled>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d176      	bne.n	8009246 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	689a      	ldr	r2, [r3, #8]
 800915e:	4b3c      	ldr	r3, [pc, #240]	@ (8009250 <ADC_Enable+0x114>)
 8009160:	4013      	ands	r3, r2
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00d      	beq.n	8009182 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800916a:	f043 0210 	orr.w	r2, r3, #16
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009176:	f043 0201 	orr.w	r2, r3, #1
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e062      	b.n	8009248 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4618      	mov	r0, r3
 8009188:	f7ff f862 	bl	8008250 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009194:	d004      	beq.n	80091a0 <ADC_Enable+0x64>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a2e      	ldr	r2, [pc, #184]	@ (8009254 <ADC_Enable+0x118>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d101      	bne.n	80091a4 <ADC_Enable+0x68>
 80091a0:	4b2d      	ldr	r3, [pc, #180]	@ (8009258 <ADC_Enable+0x11c>)
 80091a2:	e000      	b.n	80091a6 <ADC_Enable+0x6a>
 80091a4:	4b2d      	ldr	r3, [pc, #180]	@ (800925c <ADC_Enable+0x120>)
 80091a6:	4618      	mov	r0, r3
 80091a8:	f7fe febc 	bl	8007f24 <LL_ADC_GetCommonPathInternalCh>
 80091ac:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80091ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d013      	beq.n	80091de <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80091b6:	4b2a      	ldr	r3, [pc, #168]	@ (8009260 <ADC_Enable+0x124>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	099b      	lsrs	r3, r3, #6
 80091bc:	4a29      	ldr	r2, [pc, #164]	@ (8009264 <ADC_Enable+0x128>)
 80091be:	fba2 2303 	umull	r2, r3, r2, r3
 80091c2:	099b      	lsrs	r3, r3, #6
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	4613      	mov	r3, r2
 80091c8:	005b      	lsls	r3, r3, #1
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80091d0:	e002      	b.n	80091d8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	3b01      	subs	r3, #1
 80091d6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1f9      	bne.n	80091d2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80091de:	f7fe fe6f 	bl	8007ec0 <HAL_GetTick>
 80091e2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80091e4:	e028      	b.n	8009238 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff f858 	bl	80082a0 <LL_ADC_IsEnabled>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d104      	bne.n	8009200 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7ff f828 	bl	8008250 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009200:	f7fe fe5e 	bl	8007ec0 <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	2b02      	cmp	r3, #2
 800920c:	d914      	bls.n	8009238 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0301 	and.w	r3, r3, #1
 8009218:	2b01      	cmp	r3, #1
 800921a:	d00d      	beq.n	8009238 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009220:	f043 0210 	orr.w	r2, r3, #16
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800922c:	f043 0201 	orr.w	r2, r3, #1
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009234:	2301      	movs	r3, #1
 8009236:	e007      	b.n	8009248 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 0301 	and.w	r3, r3, #1
 8009242:	2b01      	cmp	r3, #1
 8009244:	d1cf      	bne.n	80091e6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	8000003f 	.word	0x8000003f
 8009254:	50000100 	.word	0x50000100
 8009258:	50000300 	.word	0x50000300
 800925c:	50000700 	.word	0x50000700
 8009260:	2000013c 	.word	0x2000013c
 8009264:	053e2d63 	.word	0x053e2d63

08009268 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4618      	mov	r0, r3
 8009276:	f7ff f826 	bl	80082c6 <LL_ADC_IsDisableOngoing>
 800927a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4618      	mov	r0, r3
 8009282:	f7ff f80d 	bl	80082a0 <LL_ADC_IsEnabled>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d047      	beq.n	800931c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d144      	bne.n	800931c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f003 030d 	and.w	r3, r3, #13
 800929c:	2b01      	cmp	r3, #1
 800929e:	d10c      	bne.n	80092ba <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4618      	mov	r0, r3
 80092a6:	f7fe ffe7 	bl	8008278 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2203      	movs	r2, #3
 80092b0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80092b2:	f7fe fe05 	bl	8007ec0 <HAL_GetTick>
 80092b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80092b8:	e029      	b.n	800930e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092be:	f043 0210 	orr.w	r2, r3, #16
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ca:	f043 0201 	orr.w	r2, r3, #1
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e023      	b.n	800931e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80092d6:	f7fe fdf3 	bl	8007ec0 <HAL_GetTick>
 80092da:	4602      	mov	r2, r0
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	1ad3      	subs	r3, r2, r3
 80092e0:	2b02      	cmp	r3, #2
 80092e2:	d914      	bls.n	800930e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f003 0301 	and.w	r3, r3, #1
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00d      	beq.n	800930e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092f6:	f043 0210 	orr.w	r2, r3, #16
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009302:	f043 0201 	orr.w	r2, r3, #1
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e007      	b.n	800931e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	f003 0301 	and.w	r3, r3, #1
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1dc      	bne.n	80092d6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b084      	sub	sp, #16
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009332:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009338:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800933c:	2b00      	cmp	r3, #0
 800933e:	d14b      	bne.n	80093d8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 0308 	and.w	r3, r3, #8
 8009356:	2b00      	cmp	r3, #0
 8009358:	d021      	beq.n	800939e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4618      	mov	r0, r3
 8009360:	f7fe fe8c 	bl	800807c <LL_ADC_REG_IsTriggerSourceSWStart>
 8009364:	4603      	mov	r3, r0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d032      	beq.n	80093d0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d12b      	bne.n	80093d0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800937c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009388:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d11f      	bne.n	80093d0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009394:	f043 0201 	orr.w	r2, r3, #1
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800939c:	e018      	b.n	80093d0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d111      	bne.n	80093d0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d105      	bne.n	80093d0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093c8:	f043 0201 	orr.w	r2, r3, #1
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80093d0:	68f8      	ldr	r0, [r7, #12]
 80093d2:	f7ff fa55 	bl	8008880 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80093d6:	e00e      	b.n	80093f6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093dc:	f003 0310 	and.w	r3, r3, #16
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d003      	beq.n	80093ec <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f7ff fa5f 	bl	80088a8 <HAL_ADC_ErrorCallback>
}
 80093ea:	e004      	b.n	80093f6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	4798      	blx	r3
}
 80093f6:	bf00      	nop
 80093f8:	3710      	adds	r7, #16
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}

080093fe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80093fe:	b580      	push	{r7, lr}
 8009400:	b084      	sub	sp, #16
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f7ff fa41 	bl	8008894 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009412:	bf00      	nop
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800941a:	b580      	push	{r7, lr}
 800941c:	b084      	sub	sp, #16
 800941e:	af00      	add	r7, sp, #0
 8009420:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009426:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800942c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009438:	f043 0204 	orr.w	r2, r3, #4
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	f7ff fa31 	bl	80088a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009446:	bf00      	nop
 8009448:	3710      	adds	r7, #16
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <LL_ADC_IsEnabled>:
{
 800944e:	b480      	push	{r7}
 8009450:	b083      	sub	sp, #12
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f003 0301 	and.w	r3, r3, #1
 800945e:	2b01      	cmp	r3, #1
 8009460:	d101      	bne.n	8009466 <LL_ADC_IsEnabled+0x18>
 8009462:	2301      	movs	r3, #1
 8009464:	e000      	b.n	8009468 <LL_ADC_IsEnabled+0x1a>
 8009466:	2300      	movs	r3, #0
}
 8009468:	4618      	mov	r0, r3
 800946a:	370c      	adds	r7, #12
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr

08009474 <LL_ADC_StartCalibration>:
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8009486:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800948a:	683a      	ldr	r2, [r7, #0]
 800948c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009490:	4313      	orrs	r3, r2
 8009492:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	609a      	str	r2, [r3, #8]
}
 800949a:	bf00      	nop
 800949c:	370c      	adds	r7, #12
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr

080094a6 <LL_ADC_IsCalibrationOnGoing>:
{
 80094a6:	b480      	push	{r7}
 80094a8:	b083      	sub	sp, #12
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094ba:	d101      	bne.n	80094c0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80094bc:	2301      	movs	r3, #1
 80094be:	e000      	b.n	80094c2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	370c      	adds	r7, #12
 80094c6:	46bd      	mov	sp, r7
 80094c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094cc:	4770      	bx	lr

080094ce <LL_ADC_REG_IsConversionOngoing>:
{
 80094ce:	b480      	push	{r7}
 80094d0:	b083      	sub	sp, #12
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	f003 0304 	and.w	r3, r3, #4
 80094de:	2b04      	cmp	r3, #4
 80094e0:	d101      	bne.n	80094e6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80094e2:	2301      	movs	r3, #1
 80094e4:	e000      	b.n	80094e8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80094e6:	2300      	movs	r3, #0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	370c      	adds	r7, #12
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80094fe:	2300      	movs	r3, #0
 8009500:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009508:	2b01      	cmp	r3, #1
 800950a:	d101      	bne.n	8009510 <HAL_ADCEx_Calibration_Start+0x1c>
 800950c:	2302      	movs	r3, #2
 800950e:	e04d      	b.n	80095ac <HAL_ADCEx_Calibration_Start+0xb8>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2201      	movs	r2, #1
 8009514:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f7ff fea5 	bl	8009268 <ADC_Disable>
 800951e:	4603      	mov	r3, r0
 8009520:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d136      	bne.n	8009596 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009530:	f023 0302 	bic.w	r3, r3, #2
 8009534:	f043 0202 	orr.w	r2, r3, #2
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	6839      	ldr	r1, [r7, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f7ff ff96 	bl	8009474 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009548:	e014      	b.n	8009574 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	3301      	adds	r3, #1
 800954e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	4a18      	ldr	r2, [pc, #96]	@ (80095b4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d90d      	bls.n	8009574 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800955c:	f023 0312 	bic.w	r3, r3, #18
 8009560:	f043 0210 	orr.w	r2, r3, #16
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e01b      	b.n	80095ac <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4618      	mov	r0, r3
 800957a:	f7ff ff94 	bl	80094a6 <LL_ADC_IsCalibrationOnGoing>
 800957e:	4603      	mov	r3, r0
 8009580:	2b00      	cmp	r3, #0
 8009582:	d1e2      	bne.n	800954a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009588:	f023 0303 	bic.w	r3, r3, #3
 800958c:	f043 0201 	orr.w	r2, r3, #1
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009594:	e005      	b.n	80095a2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800959a:	f043 0210 	orr.w	r2, r3, #16
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	0004de01 	.word	0x0004de01

080095b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80095b8:	b590      	push	{r4, r7, lr}
 80095ba:	b0a1      	sub	sp, #132	@ 0x84
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80095c2:	2300      	movs	r3, #0
 80095c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	d101      	bne.n	80095d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80095d2:	2302      	movs	r3, #2
 80095d4:	e0e7      	b.n	80097a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2201      	movs	r2, #1
 80095da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80095de:	2300      	movs	r3, #0
 80095e0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80095e2:	2300      	movs	r3, #0
 80095e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095ee:	d102      	bne.n	80095f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80095f0:	4b6f      	ldr	r3, [pc, #444]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80095f2:	60bb      	str	r3, [r7, #8]
 80095f4:	e009      	b.n	800960a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a6e      	ldr	r2, [pc, #440]	@ (80097b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d102      	bne.n	8009606 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8009600:	4b6d      	ldr	r3, [pc, #436]	@ (80097b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009602:	60bb      	str	r3, [r7, #8]
 8009604:	e001      	b.n	800960a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8009606:	2300      	movs	r3, #0
 8009608:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10b      	bne.n	8009628 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009614:	f043 0220 	orr.w	r2, r3, #32
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e0be      	b.n	80097a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	4618      	mov	r0, r3
 800962c:	f7ff ff4f 	bl	80094ce <LL_ADC_REG_IsConversionOngoing>
 8009630:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4618      	mov	r0, r3
 8009638:	f7ff ff49 	bl	80094ce <LL_ADC_REG_IsConversionOngoing>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	f040 80a0 	bne.w	8009784 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009644:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009646:	2b00      	cmp	r3, #0
 8009648:	f040 809c 	bne.w	8009784 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009654:	d004      	beq.n	8009660 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a55      	ldr	r2, [pc, #340]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d101      	bne.n	8009664 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8009660:	4b56      	ldr	r3, [pc, #344]	@ (80097bc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8009662:	e000      	b.n	8009666 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8009664:	4b56      	ldr	r3, [pc, #344]	@ (80097c0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8009666:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d04b      	beq.n	8009708 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009670:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009672:	689b      	ldr	r3, [r3, #8]
 8009674:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	6859      	ldr	r1, [r3, #4]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009682:	035b      	lsls	r3, r3, #13
 8009684:	430b      	orrs	r3, r1
 8009686:	431a      	orrs	r2, r3
 8009688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800968a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009694:	d004      	beq.n	80096a0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a45      	ldr	r2, [pc, #276]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d10f      	bne.n	80096c0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80096a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80096a4:	f7ff fed3 	bl	800944e <LL_ADC_IsEnabled>
 80096a8:	4604      	mov	r4, r0
 80096aa:	4841      	ldr	r0, [pc, #260]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80096ac:	f7ff fecf 	bl	800944e <LL_ADC_IsEnabled>
 80096b0:	4603      	mov	r3, r0
 80096b2:	4323      	orrs	r3, r4
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	bf0c      	ite	eq
 80096b8:	2301      	moveq	r3, #1
 80096ba:	2300      	movne	r3, #0
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	e012      	b.n	80096e6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80096c0:	483c      	ldr	r0, [pc, #240]	@ (80097b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80096c2:	f7ff fec4 	bl	800944e <LL_ADC_IsEnabled>
 80096c6:	4604      	mov	r4, r0
 80096c8:	483b      	ldr	r0, [pc, #236]	@ (80097b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80096ca:	f7ff fec0 	bl	800944e <LL_ADC_IsEnabled>
 80096ce:	4603      	mov	r3, r0
 80096d0:	431c      	orrs	r4, r3
 80096d2:	483c      	ldr	r0, [pc, #240]	@ (80097c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80096d4:	f7ff febb 	bl	800944e <LL_ADC_IsEnabled>
 80096d8:	4603      	mov	r3, r0
 80096da:	4323      	orrs	r3, r4
 80096dc:	2b00      	cmp	r3, #0
 80096de:	bf0c      	ite	eq
 80096e0:	2301      	moveq	r3, #1
 80096e2:	2300      	movne	r3, #0
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d056      	beq.n	8009798 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80096ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80096f2:	f023 030f 	bic.w	r3, r3, #15
 80096f6:	683a      	ldr	r2, [r7, #0]
 80096f8:	6811      	ldr	r1, [r2, #0]
 80096fa:	683a      	ldr	r2, [r7, #0]
 80096fc:	6892      	ldr	r2, [r2, #8]
 80096fe:	430a      	orrs	r2, r1
 8009700:	431a      	orrs	r2, r3
 8009702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009704:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009706:	e047      	b.n	8009798 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009708:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009710:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009712:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800971c:	d004      	beq.n	8009728 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4a23      	ldr	r2, [pc, #140]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d10f      	bne.n	8009748 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8009728:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800972c:	f7ff fe8f 	bl	800944e <LL_ADC_IsEnabled>
 8009730:	4604      	mov	r4, r0
 8009732:	481f      	ldr	r0, [pc, #124]	@ (80097b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009734:	f7ff fe8b 	bl	800944e <LL_ADC_IsEnabled>
 8009738:	4603      	mov	r3, r0
 800973a:	4323      	orrs	r3, r4
 800973c:	2b00      	cmp	r3, #0
 800973e:	bf0c      	ite	eq
 8009740:	2301      	moveq	r3, #1
 8009742:	2300      	movne	r3, #0
 8009744:	b2db      	uxtb	r3, r3
 8009746:	e012      	b.n	800976e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8009748:	481a      	ldr	r0, [pc, #104]	@ (80097b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800974a:	f7ff fe80 	bl	800944e <LL_ADC_IsEnabled>
 800974e:	4604      	mov	r4, r0
 8009750:	4819      	ldr	r0, [pc, #100]	@ (80097b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8009752:	f7ff fe7c 	bl	800944e <LL_ADC_IsEnabled>
 8009756:	4603      	mov	r3, r0
 8009758:	431c      	orrs	r4, r3
 800975a:	481a      	ldr	r0, [pc, #104]	@ (80097c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800975c:	f7ff fe77 	bl	800944e <LL_ADC_IsEnabled>
 8009760:	4603      	mov	r3, r0
 8009762:	4323      	orrs	r3, r4
 8009764:	2b00      	cmp	r3, #0
 8009766:	bf0c      	ite	eq
 8009768:	2301      	moveq	r3, #1
 800976a:	2300      	movne	r3, #0
 800976c:	b2db      	uxtb	r3, r3
 800976e:	2b00      	cmp	r3, #0
 8009770:	d012      	beq.n	8009798 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009772:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800977a:	f023 030f 	bic.w	r3, r3, #15
 800977e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009780:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009782:	e009      	b.n	8009798 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009788:	f043 0220 	orr.w	r2, r3, #32
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009796:	e000      	b.n	800979a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009798:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80097a2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3784      	adds	r7, #132	@ 0x84
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd90      	pop	{r4, r7, pc}
 80097ae:	bf00      	nop
 80097b0:	50000100 	.word	0x50000100
 80097b4:	50000400 	.word	0x50000400
 80097b8:	50000500 	.word	0x50000500
 80097bc:	50000300 	.word	0x50000300
 80097c0:	50000700 	.word	0x50000700
 80097c4:	50000600 	.word	0x50000600

080097c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f003 0307 	and.w	r3, r3, #7
 80097d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80097d8:	4b0c      	ldr	r3, [pc, #48]	@ (800980c <__NVIC_SetPriorityGrouping+0x44>)
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80097e4:	4013      	ands	r3, r2
 80097e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80097f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80097f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80097f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80097fa:	4a04      	ldr	r2, [pc, #16]	@ (800980c <__NVIC_SetPriorityGrouping+0x44>)
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	60d3      	str	r3, [r2, #12]
}
 8009800:	bf00      	nop
 8009802:	3714      	adds	r7, #20
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr
 800980c:	e000ed00 	.word	0xe000ed00

08009810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009810:	b480      	push	{r7}
 8009812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009814:	4b04      	ldr	r3, [pc, #16]	@ (8009828 <__NVIC_GetPriorityGrouping+0x18>)
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	0a1b      	lsrs	r3, r3, #8
 800981a:	f003 0307 	and.w	r3, r3, #7
}
 800981e:	4618      	mov	r0, r3
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr
 8009828:	e000ed00 	.word	0xe000ed00

0800982c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800983a:	2b00      	cmp	r3, #0
 800983c:	db0b      	blt.n	8009856 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800983e:	79fb      	ldrb	r3, [r7, #7]
 8009840:	f003 021f 	and.w	r2, r3, #31
 8009844:	4907      	ldr	r1, [pc, #28]	@ (8009864 <__NVIC_EnableIRQ+0x38>)
 8009846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800984a:	095b      	lsrs	r3, r3, #5
 800984c:	2001      	movs	r0, #1
 800984e:	fa00 f202 	lsl.w	r2, r0, r2
 8009852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009856:	bf00      	nop
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	e000e100 	.word	0xe000e100

08009868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	4603      	mov	r3, r0
 8009870:	6039      	str	r1, [r7, #0]
 8009872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009878:	2b00      	cmp	r3, #0
 800987a:	db0a      	blt.n	8009892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	b2da      	uxtb	r2, r3
 8009880:	490c      	ldr	r1, [pc, #48]	@ (80098b4 <__NVIC_SetPriority+0x4c>)
 8009882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009886:	0112      	lsls	r2, r2, #4
 8009888:	b2d2      	uxtb	r2, r2
 800988a:	440b      	add	r3, r1
 800988c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009890:	e00a      	b.n	80098a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	b2da      	uxtb	r2, r3
 8009896:	4908      	ldr	r1, [pc, #32]	@ (80098b8 <__NVIC_SetPriority+0x50>)
 8009898:	79fb      	ldrb	r3, [r7, #7]
 800989a:	f003 030f 	and.w	r3, r3, #15
 800989e:	3b04      	subs	r3, #4
 80098a0:	0112      	lsls	r2, r2, #4
 80098a2:	b2d2      	uxtb	r2, r2
 80098a4:	440b      	add	r3, r1
 80098a6:	761a      	strb	r2, [r3, #24]
}
 80098a8:	bf00      	nop
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr
 80098b4:	e000e100 	.word	0xe000e100
 80098b8:	e000ed00 	.word	0xe000ed00

080098bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80098bc:	b480      	push	{r7}
 80098be:	b089      	sub	sp, #36	@ 0x24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f003 0307 	and.w	r3, r3, #7
 80098ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	f1c3 0307 	rsb	r3, r3, #7
 80098d6:	2b04      	cmp	r3, #4
 80098d8:	bf28      	it	cs
 80098da:	2304      	movcs	r3, #4
 80098dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	3304      	adds	r3, #4
 80098e2:	2b06      	cmp	r3, #6
 80098e4:	d902      	bls.n	80098ec <NVIC_EncodePriority+0x30>
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	3b03      	subs	r3, #3
 80098ea:	e000      	b.n	80098ee <NVIC_EncodePriority+0x32>
 80098ec:	2300      	movs	r3, #0
 80098ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098f0:	f04f 32ff 	mov.w	r2, #4294967295
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	fa02 f303 	lsl.w	r3, r2, r3
 80098fa:	43da      	mvns	r2, r3
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	401a      	ands	r2, r3
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009904:	f04f 31ff 	mov.w	r1, #4294967295
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	fa01 f303 	lsl.w	r3, r1, r3
 800990e:	43d9      	mvns	r1, r3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009914:	4313      	orrs	r3, r2
         );
}
 8009916:	4618      	mov	r0, r3
 8009918:	3724      	adds	r7, #36	@ 0x24
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
	...

08009924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b082      	sub	sp, #8
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3b01      	subs	r3, #1
 8009930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009934:	d301      	bcc.n	800993a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009936:	2301      	movs	r3, #1
 8009938:	e00f      	b.n	800995a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800993a:	4a0a      	ldr	r2, [pc, #40]	@ (8009964 <SysTick_Config+0x40>)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	3b01      	subs	r3, #1
 8009940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009942:	210f      	movs	r1, #15
 8009944:	f04f 30ff 	mov.w	r0, #4294967295
 8009948:	f7ff ff8e 	bl	8009868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800994c:	4b05      	ldr	r3, [pc, #20]	@ (8009964 <SysTick_Config+0x40>)
 800994e:	2200      	movs	r2, #0
 8009950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009952:	4b04      	ldr	r3, [pc, #16]	@ (8009964 <SysTick_Config+0x40>)
 8009954:	2207      	movs	r2, #7
 8009956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	e000e010 	.word	0xe000e010

08009968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b082      	sub	sp, #8
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7ff ff29 	bl	80097c8 <__NVIC_SetPriorityGrouping>
}
 8009976:	bf00      	nop
 8009978:	3708      	adds	r7, #8
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b086      	sub	sp, #24
 8009982:	af00      	add	r7, sp, #0
 8009984:	4603      	mov	r3, r0
 8009986:	60b9      	str	r1, [r7, #8]
 8009988:	607a      	str	r2, [r7, #4]
 800998a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800998c:	f7ff ff40 	bl	8009810 <__NVIC_GetPriorityGrouping>
 8009990:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	68b9      	ldr	r1, [r7, #8]
 8009996:	6978      	ldr	r0, [r7, #20]
 8009998:	f7ff ff90 	bl	80098bc <NVIC_EncodePriority>
 800999c:	4602      	mov	r2, r0
 800999e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099a2:	4611      	mov	r1, r2
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7ff ff5f 	bl	8009868 <__NVIC_SetPriority>
}
 80099aa:	bf00      	nop
 80099ac:	3718      	adds	r7, #24
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b082      	sub	sp, #8
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	4603      	mov	r3, r0
 80099ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80099bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7ff ff33 	bl	800982c <__NVIC_EnableIRQ>
}
 80099c6:	bf00      	nop
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b082      	sub	sp, #8
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7ff ffa4 	bl	8009924 <SysTick_Config>
 80099dc:	4603      	mov	r3, r0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3708      	adds	r7, #8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
	...

080099e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d101      	bne.n	80099fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e08d      	b.n	8009b16 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	461a      	mov	r2, r3
 8009a00:	4b47      	ldr	r3, [pc, #284]	@ (8009b20 <HAL_DMA_Init+0x138>)
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d80f      	bhi.n	8009a26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	4b45      	ldr	r3, [pc, #276]	@ (8009b24 <HAL_DMA_Init+0x13c>)
 8009a0e:	4413      	add	r3, r2
 8009a10:	4a45      	ldr	r2, [pc, #276]	@ (8009b28 <HAL_DMA_Init+0x140>)
 8009a12:	fba2 2303 	umull	r2, r3, r2, r3
 8009a16:	091b      	lsrs	r3, r3, #4
 8009a18:	009a      	lsls	r2, r3, #2
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	4a42      	ldr	r2, [pc, #264]	@ (8009b2c <HAL_DMA_Init+0x144>)
 8009a22:	641a      	str	r2, [r3, #64]	@ 0x40
 8009a24:	e00e      	b.n	8009a44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	4b40      	ldr	r3, [pc, #256]	@ (8009b30 <HAL_DMA_Init+0x148>)
 8009a2e:	4413      	add	r3, r2
 8009a30:	4a3d      	ldr	r2, [pc, #244]	@ (8009b28 <HAL_DMA_Init+0x140>)
 8009a32:	fba2 2303 	umull	r2, r3, r2, r3
 8009a36:	091b      	lsrs	r3, r3, #4
 8009a38:	009a      	lsls	r2, r3, #2
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a3c      	ldr	r2, [pc, #240]	@ (8009b34 <HAL_DMA_Init+0x14c>)
 8009a42:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2202      	movs	r2, #2
 8009a48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009a68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a1b      	ldr	r3, [r3, #32]
 8009a86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fa76 	bl	8009f88 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009aa4:	d102      	bne.n	8009aac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	685a      	ldr	r2, [r3, #4]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ab4:	b2d2      	uxtb	r2, r2
 8009ab6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009ac0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d010      	beq.n	8009aec <HAL_DMA_Init+0x104>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	2b04      	cmp	r3, #4
 8009ad0:	d80c      	bhi.n	8009aec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fa96 	bl	800a004 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009adc:	2200      	movs	r2, #0
 8009ade:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009ae8:	605a      	str	r2, [r3, #4]
 8009aea:	e008      	b.n	8009afe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2200      	movs	r2, #0
 8009af6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3710      	adds	r7, #16
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	40020407 	.word	0x40020407
 8009b24:	bffdfff8 	.word	0xbffdfff8
 8009b28:	cccccccd 	.word	0xcccccccd
 8009b2c:	40020000 	.word	0x40020000
 8009b30:	bffdfbf8 	.word	0xbffdfbf8
 8009b34:	40020400 	.word	0x40020400

08009b38 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]
 8009b44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b46:	2300      	movs	r3, #0
 8009b48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d101      	bne.n	8009b58 <HAL_DMA_Start_IT+0x20>
 8009b54:	2302      	movs	r3, #2
 8009b56:	e066      	b.n	8009c26 <HAL_DMA_Start_IT+0xee>
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d155      	bne.n	8009c18 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2202      	movs	r2, #2
 8009b70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2200      	movs	r2, #0
 8009b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f022 0201 	bic.w	r2, r2, #1
 8009b88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	68b9      	ldr	r1, [r7, #8]
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f000 f9bb 	bl	8009f0c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d008      	beq.n	8009bb0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f042 020e 	orr.w	r2, r2, #14
 8009bac:	601a      	str	r2, [r3, #0]
 8009bae:	e00f      	b.n	8009bd0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f022 0204 	bic.w	r2, r2, #4
 8009bbe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	681a      	ldr	r2, [r3, #0]
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f042 020a 	orr.w	r2, r2, #10
 8009bce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d007      	beq.n	8009bee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009bec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d007      	beq.n	8009c06 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c04:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0201 	orr.w	r2, r2, #1
 8009c14:	601a      	str	r2, [r3, #0]
 8009c16:	e005      	b.n	8009c24 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009c20:	2302      	movs	r3, #2
 8009c22:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	b085      	sub	sp, #20
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c36:	2300      	movs	r3, #0
 8009c38:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d005      	beq.n	8009c52 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2204      	movs	r2, #4
 8009c4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	73fb      	strb	r3, [r7, #15]
 8009c50:	e037      	b.n	8009cc2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f022 020e 	bic.w	r2, r2, #14
 8009c60:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009c70:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f022 0201 	bic.w	r2, r2, #1
 8009c80:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c86:	f003 021f 	and.w	r2, r3, #31
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c8e:	2101      	movs	r1, #1
 8009c90:	fa01 f202 	lsl.w	r2, r1, r2
 8009c94:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009c9e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00c      	beq.n	8009cc2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009cb6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009cc0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8009cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3714      	adds	r7, #20
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	d00d      	beq.n	8009d14 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2204      	movs	r2, #4
 8009cfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2201      	movs	r2, #1
 8009d02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	73fb      	strb	r3, [r7, #15]
 8009d12:	e047      	b.n	8009da4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f022 020e 	bic.w	r2, r2, #14
 8009d22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f022 0201 	bic.w	r2, r2, #1
 8009d32:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d48:	f003 021f 	and.w	r2, r3, #31
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d50:	2101      	movs	r1, #1
 8009d52:	fa01 f202 	lsl.w	r2, r1, r2
 8009d56:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009d60:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00c      	beq.n	8009d84 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d78:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009d82:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2201      	movs	r2, #1
 8009d88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d003      	beq.n	8009da4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	4798      	blx	r3
    }
  }
  return status;
 8009da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3710      	adds	r7, #16
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b084      	sub	sp, #16
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dca:	f003 031f 	and.w	r3, r3, #31
 8009dce:	2204      	movs	r2, #4
 8009dd0:	409a      	lsls	r2, r3
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	4013      	ands	r3, r2
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d026      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x7a>
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	f003 0304 	and.w	r3, r3, #4
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d021      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f003 0320 	and.w	r3, r3, #32
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d107      	bne.n	8009e02 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f022 0204 	bic.w	r2, r2, #4
 8009e00:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e06:	f003 021f 	and.w	r2, r3, #31
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e0e:	2104      	movs	r1, #4
 8009e10:	fa01 f202 	lsl.w	r2, r1, r2
 8009e14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d071      	beq.n	8009f02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009e26:	e06c      	b.n	8009f02 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e2c:	f003 031f 	and.w	r3, r3, #31
 8009e30:	2202      	movs	r2, #2
 8009e32:	409a      	lsls	r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	4013      	ands	r3, r2
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d02e      	beq.n	8009e9a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f003 0302 	and.w	r3, r3, #2
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d029      	beq.n	8009e9a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 0320 	and.w	r3, r3, #32
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d10b      	bne.n	8009e6c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f022 020a 	bic.w	r2, r2, #10
 8009e62:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2201      	movs	r2, #1
 8009e68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e70:	f003 021f 	and.w	r2, r3, #31
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e78:	2102      	movs	r1, #2
 8009e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8009e7e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d038      	beq.n	8009f02 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009e98:	e033      	b.n	8009f02 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e9e:	f003 031f 	and.w	r3, r3, #31
 8009ea2:	2208      	movs	r2, #8
 8009ea4:	409a      	lsls	r2, r3
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	4013      	ands	r3, r2
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d02a      	beq.n	8009f04 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	f003 0308 	and.w	r3, r3, #8
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d025      	beq.n	8009f04 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f022 020e 	bic.w	r2, r2, #14
 8009ec6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ecc:	f003 021f 	and.w	r2, r3, #31
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ed4:	2101      	movs	r1, #1
 8009ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8009eda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2200      	movs	r2, #0
 8009eee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d004      	beq.n	8009f04 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009f02:	bf00      	nop
 8009f04:	bf00      	nop
}
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	607a      	str	r2, [r7, #4]
 8009f18:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009f22:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d004      	beq.n	8009f36 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009f34:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f3a:	f003 021f 	and.w	r2, r3, #31
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f42:	2101      	movs	r1, #1
 8009f44:	fa01 f202 	lsl.w	r2, r1, r2
 8009f48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	683a      	ldr	r2, [r7, #0]
 8009f50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	2b10      	cmp	r3, #16
 8009f58:	d108      	bne.n	8009f6c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009f6a:	e007      	b.n	8009f7c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	68ba      	ldr	r2, [r7, #8]
 8009f72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	60da      	str	r2, [r3, #12]
}
 8009f7c:	bf00      	nop
 8009f7e:	3714      	adds	r7, #20
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b087      	sub	sp, #28
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	461a      	mov	r2, r3
 8009f96:	4b16      	ldr	r3, [pc, #88]	@ (8009ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d802      	bhi.n	8009fa2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009f9c:	4b15      	ldr	r3, [pc, #84]	@ (8009ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	e001      	b.n	8009fa6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8009fa2:	4b15      	ldr	r3, [pc, #84]	@ (8009ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009fa4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	3b08      	subs	r3, #8
 8009fb2:	4a12      	ldr	r2, [pc, #72]	@ (8009ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8009fb8:	091b      	lsrs	r3, r3, #4
 8009fba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fc0:	089b      	lsrs	r3, r3, #2
 8009fc2:	009a      	lsls	r2, r3, #2
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	4413      	add	r3, r2
 8009fc8:	461a      	mov	r2, r3
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4a0b      	ldr	r2, [pc, #44]	@ (800a000 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009fd2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f003 031f 	and.w	r3, r3, #31
 8009fda:	2201      	movs	r2, #1
 8009fdc:	409a      	lsls	r2, r3
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8009fe2:	bf00      	nop
 8009fe4:	371c      	adds	r7, #28
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	40020407 	.word	0x40020407
 8009ff4:	40020800 	.word	0x40020800
 8009ff8:	40020820 	.word	0x40020820
 8009ffc:	cccccccd 	.word	0xcccccccd
 800a000:	40020880 	.word	0x40020880

0800a004 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	b2db      	uxtb	r3, r3
 800a012:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	4b0b      	ldr	r3, [pc, #44]	@ (800a044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a018:	4413      	add	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	461a      	mov	r2, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a08      	ldr	r2, [pc, #32]	@ (800a048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a026:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	3b01      	subs	r3, #1
 800a02c:	f003 031f 	and.w	r3, r3, #31
 800a030:	2201      	movs	r2, #1
 800a032:	409a      	lsls	r2, r3
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a038:	bf00      	nop
 800a03a:	3714      	adds	r7, #20
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr
 800a044:	1000823f 	.word	0x1000823f
 800a048:	40020940 	.word	0x40020940

0800a04c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b087      	sub	sp, #28
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a056:	2300      	movs	r3, #0
 800a058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a05a:	e15a      	b.n	800a312 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	2101      	movs	r1, #1
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	fa01 f303 	lsl.w	r3, r1, r3
 800a068:	4013      	ands	r3, r2
 800a06a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 814c 	beq.w	800a30c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	f003 0303 	and.w	r3, r3, #3
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d005      	beq.n	800a08c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a088:	2b02      	cmp	r3, #2
 800a08a:	d130      	bne.n	800a0ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	689b      	ldr	r3, [r3, #8]
 800a090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	005b      	lsls	r3, r3, #1
 800a096:	2203      	movs	r2, #3
 800a098:	fa02 f303 	lsl.w	r3, r2, r3
 800a09c:	43db      	mvns	r3, r3
 800a09e:	693a      	ldr	r2, [r7, #16]
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	005b      	lsls	r3, r3, #1
 800a0ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ca:	43db      	mvns	r3, r3
 800a0cc:	693a      	ldr	r2, [r7, #16]
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	091b      	lsrs	r3, r3, #4
 800a0d8:	f003 0201 	and.w	r2, r3, #1
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	693a      	ldr	r2, [r7, #16]
 800a0ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	f003 0303 	and.w	r3, r3, #3
 800a0f6:	2b03      	cmp	r3, #3
 800a0f8:	d017      	beq.n	800a12a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	005b      	lsls	r3, r3, #1
 800a104:	2203      	movs	r2, #3
 800a106:	fa02 f303 	lsl.w	r3, r2, r3
 800a10a:	43db      	mvns	r3, r3
 800a10c:	693a      	ldr	r2, [r7, #16]
 800a10e:	4013      	ands	r3, r2
 800a110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	689a      	ldr	r2, [r3, #8]
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	fa02 f303 	lsl.w	r3, r2, r3
 800a11e:	693a      	ldr	r2, [r7, #16]
 800a120:	4313      	orrs	r3, r2
 800a122:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f003 0303 	and.w	r3, r3, #3
 800a132:	2b02      	cmp	r3, #2
 800a134:	d123      	bne.n	800a17e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	08da      	lsrs	r2, r3, #3
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	3208      	adds	r2, #8
 800a13e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a142:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	f003 0307 	and.w	r3, r3, #7
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	220f      	movs	r2, #15
 800a14e:	fa02 f303 	lsl.w	r3, r2, r3
 800a152:	43db      	mvns	r3, r3
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	4013      	ands	r3, r2
 800a158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	691a      	ldr	r2, [r3, #16]
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	f003 0307 	and.w	r3, r3, #7
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	fa02 f303 	lsl.w	r3, r2, r3
 800a16a:	693a      	ldr	r2, [r7, #16]
 800a16c:	4313      	orrs	r3, r2
 800a16e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	08da      	lsrs	r2, r3, #3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	3208      	adds	r2, #8
 800a178:	6939      	ldr	r1, [r7, #16]
 800a17a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	2203      	movs	r2, #3
 800a18a:	fa02 f303 	lsl.w	r3, r2, r3
 800a18e:	43db      	mvns	r3, r3
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	4013      	ands	r3, r2
 800a194:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	f003 0203 	and.w	r2, r3, #3
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	005b      	lsls	r3, r3, #1
 800a1a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1a6:	693a      	ldr	r2, [r7, #16]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	693a      	ldr	r2, [r7, #16]
 800a1b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	f000 80a6 	beq.w	800a30c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1c0:	4b5b      	ldr	r3, [pc, #364]	@ (800a330 <HAL_GPIO_Init+0x2e4>)
 800a1c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1c4:	4a5a      	ldr	r2, [pc, #360]	@ (800a330 <HAL_GPIO_Init+0x2e4>)
 800a1c6:	f043 0301 	orr.w	r3, r3, #1
 800a1ca:	6613      	str	r3, [r2, #96]	@ 0x60
 800a1cc:	4b58      	ldr	r3, [pc, #352]	@ (800a330 <HAL_GPIO_Init+0x2e4>)
 800a1ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1d0:	f003 0301 	and.w	r3, r3, #1
 800a1d4:	60bb      	str	r3, [r7, #8]
 800a1d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a1d8:	4a56      	ldr	r2, [pc, #344]	@ (800a334 <HAL_GPIO_Init+0x2e8>)
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	089b      	lsrs	r3, r3, #2
 800a1de:	3302      	adds	r3, #2
 800a1e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	f003 0303 	and.w	r3, r3, #3
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	220f      	movs	r2, #15
 800a1f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f4:	43db      	mvns	r3, r3
 800a1f6:	693a      	ldr	r2, [r7, #16]
 800a1f8:	4013      	ands	r3, r2
 800a1fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a202:	d01f      	beq.n	800a244 <HAL_GPIO_Init+0x1f8>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4a4c      	ldr	r2, [pc, #304]	@ (800a338 <HAL_GPIO_Init+0x2ec>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d019      	beq.n	800a240 <HAL_GPIO_Init+0x1f4>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	4a4b      	ldr	r2, [pc, #300]	@ (800a33c <HAL_GPIO_Init+0x2f0>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d013      	beq.n	800a23c <HAL_GPIO_Init+0x1f0>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	4a4a      	ldr	r2, [pc, #296]	@ (800a340 <HAL_GPIO_Init+0x2f4>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d00d      	beq.n	800a238 <HAL_GPIO_Init+0x1ec>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	4a49      	ldr	r2, [pc, #292]	@ (800a344 <HAL_GPIO_Init+0x2f8>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d007      	beq.n	800a234 <HAL_GPIO_Init+0x1e8>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	4a48      	ldr	r2, [pc, #288]	@ (800a348 <HAL_GPIO_Init+0x2fc>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d101      	bne.n	800a230 <HAL_GPIO_Init+0x1e4>
 800a22c:	2305      	movs	r3, #5
 800a22e:	e00a      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a230:	2306      	movs	r3, #6
 800a232:	e008      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a234:	2304      	movs	r3, #4
 800a236:	e006      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a238:	2303      	movs	r3, #3
 800a23a:	e004      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a23c:	2302      	movs	r3, #2
 800a23e:	e002      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a240:	2301      	movs	r3, #1
 800a242:	e000      	b.n	800a246 <HAL_GPIO_Init+0x1fa>
 800a244:	2300      	movs	r3, #0
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	f002 0203 	and.w	r2, r2, #3
 800a24c:	0092      	lsls	r2, r2, #2
 800a24e:	4093      	lsls	r3, r2
 800a250:	693a      	ldr	r2, [r7, #16]
 800a252:	4313      	orrs	r3, r2
 800a254:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a256:	4937      	ldr	r1, [pc, #220]	@ (800a334 <HAL_GPIO_Init+0x2e8>)
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	089b      	lsrs	r3, r3, #2
 800a25c:	3302      	adds	r3, #2
 800a25e:	693a      	ldr	r2, [r7, #16]
 800a260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a264:	4b39      	ldr	r3, [pc, #228]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	43db      	mvns	r3, r3
 800a26e:	693a      	ldr	r2, [r7, #16]
 800a270:	4013      	ands	r3, r2
 800a272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d003      	beq.n	800a288 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	4313      	orrs	r3, r2
 800a286:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a288:	4a30      	ldr	r2, [pc, #192]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a28e:	4b2f      	ldr	r3, [pc, #188]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	43db      	mvns	r3, r3
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4013      	ands	r3, r2
 800a29c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d003      	beq.n	800a2b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a2aa:	693a      	ldr	r2, [r7, #16]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a2b2:	4a26      	ldr	r2, [pc, #152]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a2b8:	4b24      	ldr	r3, [pc, #144]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	43db      	mvns	r3, r3
 800a2c2:	693a      	ldr	r2, [r7, #16]
 800a2c4:	4013      	ands	r3, r2
 800a2c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d003      	beq.n	800a2dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a2dc:	4a1b      	ldr	r2, [pc, #108]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a2e2:	4b1a      	ldr	r3, [pc, #104]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	43db      	mvns	r3, r3
 800a2ec:	693a      	ldr	r2, [r7, #16]
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d003      	beq.n	800a306 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	4313      	orrs	r3, r2
 800a304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a306:	4a11      	ldr	r2, [pc, #68]	@ (800a34c <HAL_GPIO_Init+0x300>)
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	3301      	adds	r3, #1
 800a310:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	681a      	ldr	r2, [r3, #0]
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	fa22 f303 	lsr.w	r3, r2, r3
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	f47f ae9d 	bne.w	800a05c <HAL_GPIO_Init+0x10>
  }
}
 800a322:	bf00      	nop
 800a324:	bf00      	nop
 800a326:	371c      	adds	r7, #28
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	40021000 	.word	0x40021000
 800a334:	40010000 	.word	0x40010000
 800a338:	48000400 	.word	0x48000400
 800a33c:	48000800 	.word	0x48000800
 800a340:	48000c00 	.word	0x48000c00
 800a344:	48001000 	.word	0x48001000
 800a348:	48001400 	.word	0x48001400
 800a34c:	40010400 	.word	0x40010400

0800a350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a350:	b480      	push	{r7}
 800a352:	b085      	sub	sp, #20
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	460b      	mov	r3, r1
 800a35a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	691a      	ldr	r2, [r3, #16]
 800a360:	887b      	ldrh	r3, [r7, #2]
 800a362:	4013      	ands	r3, r2
 800a364:	2b00      	cmp	r3, #0
 800a366:	d002      	beq.n	800a36e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a368:	2301      	movs	r3, #1
 800a36a:	73fb      	strb	r3, [r7, #15]
 800a36c:	e001      	b.n	800a372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a36e:	2300      	movs	r3, #0
 800a370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a372:	7bfb      	ldrb	r3, [r7, #15]
}
 800a374:	4618      	mov	r0, r3
 800a376:	3714      	adds	r7, #20
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	460b      	mov	r3, r1
 800a38a:	807b      	strh	r3, [r7, #2]
 800a38c:	4613      	mov	r3, r2
 800a38e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a390:	787b      	ldrb	r3, [r7, #1]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d003      	beq.n	800a39e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a396:	887a      	ldrh	r2, [r7, #2]
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a39c:	e002      	b.n	800a3a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a39e:	887a      	ldrh	r2, [r7, #2]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a3a4:	bf00      	nop
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b082      	sub	sp, #8
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800a3ba:	4b08      	ldr	r3, [pc, #32]	@ (800a3dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a3bc:	695a      	ldr	r2, [r3, #20]
 800a3be:	88fb      	ldrh	r3, [r7, #6]
 800a3c0:	4013      	ands	r3, r2
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d006      	beq.n	800a3d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a3c6:	4a05      	ldr	r2, [pc, #20]	@ (800a3dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a3c8:	88fb      	ldrh	r3, [r7, #6]
 800a3ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a3cc:	88fb      	ldrh	r3, [r7, #6]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fb fe94 	bl	80060fc <HAL_GPIO_EXTI_Callback>
  }
}
 800a3d4:	bf00      	nop
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	40010400 	.word	0x40010400

0800a3e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d141      	bne.n	800a472 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a3ee:	4b4b      	ldr	r3, [pc, #300]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a3f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3fa:	d131      	bne.n	800a460 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a3fc:	4b47      	ldr	r3, [pc, #284]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a3fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a402:	4a46      	ldr	r2, [pc, #280]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a40c:	4b43      	ldr	r3, [pc, #268]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a414:	4a41      	ldr	r2, [pc, #260]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a416:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a41a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a41c:	4b40      	ldr	r3, [pc, #256]	@ (800a520 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	2232      	movs	r2, #50	@ 0x32
 800a422:	fb02 f303 	mul.w	r3, r2, r3
 800a426:	4a3f      	ldr	r2, [pc, #252]	@ (800a524 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a428:	fba2 2303 	umull	r2, r3, r2, r3
 800a42c:	0c9b      	lsrs	r3, r3, #18
 800a42e:	3301      	adds	r3, #1
 800a430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a432:	e002      	b.n	800a43a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	3b01      	subs	r3, #1
 800a438:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a43a:	4b38      	ldr	r3, [pc, #224]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a43c:	695b      	ldr	r3, [r3, #20]
 800a43e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a446:	d102      	bne.n	800a44e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1f2      	bne.n	800a434 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a44e:	4b33      	ldr	r3, [pc, #204]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a450:	695b      	ldr	r3, [r3, #20]
 800a452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a45a:	d158      	bne.n	800a50e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a45c:	2303      	movs	r3, #3
 800a45e:	e057      	b.n	800a510 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a460:	4b2e      	ldr	r3, [pc, #184]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a466:	4a2d      	ldr	r2, [pc, #180]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a46c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a470:	e04d      	b.n	800a50e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a478:	d141      	bne.n	800a4fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a47a:	4b28      	ldr	r3, [pc, #160]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a486:	d131      	bne.n	800a4ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a488:	4b24      	ldr	r3, [pc, #144]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a48a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a48e:	4a23      	ldr	r2, [pc, #140]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a494:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a498:	4b20      	ldr	r3, [pc, #128]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a4a0:	4a1e      	ldr	r2, [pc, #120]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a4a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a4a8:	4b1d      	ldr	r3, [pc, #116]	@ (800a520 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2232      	movs	r2, #50	@ 0x32
 800a4ae:	fb02 f303 	mul.w	r3, r2, r3
 800a4b2:	4a1c      	ldr	r2, [pc, #112]	@ (800a524 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a4b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b8:	0c9b      	lsrs	r3, r3, #18
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4be:	e002      	b.n	800a4c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a4c6:	4b15      	ldr	r3, [pc, #84]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4c8:	695b      	ldr	r3, [r3, #20]
 800a4ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4d2:	d102      	bne.n	800a4da <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d1f2      	bne.n	800a4c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a4da:	4b10      	ldr	r3, [pc, #64]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4dc:	695b      	ldr	r3, [r3, #20]
 800a4de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4e6:	d112      	bne.n	800a50e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a4e8:	2303      	movs	r3, #3
 800a4ea:	e011      	b.n	800a510 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4f2:	4a0a      	ldr	r2, [pc, #40]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a4f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a4fc:	e007      	b.n	800a50e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a4fe:	4b07      	ldr	r3, [pc, #28]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a506:	4a05      	ldr	r2, [pc, #20]	@ (800a51c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a508:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a50c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3714      	adds	r7, #20
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr
 800a51c:	40007000 	.word	0x40007000
 800a520:	2000013c 	.word	0x2000013c
 800a524:	431bde83 	.word	0x431bde83

0800a528 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a528:	b480      	push	{r7}
 800a52a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a52c:	4b05      	ldr	r3, [pc, #20]	@ (800a544 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a52e:	689b      	ldr	r3, [r3, #8]
 800a530:	4a04      	ldr	r2, [pc, #16]	@ (800a544 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a536:	6093      	str	r3, [r2, #8]
}
 800a538:	bf00      	nop
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	40007000 	.word	0x40007000

0800a548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b088      	sub	sp, #32
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d101      	bne.n	800a55a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a556:	2301      	movs	r3, #1
 800a558:	e2fe      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f003 0301 	and.w	r3, r3, #1
 800a562:	2b00      	cmp	r3, #0
 800a564:	d075      	beq.n	800a652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a566:	4b97      	ldr	r3, [pc, #604]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	f003 030c 	and.w	r3, r3, #12
 800a56e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a570:	4b94      	ldr	r3, [pc, #592]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a572:	68db      	ldr	r3, [r3, #12]
 800a574:	f003 0303 	and.w	r3, r3, #3
 800a578:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	2b0c      	cmp	r3, #12
 800a57e:	d102      	bne.n	800a586 <HAL_RCC_OscConfig+0x3e>
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	2b03      	cmp	r3, #3
 800a584:	d002      	beq.n	800a58c <HAL_RCC_OscConfig+0x44>
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	2b08      	cmp	r3, #8
 800a58a:	d10b      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a58c:	4b8d      	ldr	r3, [pc, #564]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a594:	2b00      	cmp	r3, #0
 800a596:	d05b      	beq.n	800a650 <HAL_RCC_OscConfig+0x108>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d157      	bne.n	800a650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e2d9      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5ac:	d106      	bne.n	800a5bc <HAL_RCC_OscConfig+0x74>
 800a5ae:	4b85      	ldr	r3, [pc, #532]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a84      	ldr	r2, [pc, #528]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5b8:	6013      	str	r3, [r2, #0]
 800a5ba:	e01d      	b.n	800a5f8 <HAL_RCC_OscConfig+0xb0>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a5c4:	d10c      	bne.n	800a5e0 <HAL_RCC_OscConfig+0x98>
 800a5c6:	4b7f      	ldr	r3, [pc, #508]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	4a7e      	ldr	r2, [pc, #504]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a5d0:	6013      	str	r3, [r2, #0]
 800a5d2:	4b7c      	ldr	r3, [pc, #496]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a7b      	ldr	r2, [pc, #492]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a5dc:	6013      	str	r3, [r2, #0]
 800a5de:	e00b      	b.n	800a5f8 <HAL_RCC_OscConfig+0xb0>
 800a5e0:	4b78      	ldr	r3, [pc, #480]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a77      	ldr	r2, [pc, #476]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a5ea:	6013      	str	r3, [r2, #0]
 800a5ec:	4b75      	ldr	r3, [pc, #468]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a74      	ldr	r2, [pc, #464]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a5f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a5f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d013      	beq.n	800a628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a600:	f7fd fc5e 	bl	8007ec0 <HAL_GetTick>
 800a604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a606:	e008      	b.n	800a61a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a608:	f7fd fc5a 	bl	8007ec0 <HAL_GetTick>
 800a60c:	4602      	mov	r2, r0
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	2b64      	cmp	r3, #100	@ 0x64
 800a614:	d901      	bls.n	800a61a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a616:	2303      	movs	r3, #3
 800a618:	e29e      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a61a:	4b6a      	ldr	r3, [pc, #424]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a622:	2b00      	cmp	r3, #0
 800a624:	d0f0      	beq.n	800a608 <HAL_RCC_OscConfig+0xc0>
 800a626:	e014      	b.n	800a652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a628:	f7fd fc4a 	bl	8007ec0 <HAL_GetTick>
 800a62c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a62e:	e008      	b.n	800a642 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a630:	f7fd fc46 	bl	8007ec0 <HAL_GetTick>
 800a634:	4602      	mov	r2, r0
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	2b64      	cmp	r3, #100	@ 0x64
 800a63c:	d901      	bls.n	800a642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a63e:	2303      	movs	r3, #3
 800a640:	e28a      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a642:	4b60      	ldr	r3, [pc, #384]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d1f0      	bne.n	800a630 <HAL_RCC_OscConfig+0xe8>
 800a64e:	e000      	b.n	800a652 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f003 0302 	and.w	r3, r3, #2
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d075      	beq.n	800a74a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a65e:	4b59      	ldr	r3, [pc, #356]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	f003 030c 	and.w	r3, r3, #12
 800a666:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a668:	4b56      	ldr	r3, [pc, #344]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	f003 0303 	and.w	r3, r3, #3
 800a670:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	2b0c      	cmp	r3, #12
 800a676:	d102      	bne.n	800a67e <HAL_RCC_OscConfig+0x136>
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	2b02      	cmp	r3, #2
 800a67c:	d002      	beq.n	800a684 <HAL_RCC_OscConfig+0x13c>
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	2b04      	cmp	r3, #4
 800a682:	d11f      	bne.n	800a6c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a684:	4b4f      	ldr	r3, [pc, #316]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d005      	beq.n	800a69c <HAL_RCC_OscConfig+0x154>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a698:	2301      	movs	r3, #1
 800a69a:	e25d      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a69c:	4b49      	ldr	r3, [pc, #292]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	061b      	lsls	r3, r3, #24
 800a6aa:	4946      	ldr	r1, [pc, #280]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a6b0:	4b45      	ldr	r3, [pc, #276]	@ (800a7c8 <HAL_RCC_OscConfig+0x280>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	f7fd fbb7 	bl	8007e28 <HAL_InitTick>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d043      	beq.n	800a748 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	e249      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d023      	beq.n	800a714 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a6cc:	4b3d      	ldr	r3, [pc, #244]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4a3c      	ldr	r2, [pc, #240]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a6d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6d8:	f7fd fbf2 	bl	8007ec0 <HAL_GetTick>
 800a6dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a6de:	e008      	b.n	800a6f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6e0:	f7fd fbee 	bl	8007ec0 <HAL_GetTick>
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	693b      	ldr	r3, [r7, #16]
 800a6e8:	1ad3      	subs	r3, r2, r3
 800a6ea:	2b02      	cmp	r3, #2
 800a6ec:	d901      	bls.n	800a6f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a6ee:	2303      	movs	r3, #3
 800a6f0:	e232      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a6f2:	4b34      	ldr	r3, [pc, #208]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0f0      	beq.n	800a6e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6fe:	4b31      	ldr	r3, [pc, #196]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a700:	685b      	ldr	r3, [r3, #4]
 800a702:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	061b      	lsls	r3, r3, #24
 800a70c:	492d      	ldr	r1, [pc, #180]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a70e:	4313      	orrs	r3, r2
 800a710:	604b      	str	r3, [r1, #4]
 800a712:	e01a      	b.n	800a74a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a714:	4b2b      	ldr	r3, [pc, #172]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a2a      	ldr	r2, [pc, #168]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a71a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a71e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a720:	f7fd fbce 	bl	8007ec0 <HAL_GetTick>
 800a724:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a726:	e008      	b.n	800a73a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a728:	f7fd fbca 	bl	8007ec0 <HAL_GetTick>
 800a72c:	4602      	mov	r2, r0
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	2b02      	cmp	r3, #2
 800a734:	d901      	bls.n	800a73a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a736:	2303      	movs	r3, #3
 800a738:	e20e      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a73a:	4b22      	ldr	r3, [pc, #136]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1f0      	bne.n	800a728 <HAL_RCC_OscConfig+0x1e0>
 800a746:	e000      	b.n	800a74a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a748:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 0308 	and.w	r3, r3, #8
 800a752:	2b00      	cmp	r3, #0
 800a754:	d041      	beq.n	800a7da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d01c      	beq.n	800a798 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a75e:	4b19      	ldr	r3, [pc, #100]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a764:	4a17      	ldr	r2, [pc, #92]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a766:	f043 0301 	orr.w	r3, r3, #1
 800a76a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a76e:	f7fd fba7 	bl	8007ec0 <HAL_GetTick>
 800a772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a774:	e008      	b.n	800a788 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a776:	f7fd fba3 	bl	8007ec0 <HAL_GetTick>
 800a77a:	4602      	mov	r2, r0
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	2b02      	cmp	r3, #2
 800a782:	d901      	bls.n	800a788 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a784:	2303      	movs	r3, #3
 800a786:	e1e7      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a788:	4b0e      	ldr	r3, [pc, #56]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a78a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a78e:	f003 0302 	and.w	r3, r3, #2
 800a792:	2b00      	cmp	r3, #0
 800a794:	d0ef      	beq.n	800a776 <HAL_RCC_OscConfig+0x22e>
 800a796:	e020      	b.n	800a7da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a798:	4b0a      	ldr	r3, [pc, #40]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a79a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a79e:	4a09      	ldr	r2, [pc, #36]	@ (800a7c4 <HAL_RCC_OscConfig+0x27c>)
 800a7a0:	f023 0301 	bic.w	r3, r3, #1
 800a7a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7a8:	f7fd fb8a 	bl	8007ec0 <HAL_GetTick>
 800a7ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a7ae:	e00d      	b.n	800a7cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7b0:	f7fd fb86 	bl	8007ec0 <HAL_GetTick>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	2b02      	cmp	r3, #2
 800a7bc:	d906      	bls.n	800a7cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e1ca      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
 800a7c2:	bf00      	nop
 800a7c4:	40021000 	.word	0x40021000
 800a7c8:	20000140 	.word	0x20000140
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a7cc:	4b8c      	ldr	r3, [pc, #560]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a7ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7d2:	f003 0302 	and.w	r3, r3, #2
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1ea      	bne.n	800a7b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f003 0304 	and.w	r3, r3, #4
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f000 80a6 	beq.w	800a934 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a7ec:	4b84      	ldr	r3, [pc, #528]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a7ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <HAL_RCC_OscConfig+0x2b4>
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e000      	b.n	800a7fe <HAL_RCC_OscConfig+0x2b6>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00d      	beq.n	800a81e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a802:	4b7f      	ldr	r3, [pc, #508]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a806:	4a7e      	ldr	r2, [pc, #504]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a80c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a80e:	4b7c      	ldr	r3, [pc, #496]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a816:	60fb      	str	r3, [r7, #12]
 800a818:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a81a:	2301      	movs	r3, #1
 800a81c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a81e:	4b79      	ldr	r3, [pc, #484]	@ (800aa04 <HAL_RCC_OscConfig+0x4bc>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a826:	2b00      	cmp	r3, #0
 800a828:	d118      	bne.n	800a85c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a82a:	4b76      	ldr	r3, [pc, #472]	@ (800aa04 <HAL_RCC_OscConfig+0x4bc>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a75      	ldr	r2, [pc, #468]	@ (800aa04 <HAL_RCC_OscConfig+0x4bc>)
 800a830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a836:	f7fd fb43 	bl	8007ec0 <HAL_GetTick>
 800a83a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a83c:	e008      	b.n	800a850 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a83e:	f7fd fb3f 	bl	8007ec0 <HAL_GetTick>
 800a842:	4602      	mov	r2, r0
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	1ad3      	subs	r3, r2, r3
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d901      	bls.n	800a850 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a84c:	2303      	movs	r3, #3
 800a84e:	e183      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a850:	4b6c      	ldr	r3, [pc, #432]	@ (800aa04 <HAL_RCC_OscConfig+0x4bc>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d0f0      	beq.n	800a83e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	2b01      	cmp	r3, #1
 800a862:	d108      	bne.n	800a876 <HAL_RCC_OscConfig+0x32e>
 800a864:	4b66      	ldr	r3, [pc, #408]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a86a:	4a65      	ldr	r2, [pc, #404]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a86c:	f043 0301 	orr.w	r3, r3, #1
 800a870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a874:	e024      	b.n	800a8c0 <HAL_RCC_OscConfig+0x378>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	2b05      	cmp	r3, #5
 800a87c:	d110      	bne.n	800a8a0 <HAL_RCC_OscConfig+0x358>
 800a87e:	4b60      	ldr	r3, [pc, #384]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a884:	4a5e      	ldr	r2, [pc, #376]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a886:	f043 0304 	orr.w	r3, r3, #4
 800a88a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a88e:	4b5c      	ldr	r3, [pc, #368]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a894:	4a5a      	ldr	r2, [pc, #360]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a896:	f043 0301 	orr.w	r3, r3, #1
 800a89a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a89e:	e00f      	b.n	800a8c0 <HAL_RCC_OscConfig+0x378>
 800a8a0:	4b57      	ldr	r3, [pc, #348]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a8a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8a6:	4a56      	ldr	r2, [pc, #344]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a8a8:	f023 0301 	bic.w	r3, r3, #1
 800a8ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a8b0:	4b53      	ldr	r3, [pc, #332]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a8b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8b6:	4a52      	ldr	r2, [pc, #328]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a8b8:	f023 0304 	bic.w	r3, r3, #4
 800a8bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d016      	beq.n	800a8f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8c8:	f7fd fafa 	bl	8007ec0 <HAL_GetTick>
 800a8cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8ce:	e00a      	b.n	800a8e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8d0:	f7fd faf6 	bl	8007ec0 <HAL_GetTick>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	1ad3      	subs	r3, r2, r3
 800a8da:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d901      	bls.n	800a8e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a8e2:	2303      	movs	r3, #3
 800a8e4:	e138      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8e6:	4b46      	ldr	r3, [pc, #280]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a8e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ec:	f003 0302 	and.w	r3, r3, #2
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d0ed      	beq.n	800a8d0 <HAL_RCC_OscConfig+0x388>
 800a8f4:	e015      	b.n	800a922 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8f6:	f7fd fae3 	bl	8007ec0 <HAL_GetTick>
 800a8fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a8fc:	e00a      	b.n	800a914 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8fe:	f7fd fadf 	bl	8007ec0 <HAL_GetTick>
 800a902:	4602      	mov	r2, r0
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	1ad3      	subs	r3, r2, r3
 800a908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d901      	bls.n	800a914 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a910:	2303      	movs	r3, #3
 800a912:	e121      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a914:	4b3a      	ldr	r3, [pc, #232]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a91a:	f003 0302 	and.w	r3, r3, #2
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d1ed      	bne.n	800a8fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a922:	7ffb      	ldrb	r3, [r7, #31]
 800a924:	2b01      	cmp	r3, #1
 800a926:	d105      	bne.n	800a934 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a928:	4b35      	ldr	r3, [pc, #212]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a92a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a92c:	4a34      	ldr	r2, [pc, #208]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a92e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a932:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f003 0320 	and.w	r3, r3, #32
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d03c      	beq.n	800a9ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	699b      	ldr	r3, [r3, #24]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d01c      	beq.n	800a982 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a948:	4b2d      	ldr	r3, [pc, #180]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a94a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a94e:	4a2c      	ldr	r2, [pc, #176]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a950:	f043 0301 	orr.w	r3, r3, #1
 800a954:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a958:	f7fd fab2 	bl	8007ec0 <HAL_GetTick>
 800a95c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a95e:	e008      	b.n	800a972 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a960:	f7fd faae 	bl	8007ec0 <HAL_GetTick>
 800a964:	4602      	mov	r2, r0
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	1ad3      	subs	r3, r2, r3
 800a96a:	2b02      	cmp	r3, #2
 800a96c:	d901      	bls.n	800a972 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a96e:	2303      	movs	r3, #3
 800a970:	e0f2      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a972:	4b23      	ldr	r3, [pc, #140]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a978:	f003 0302 	and.w	r3, r3, #2
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d0ef      	beq.n	800a960 <HAL_RCC_OscConfig+0x418>
 800a980:	e01b      	b.n	800a9ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a982:	4b1f      	ldr	r3, [pc, #124]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a984:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a988:	4a1d      	ldr	r2, [pc, #116]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a98a:	f023 0301 	bic.w	r3, r3, #1
 800a98e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a992:	f7fd fa95 	bl	8007ec0 <HAL_GetTick>
 800a996:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a998:	e008      	b.n	800a9ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a99a:	f7fd fa91 	bl	8007ec0 <HAL_GetTick>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	1ad3      	subs	r3, r2, r3
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d901      	bls.n	800a9ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a9a8:	2303      	movs	r3, #3
 800a9aa:	e0d5      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a9ac:	4b14      	ldr	r3, [pc, #80]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a9ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a9b2:	f003 0302 	and.w	r3, r3, #2
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1ef      	bne.n	800a99a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	69db      	ldr	r3, [r3, #28]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	f000 80c9 	beq.w	800ab56 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a9c4:	4b0e      	ldr	r3, [pc, #56]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	f003 030c 	and.w	r3, r3, #12
 800a9cc:	2b0c      	cmp	r3, #12
 800a9ce:	f000 8083 	beq.w	800aad8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	69db      	ldr	r3, [r3, #28]
 800a9d6:	2b02      	cmp	r3, #2
 800a9d8:	d15e      	bne.n	800aa98 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9da:	4b09      	ldr	r3, [pc, #36]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a08      	ldr	r2, [pc, #32]	@ (800aa00 <HAL_RCC_OscConfig+0x4b8>)
 800a9e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9e6:	f7fd fa6b 	bl	8007ec0 <HAL_GetTick>
 800a9ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a9ec:	e00c      	b.n	800aa08 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9ee:	f7fd fa67 	bl	8007ec0 <HAL_GetTick>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	1ad3      	subs	r3, r2, r3
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	d905      	bls.n	800aa08 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a9fc:	2303      	movs	r3, #3
 800a9fe:	e0ab      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
 800aa00:	40021000 	.word	0x40021000
 800aa04:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa08:	4b55      	ldr	r3, [pc, #340]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1ec      	bne.n	800a9ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aa14:	4b52      	ldr	r3, [pc, #328]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa16:	68da      	ldr	r2, [r3, #12]
 800aa18:	4b52      	ldr	r3, [pc, #328]	@ (800ab64 <HAL_RCC_OscConfig+0x61c>)
 800aa1a:	4013      	ands	r3, r2
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	6a11      	ldr	r1, [r2, #32]
 800aa20:	687a      	ldr	r2, [r7, #4]
 800aa22:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aa24:	3a01      	subs	r2, #1
 800aa26:	0112      	lsls	r2, r2, #4
 800aa28:	4311      	orrs	r1, r2
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800aa2e:	0212      	lsls	r2, r2, #8
 800aa30:	4311      	orrs	r1, r2
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800aa36:	0852      	lsrs	r2, r2, #1
 800aa38:	3a01      	subs	r2, #1
 800aa3a:	0552      	lsls	r2, r2, #21
 800aa3c:	4311      	orrs	r1, r2
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800aa42:	0852      	lsrs	r2, r2, #1
 800aa44:	3a01      	subs	r2, #1
 800aa46:	0652      	lsls	r2, r2, #25
 800aa48:	4311      	orrs	r1, r2
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800aa4e:	06d2      	lsls	r2, r2, #27
 800aa50:	430a      	orrs	r2, r1
 800aa52:	4943      	ldr	r1, [pc, #268]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa54:	4313      	orrs	r3, r2
 800aa56:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa58:	4b41      	ldr	r3, [pc, #260]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a40      	ldr	r2, [pc, #256]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa62:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800aa64:	4b3e      	ldr	r3, [pc, #248]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa66:	68db      	ldr	r3, [r3, #12]
 800aa68:	4a3d      	ldr	r2, [pc, #244]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa70:	f7fd fa26 	bl	8007ec0 <HAL_GetTick>
 800aa74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa76:	e008      	b.n	800aa8a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa78:	f7fd fa22 	bl	8007ec0 <HAL_GetTick>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	1ad3      	subs	r3, r2, r3
 800aa82:	2b02      	cmp	r3, #2
 800aa84:	d901      	bls.n	800aa8a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800aa86:	2303      	movs	r3, #3
 800aa88:	e066      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa8a:	4b35      	ldr	r3, [pc, #212]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d0f0      	beq.n	800aa78 <HAL_RCC_OscConfig+0x530>
 800aa96:	e05e      	b.n	800ab56 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa98:	4b31      	ldr	r3, [pc, #196]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a30      	ldr	r2, [pc, #192]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aa9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aaa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaa4:	f7fd fa0c 	bl	8007ec0 <HAL_GetTick>
 800aaa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aaaa:	e008      	b.n	800aabe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aaac:	f7fd fa08 	bl	8007ec0 <HAL_GetTick>
 800aab0:	4602      	mov	r2, r0
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	1ad3      	subs	r3, r2, r3
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d901      	bls.n	800aabe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800aaba:	2303      	movs	r3, #3
 800aabc:	e04c      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aabe:	4b28      	ldr	r3, [pc, #160]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d1f0      	bne.n	800aaac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800aaca:	4b25      	ldr	r3, [pc, #148]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aacc:	68da      	ldr	r2, [r3, #12]
 800aace:	4924      	ldr	r1, [pc, #144]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aad0:	4b25      	ldr	r3, [pc, #148]	@ (800ab68 <HAL_RCC_OscConfig+0x620>)
 800aad2:	4013      	ands	r3, r2
 800aad4:	60cb      	str	r3, [r1, #12]
 800aad6:	e03e      	b.n	800ab56 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	69db      	ldr	r3, [r3, #28]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d101      	bne.n	800aae4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800aae0:	2301      	movs	r3, #1
 800aae2:	e039      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800aae4:	4b1e      	ldr	r3, [pc, #120]	@ (800ab60 <HAL_RCC_OscConfig+0x618>)
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	f003 0203 	and.w	r2, r3, #3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6a1b      	ldr	r3, [r3, #32]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d12c      	bne.n	800ab52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab02:	3b01      	subs	r3, #1
 800ab04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d123      	bne.n	800ab52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab14:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d11b      	bne.n	800ab52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab24:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d113      	bne.n	800ab52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab34:	085b      	lsrs	r3, r3, #1
 800ab36:	3b01      	subs	r3, #1
 800ab38:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d109      	bne.n	800ab52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab48:	085b      	lsrs	r3, r3, #1
 800ab4a:	3b01      	subs	r3, #1
 800ab4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d001      	beq.n	800ab56 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ab52:	2301      	movs	r3, #1
 800ab54:	e000      	b.n	800ab58 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3720      	adds	r7, #32
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	40021000 	.word	0x40021000
 800ab64:	019f800c 	.word	0x019f800c
 800ab68:	feeefffc 	.word	0xfeeefffc

0800ab6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b086      	sub	sp, #24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ab76:	2300      	movs	r3, #0
 800ab78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d101      	bne.n	800ab84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	e11e      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab84:	4b91      	ldr	r3, [pc, #580]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f003 030f 	and.w	r3, r3, #15
 800ab8c:	683a      	ldr	r2, [r7, #0]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d910      	bls.n	800abb4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab92:	4b8e      	ldr	r3, [pc, #568]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f023 020f 	bic.w	r2, r3, #15
 800ab9a:	498c      	ldr	r1, [pc, #560]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aba2:	4b8a      	ldr	r3, [pc, #552]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 030f 	and.w	r3, r3, #15
 800abaa:	683a      	ldr	r2, [r7, #0]
 800abac:	429a      	cmp	r2, r3
 800abae:	d001      	beq.n	800abb4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800abb0:	2301      	movs	r3, #1
 800abb2:	e106      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f003 0301 	and.w	r3, r3, #1
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d073      	beq.n	800aca8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	2b03      	cmp	r3, #3
 800abc6:	d129      	bne.n	800ac1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800abc8:	4b81      	ldr	r3, [pc, #516]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d101      	bne.n	800abd8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	e0f4      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800abd8:	f000 f99e 	bl	800af18 <RCC_GetSysClockFreqFromPLLSource>
 800abdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	4a7c      	ldr	r2, [pc, #496]	@ (800add4 <HAL_RCC_ClockConfig+0x268>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d93f      	bls.n	800ac66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800abe6:	4b7a      	ldr	r3, [pc, #488]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d009      	beq.n	800ac06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d033      	beq.n	800ac66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d12f      	bne.n	800ac66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ac06:	4b72      	ldr	r3, [pc, #456]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac08:	689b      	ldr	r3, [r3, #8]
 800ac0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac0e:	4a70      	ldr	r2, [pc, #448]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ac16:	2380      	movs	r3, #128	@ 0x80
 800ac18:	617b      	str	r3, [r7, #20]
 800ac1a:	e024      	b.n	800ac66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	d107      	bne.n	800ac34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac24:	4b6a      	ldr	r3, [pc, #424]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d109      	bne.n	800ac44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ac30:	2301      	movs	r3, #1
 800ac32:	e0c6      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ac34:	4b66      	ldr	r3, [pc, #408]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d101      	bne.n	800ac44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	e0be      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ac44:	f000 f8ce 	bl	800ade4 <HAL_RCC_GetSysClockFreq>
 800ac48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	4a61      	ldr	r2, [pc, #388]	@ (800add4 <HAL_RCC_ClockConfig+0x268>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d909      	bls.n	800ac66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ac52:	4b5f      	ldr	r3, [pc, #380]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ac5a:	4a5d      	ldr	r2, [pc, #372]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ac62:	2380      	movs	r3, #128	@ 0x80
 800ac64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac66:	4b5a      	ldr	r3, [pc, #360]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac68:	689b      	ldr	r3, [r3, #8]
 800ac6a:	f023 0203 	bic.w	r2, r3, #3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	4957      	ldr	r1, [pc, #348]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac74:	4313      	orrs	r3, r2
 800ac76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac78:	f7fd f922 	bl	8007ec0 <HAL_GetTick>
 800ac7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac7e:	e00a      	b.n	800ac96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac80:	f7fd f91e 	bl	8007ec0 <HAL_GetTick>
 800ac84:	4602      	mov	r2, r0
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d901      	bls.n	800ac96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ac92:	2303      	movs	r3, #3
 800ac94:	e095      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac96:	4b4e      	ldr	r3, [pc, #312]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	f003 020c 	and.w	r2, r3, #12
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d1eb      	bne.n	800ac80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f003 0302 	and.w	r3, r3, #2
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d023      	beq.n	800acfc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 0304 	and.w	r3, r3, #4
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d005      	beq.n	800accc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800acc0:	4b43      	ldr	r3, [pc, #268]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800acc2:	689b      	ldr	r3, [r3, #8]
 800acc4:	4a42      	ldr	r2, [pc, #264]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800acc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800acca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f003 0308 	and.w	r3, r3, #8
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d007      	beq.n	800ace8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800acd8:	4b3d      	ldr	r3, [pc, #244]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ace0:	4a3b      	ldr	r2, [pc, #236]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ace2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ace6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ace8:	4b39      	ldr	r3, [pc, #228]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800acea:	689b      	ldr	r3, [r3, #8]
 800acec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	4936      	ldr	r1, [pc, #216]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800acf6:	4313      	orrs	r3, r2
 800acf8:	608b      	str	r3, [r1, #8]
 800acfa:	e008      	b.n	800ad0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	2b80      	cmp	r3, #128	@ 0x80
 800ad00:	d105      	bne.n	800ad0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ad02:	4b33      	ldr	r3, [pc, #204]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad04:	689b      	ldr	r3, [r3, #8]
 800ad06:	4a32      	ldr	r2, [pc, #200]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ad0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ad0e:	4b2f      	ldr	r3, [pc, #188]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f003 030f 	and.w	r3, r3, #15
 800ad16:	683a      	ldr	r2, [r7, #0]
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d21d      	bcs.n	800ad58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad1c:	4b2b      	ldr	r3, [pc, #172]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f023 020f 	bic.w	r2, r3, #15
 800ad24:	4929      	ldr	r1, [pc, #164]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	4313      	orrs	r3, r2
 800ad2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ad2c:	f7fd f8c8 	bl	8007ec0 <HAL_GetTick>
 800ad30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad32:	e00a      	b.n	800ad4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ad34:	f7fd f8c4 	bl	8007ec0 <HAL_GetTick>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	1ad3      	subs	r3, r2, r3
 800ad3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d901      	bls.n	800ad4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800ad46:	2303      	movs	r3, #3
 800ad48:	e03b      	b.n	800adc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad4a:	4b20      	ldr	r3, [pc, #128]	@ (800adcc <HAL_RCC_ClockConfig+0x260>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 030f 	and.w	r3, r3, #15
 800ad52:	683a      	ldr	r2, [r7, #0]
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d1ed      	bne.n	800ad34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 0304 	and.w	r3, r3, #4
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d008      	beq.n	800ad76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ad64:	4b1a      	ldr	r3, [pc, #104]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad66:	689b      	ldr	r3, [r3, #8]
 800ad68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	4917      	ldr	r1, [pc, #92]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad72:	4313      	orrs	r3, r2
 800ad74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f003 0308 	and.w	r3, r3, #8
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d009      	beq.n	800ad96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ad82:	4b13      	ldr	r3, [pc, #76]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	00db      	lsls	r3, r3, #3
 800ad90:	490f      	ldr	r1, [pc, #60]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad92:	4313      	orrs	r3, r2
 800ad94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ad96:	f000 f825 	bl	800ade4 <HAL_RCC_GetSysClockFreq>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	4b0c      	ldr	r3, [pc, #48]	@ (800add0 <HAL_RCC_ClockConfig+0x264>)
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	091b      	lsrs	r3, r3, #4
 800ada2:	f003 030f 	and.w	r3, r3, #15
 800ada6:	490c      	ldr	r1, [pc, #48]	@ (800add8 <HAL_RCC_ClockConfig+0x26c>)
 800ada8:	5ccb      	ldrb	r3, [r1, r3]
 800adaa:	f003 031f 	and.w	r3, r3, #31
 800adae:	fa22 f303 	lsr.w	r3, r2, r3
 800adb2:	4a0a      	ldr	r2, [pc, #40]	@ (800addc <HAL_RCC_ClockConfig+0x270>)
 800adb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800adb6:	4b0a      	ldr	r3, [pc, #40]	@ (800ade0 <HAL_RCC_ClockConfig+0x274>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4618      	mov	r0, r3
 800adbc:	f7fd f834 	bl	8007e28 <HAL_InitTick>
 800adc0:	4603      	mov	r3, r0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3718      	adds	r7, #24
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	40022000 	.word	0x40022000
 800add0:	40021000 	.word	0x40021000
 800add4:	04c4b400 	.word	0x04c4b400
 800add8:	080114d0 	.word	0x080114d0
 800addc:	2000013c 	.word	0x2000013c
 800ade0:	20000140 	.word	0x20000140

0800ade4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b087      	sub	sp, #28
 800ade8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800adea:	4b2c      	ldr	r3, [pc, #176]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	f003 030c 	and.w	r3, r3, #12
 800adf2:	2b04      	cmp	r3, #4
 800adf4:	d102      	bne.n	800adfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800adf6:	4b2a      	ldr	r3, [pc, #168]	@ (800aea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800adf8:	613b      	str	r3, [r7, #16]
 800adfa:	e047      	b.n	800ae8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800adfc:	4b27      	ldr	r3, [pc, #156]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	f003 030c 	and.w	r3, r3, #12
 800ae04:	2b08      	cmp	r3, #8
 800ae06:	d102      	bne.n	800ae0e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ae08:	4b26      	ldr	r3, [pc, #152]	@ (800aea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ae0a:	613b      	str	r3, [r7, #16]
 800ae0c:	e03e      	b.n	800ae8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ae0e:	4b23      	ldr	r3, [pc, #140]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	f003 030c 	and.w	r3, r3, #12
 800ae16:	2b0c      	cmp	r3, #12
 800ae18:	d136      	bne.n	800ae88 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ae1a:	4b20      	ldr	r3, [pc, #128]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae1c:	68db      	ldr	r3, [r3, #12]
 800ae1e:	f003 0303 	and.w	r3, r3, #3
 800ae22:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ae24:	4b1d      	ldr	r3, [pc, #116]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	091b      	lsrs	r3, r3, #4
 800ae2a:	f003 030f 	and.w	r3, r3, #15
 800ae2e:	3301      	adds	r3, #1
 800ae30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2b03      	cmp	r3, #3
 800ae36:	d10c      	bne.n	800ae52 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ae38:	4a1a      	ldr	r2, [pc, #104]	@ (800aea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae40:	4a16      	ldr	r2, [pc, #88]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae42:	68d2      	ldr	r2, [r2, #12]
 800ae44:	0a12      	lsrs	r2, r2, #8
 800ae46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ae4a:	fb02 f303 	mul.w	r3, r2, r3
 800ae4e:	617b      	str	r3, [r7, #20]
      break;
 800ae50:	e00c      	b.n	800ae6c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ae52:	4a13      	ldr	r2, [pc, #76]	@ (800aea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae5a:	4a10      	ldr	r2, [pc, #64]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae5c:	68d2      	ldr	r2, [r2, #12]
 800ae5e:	0a12      	lsrs	r2, r2, #8
 800ae60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ae64:	fb02 f303 	mul.w	r3, r2, r3
 800ae68:	617b      	str	r3, [r7, #20]
      break;
 800ae6a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ae6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae9c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ae6e:	68db      	ldr	r3, [r3, #12]
 800ae70:	0e5b      	lsrs	r3, r3, #25
 800ae72:	f003 0303 	and.w	r3, r3, #3
 800ae76:	3301      	adds	r3, #1
 800ae78:	005b      	lsls	r3, r3, #1
 800ae7a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800ae7c:	697a      	ldr	r2, [r7, #20]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae84:	613b      	str	r3, [r7, #16]
 800ae86:	e001      	b.n	800ae8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ae8c:	693b      	ldr	r3, [r7, #16]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	371c      	adds	r7, #28
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	40021000 	.word	0x40021000
 800aea0:	00f42400 	.word	0x00f42400
 800aea4:	016e3600 	.word	0x016e3600

0800aea8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aeac:	4b03      	ldr	r3, [pc, #12]	@ (800aebc <HAL_RCC_GetHCLKFreq+0x14>)
 800aeae:	681b      	ldr	r3, [r3, #0]
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	2000013c 	.word	0x2000013c

0800aec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800aec4:	f7ff fff0 	bl	800aea8 <HAL_RCC_GetHCLKFreq>
 800aec8:	4602      	mov	r2, r0
 800aeca:	4b06      	ldr	r3, [pc, #24]	@ (800aee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	0a1b      	lsrs	r3, r3, #8
 800aed0:	f003 0307 	and.w	r3, r3, #7
 800aed4:	4904      	ldr	r1, [pc, #16]	@ (800aee8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800aed6:	5ccb      	ldrb	r3, [r1, r3]
 800aed8:	f003 031f 	and.w	r3, r3, #31
 800aedc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	40021000 	.word	0x40021000
 800aee8:	080114e0 	.word	0x080114e0

0800aeec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800aef0:	f7ff ffda 	bl	800aea8 <HAL_RCC_GetHCLKFreq>
 800aef4:	4602      	mov	r2, r0
 800aef6:	4b06      	ldr	r3, [pc, #24]	@ (800af10 <HAL_RCC_GetPCLK2Freq+0x24>)
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	0adb      	lsrs	r3, r3, #11
 800aefc:	f003 0307 	and.w	r3, r3, #7
 800af00:	4904      	ldr	r1, [pc, #16]	@ (800af14 <HAL_RCC_GetPCLK2Freq+0x28>)
 800af02:	5ccb      	ldrb	r3, [r1, r3]
 800af04:	f003 031f 	and.w	r3, r3, #31
 800af08:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	40021000 	.word	0x40021000
 800af14:	080114e0 	.word	0x080114e0

0800af18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800af18:	b480      	push	{r7}
 800af1a:	b087      	sub	sp, #28
 800af1c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800af1e:	4b1e      	ldr	r3, [pc, #120]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	f003 0303 	and.w	r3, r3, #3
 800af26:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af28:	4b1b      	ldr	r3, [pc, #108]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	091b      	lsrs	r3, r3, #4
 800af2e:	f003 030f 	and.w	r3, r3, #15
 800af32:	3301      	adds	r3, #1
 800af34:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	2b03      	cmp	r3, #3
 800af3a:	d10c      	bne.n	800af56 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af3c:	4a17      	ldr	r2, [pc, #92]	@ (800af9c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	fbb2 f3f3 	udiv	r3, r2, r3
 800af44:	4a14      	ldr	r2, [pc, #80]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af46:	68d2      	ldr	r2, [r2, #12]
 800af48:	0a12      	lsrs	r2, r2, #8
 800af4a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af4e:	fb02 f303 	mul.w	r3, r2, r3
 800af52:	617b      	str	r3, [r7, #20]
    break;
 800af54:	e00c      	b.n	800af70 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800af56:	4a12      	ldr	r2, [pc, #72]	@ (800afa0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af5e:	4a0e      	ldr	r2, [pc, #56]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af60:	68d2      	ldr	r2, [r2, #12]
 800af62:	0a12      	lsrs	r2, r2, #8
 800af64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800af68:	fb02 f303 	mul.w	r3, r2, r3
 800af6c:	617b      	str	r3, [r7, #20]
    break;
 800af6e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800af70:	4b09      	ldr	r3, [pc, #36]	@ (800af98 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	0e5b      	lsrs	r3, r3, #25
 800af76:	f003 0303 	and.w	r3, r3, #3
 800af7a:	3301      	adds	r3, #1
 800af7c:	005b      	lsls	r3, r3, #1
 800af7e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800af80:	697a      	ldr	r2, [r7, #20]
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	fbb2 f3f3 	udiv	r3, r2, r3
 800af88:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800af8a:	687b      	ldr	r3, [r7, #4]
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	371c      	adds	r7, #28
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	40021000 	.word	0x40021000
 800af9c:	016e3600 	.word	0x016e3600
 800afa0:	00f42400 	.word	0x00f42400

0800afa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b086      	sub	sp, #24
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800afac:	2300      	movs	r3, #0
 800afae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800afb0:	2300      	movs	r3, #0
 800afb2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f000 8098 	beq.w	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afc2:	2300      	movs	r3, #0
 800afc4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800afc6:	4b43      	ldr	r3, [pc, #268]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d10d      	bne.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afd2:	4b40      	ldr	r3, [pc, #256]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afd6:	4a3f      	ldr	r2, [pc, #252]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800afdc:	6593      	str	r3, [r2, #88]	@ 0x58
 800afde:	4b3d      	ldr	r3, [pc, #244]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800afe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afe6:	60bb      	str	r3, [r7, #8]
 800afe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800afea:	2301      	movs	r3, #1
 800afec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800afee:	4b3a      	ldr	r3, [pc, #232]	@ (800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	4a39      	ldr	r2, [pc, #228]	@ (800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800aff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aff8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800affa:	f7fc ff61 	bl	8007ec0 <HAL_GetTick>
 800affe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b000:	e009      	b.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b002:	f7fc ff5d 	bl	8007ec0 <HAL_GetTick>
 800b006:	4602      	mov	r2, r0
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	1ad3      	subs	r3, r2, r3
 800b00c:	2b02      	cmp	r3, #2
 800b00e:	d902      	bls.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b010:	2303      	movs	r3, #3
 800b012:	74fb      	strb	r3, [r7, #19]
        break;
 800b014:	e005      	b.n	800b022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b016:	4b30      	ldr	r3, [pc, #192]	@ (800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d0ef      	beq.n	800b002 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b022:	7cfb      	ldrb	r3, [r7, #19]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d159      	bne.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b028:	4b2a      	ldr	r3, [pc, #168]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b02a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b02e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b032:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d01e      	beq.n	800b078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	429a      	cmp	r2, r3
 800b042:	d019      	beq.n	800b078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b044:	4b23      	ldr	r3, [pc, #140]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b04a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b04e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b050:	4b20      	ldr	r3, [pc, #128]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b056:	4a1f      	ldr	r2, [pc, #124]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b05c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b060:	4b1c      	ldr	r3, [pc, #112]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b066:	4a1b      	ldr	r2, [pc, #108]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b06c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b070:	4a18      	ldr	r2, [pc, #96]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d016      	beq.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b082:	f7fc ff1d 	bl	8007ec0 <HAL_GetTick>
 800b086:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b088:	e00b      	b.n	800b0a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b08a:	f7fc ff19 	bl	8007ec0 <HAL_GetTick>
 800b08e:	4602      	mov	r2, r0
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	1ad3      	subs	r3, r2, r3
 800b094:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b098:	4293      	cmp	r3, r2
 800b09a:	d902      	bls.n	800b0a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b09c:	2303      	movs	r3, #3
 800b09e:	74fb      	strb	r3, [r7, #19]
            break;
 800b0a0:	e006      	b.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b0a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a8:	f003 0302 	and.w	r3, r3, #2
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d0ec      	beq.n	800b08a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b0b0:	7cfb      	ldrb	r3, [r7, #19]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d10b      	bne.n	800b0ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b0b6:	4b07      	ldr	r3, [pc, #28]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0c4:	4903      	ldr	r1, [pc, #12]	@ (800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b0cc:	e008      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b0ce:	7cfb      	ldrb	r3, [r7, #19]
 800b0d0:	74bb      	strb	r3, [r7, #18]
 800b0d2:	e005      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b0d4:	40021000 	.word	0x40021000
 800b0d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0dc:	7cfb      	ldrb	r3, [r7, #19]
 800b0de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b0e0:	7c7b      	ldrb	r3, [r7, #17]
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d105      	bne.n	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0e6:	4ba7      	ldr	r3, [pc, #668]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0ea:	4aa6      	ldr	r2, [pc, #664]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b0ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f003 0301 	and.w	r3, r3, #1
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00a      	beq.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b0fe:	4ba1      	ldr	r3, [pc, #644]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b104:	f023 0203 	bic.w	r2, r3, #3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	685b      	ldr	r3, [r3, #4]
 800b10c:	499d      	ldr	r1, [pc, #628]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b10e:	4313      	orrs	r3, r2
 800b110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f003 0302 	and.w	r3, r3, #2
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00a      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b120:	4b98      	ldr	r3, [pc, #608]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b126:	f023 020c 	bic.w	r2, r3, #12
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	4995      	ldr	r1, [pc, #596]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b130:	4313      	orrs	r3, r2
 800b132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f003 0304 	and.w	r3, r3, #4
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d00a      	beq.n	800b158 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b142:	4b90      	ldr	r3, [pc, #576]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b148:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	498c      	ldr	r1, [pc, #560]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b152:	4313      	orrs	r3, r2
 800b154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f003 0308 	and.w	r3, r3, #8
 800b160:	2b00      	cmp	r3, #0
 800b162:	d00a      	beq.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b164:	4b87      	ldr	r3, [pc, #540]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b16a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	691b      	ldr	r3, [r3, #16]
 800b172:	4984      	ldr	r1, [pc, #528]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b174:	4313      	orrs	r3, r2
 800b176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 0310 	and.w	r3, r3, #16
 800b182:	2b00      	cmp	r3, #0
 800b184:	d00a      	beq.n	800b19c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b186:	4b7f      	ldr	r3, [pc, #508]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b18c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	695b      	ldr	r3, [r3, #20]
 800b194:	497b      	ldr	r1, [pc, #492]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b196:	4313      	orrs	r3, r2
 800b198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 0320 	and.w	r3, r3, #32
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d00a      	beq.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b1a8:	4b76      	ldr	r3, [pc, #472]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	699b      	ldr	r3, [r3, #24]
 800b1b6:	4973      	ldr	r1, [pc, #460]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d00a      	beq.n	800b1e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b1ca:	4b6e      	ldr	r3, [pc, #440]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	69db      	ldr	r3, [r3, #28]
 800b1d8:	496a      	ldr	r1, [pc, #424]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00a      	beq.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b1ec:	4b65      	ldr	r3, [pc, #404]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6a1b      	ldr	r3, [r3, #32]
 800b1fa:	4962      	ldr	r1, [pc, #392]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d00a      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b20e:	4b5d      	ldr	r3, [pc, #372]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b214:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b21c:	4959      	ldr	r1, [pc, #356]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b21e:	4313      	orrs	r3, r2
 800b220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d00a      	beq.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b230:	4b54      	ldr	r3, [pc, #336]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b232:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b236:	f023 0203 	bic.w	r2, r3, #3
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b23e:	4951      	ldr	r1, [pc, #324]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b240:	4313      	orrs	r3, r2
 800b242:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d00a      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b252:	4b4c      	ldr	r3, [pc, #304]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b258:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b260:	4948      	ldr	r1, [pc, #288]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b262:	4313      	orrs	r3, r2
 800b264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b270:	2b00      	cmp	r3, #0
 800b272:	d015      	beq.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b274:	4b43      	ldr	r3, [pc, #268]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b27a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b282:	4940      	ldr	r1, [pc, #256]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b284:	4313      	orrs	r3, r2
 800b286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b28e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b292:	d105      	bne.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b294:	4b3b      	ldr	r3, [pc, #236]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	4a3a      	ldr	r2, [pc, #232]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b29a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b29e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d015      	beq.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b2ac:	4b35      	ldr	r3, [pc, #212]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2ba:	4932      	ldr	r1, [pc, #200]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2ca:	d105      	bne.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2cc:	4b2d      	ldr	r3, [pc, #180]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	4a2c      	ldr	r2, [pc, #176]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2d6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d015      	beq.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b2e4:	4b27      	ldr	r3, [pc, #156]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2f2:	4924      	ldr	r1, [pc, #144]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b302:	d105      	bne.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b304:	4b1f      	ldr	r3, [pc, #124]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	4a1e      	ldr	r2, [pc, #120]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b30a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b30e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d015      	beq.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b31c:	4b19      	ldr	r3, [pc, #100]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b31e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b322:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b32a:	4916      	ldr	r1, [pc, #88]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b32c:	4313      	orrs	r3, r2
 800b32e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b336:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b33a:	d105      	bne.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b33c:	4b11      	ldr	r3, [pc, #68]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	4a10      	ldr	r2, [pc, #64]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b342:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b346:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b350:	2b00      	cmp	r3, #0
 800b352:	d019      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b354:	4b0b      	ldr	r3, [pc, #44]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b35a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b362:	4908      	ldr	r1, [pc, #32]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b364:	4313      	orrs	r3, r2
 800b366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b36e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b372:	d109      	bne.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b374:	4b03      	ldr	r3, [pc, #12]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	4a02      	ldr	r2, [pc, #8]	@ (800b384 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800b37a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b37e:	60d3      	str	r3, [r2, #12]
 800b380:	e002      	b.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b382:	bf00      	nop
 800b384:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b390:	2b00      	cmp	r3, #0
 800b392:	d015      	beq.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b394:	4b29      	ldr	r3, [pc, #164]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b39a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3a2:	4926      	ldr	r1, [pc, #152]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3b2:	d105      	bne.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b3b4:	4b21      	ldr	r3, [pc, #132]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	4a20      	ldr	r2, [pc, #128]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3be:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d015      	beq.n	800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800b3cc:	4b1b      	ldr	r3, [pc, #108]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3da:	4918      	ldr	r1, [pc, #96]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3ea:	d105      	bne.n	800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b3ec:	4b13      	ldr	r3, [pc, #76]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	4a12      	ldr	r2, [pc, #72]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b3f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3f6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b400:	2b00      	cmp	r3, #0
 800b402:	d015      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b404:	4b0d      	ldr	r3, [pc, #52]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b40a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b412:	490a      	ldr	r1, [pc, #40]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b414:	4313      	orrs	r3, r2
 800b416:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b41e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b422:	d105      	bne.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b424:	4b05      	ldr	r3, [pc, #20]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b426:	68db      	ldr	r3, [r3, #12]
 800b428:	4a04      	ldr	r2, [pc, #16]	@ (800b43c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800b42a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b42e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b430:	7cbb      	ldrb	r3, [r7, #18]
}
 800b432:	4618      	mov	r0, r3
 800b434:	3718      	adds	r7, #24
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	40021000 	.word	0x40021000

0800b440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d101      	bne.n	800b452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	e054      	b.n	800b4fc <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d111      	bne.n	800b482 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f001 fee2 	bl	800d230 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b470:	2b00      	cmp	r3, #0
 800b472:	d102      	bne.n	800b47a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a23      	ldr	r2, [pc, #140]	@ (800b504 <HAL_TIM_Base_Init+0xc4>)
 800b478:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2202      	movs	r2, #2
 800b486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	3304      	adds	r3, #4
 800b492:	4619      	mov	r1, r3
 800b494:	4610      	mov	r0, r2
 800b496:	f001 fa2b 	bl	800c8f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2201      	movs	r2, #1
 800b49e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2201      	movs	r2, #1
 800b4a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2201      	movs	r2, #1
 800b4be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2201      	movs	r2, #1
 800b4c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2201      	movs	r2, #1
 800b4d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2201      	movs	r2, #1
 800b4de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b4fa:	2300      	movs	r3, #0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3708      	adds	r7, #8
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}
 800b504:	080076e9 	.word	0x080076e9

0800b508 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b508:	b480      	push	{r7}
 800b50a:	b085      	sub	sp, #20
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b516:	b2db      	uxtb	r3, r3
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d001      	beq.n	800b520 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b51c:	2301      	movs	r3, #1
 800b51e:	e04c      	b.n	800b5ba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2202      	movs	r2, #2
 800b524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a26      	ldr	r2, [pc, #152]	@ (800b5c8 <HAL_TIM_Base_Start+0xc0>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d022      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b53a:	d01d      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	4a22      	ldr	r2, [pc, #136]	@ (800b5cc <HAL_TIM_Base_Start+0xc4>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d018      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a21      	ldr	r2, [pc, #132]	@ (800b5d0 <HAL_TIM_Base_Start+0xc8>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d013      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a1f      	ldr	r2, [pc, #124]	@ (800b5d4 <HAL_TIM_Base_Start+0xcc>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d00e      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5d8 <HAL_TIM_Base_Start+0xd0>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d009      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a1c      	ldr	r2, [pc, #112]	@ (800b5dc <HAL_TIM_Base_Start+0xd4>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d004      	beq.n	800b578 <HAL_TIM_Base_Start+0x70>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a1b      	ldr	r2, [pc, #108]	@ (800b5e0 <HAL_TIM_Base_Start+0xd8>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d115      	bne.n	800b5a4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	689a      	ldr	r2, [r3, #8]
 800b57e:	4b19      	ldr	r3, [pc, #100]	@ (800b5e4 <HAL_TIM_Base_Start+0xdc>)
 800b580:	4013      	ands	r3, r2
 800b582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2b06      	cmp	r3, #6
 800b588:	d015      	beq.n	800b5b6 <HAL_TIM_Base_Start+0xae>
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b590:	d011      	beq.n	800b5b6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f042 0201 	orr.w	r2, r2, #1
 800b5a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5a2:	e008      	b.n	800b5b6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681a      	ldr	r2, [r3, #0]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f042 0201 	orr.w	r2, r2, #1
 800b5b2:	601a      	str	r2, [r3, #0]
 800b5b4:	e000      	b.n	800b5b8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3714      	adds	r7, #20
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	40012c00 	.word	0x40012c00
 800b5cc:	40000400 	.word	0x40000400
 800b5d0:	40000800 	.word	0x40000800
 800b5d4:	40000c00 	.word	0x40000c00
 800b5d8:	40013400 	.word	0x40013400
 800b5dc:	40014000 	.word	0x40014000
 800b5e0:	40015000 	.word	0x40015000
 800b5e4:	00010007 	.word	0x00010007

0800b5e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b085      	sub	sp, #20
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d001      	beq.n	800b600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	e054      	b.n	800b6aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2202      	movs	r2, #2
 800b604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68da      	ldr	r2, [r3, #12]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f042 0201 	orr.w	r2, r2, #1
 800b616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a26      	ldr	r2, [pc, #152]	@ (800b6b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d022      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b62a:	d01d      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a22      	ldr	r2, [pc, #136]	@ (800b6bc <HAL_TIM_Base_Start_IT+0xd4>)
 800b632:	4293      	cmp	r3, r2
 800b634:	d018      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a21      	ldr	r2, [pc, #132]	@ (800b6c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d013      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a1f      	ldr	r2, [pc, #124]	@ (800b6c4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d00e      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	4a1e      	ldr	r2, [pc, #120]	@ (800b6c8 <HAL_TIM_Base_Start_IT+0xe0>)
 800b650:	4293      	cmp	r3, r2
 800b652:	d009      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	4a1c      	ldr	r2, [pc, #112]	@ (800b6cc <HAL_TIM_Base_Start_IT+0xe4>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d004      	beq.n	800b668 <HAL_TIM_Base_Start_IT+0x80>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a1b      	ldr	r2, [pc, #108]	@ (800b6d0 <HAL_TIM_Base_Start_IT+0xe8>)
 800b664:	4293      	cmp	r3, r2
 800b666:	d115      	bne.n	800b694 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	689a      	ldr	r2, [r3, #8]
 800b66e:	4b19      	ldr	r3, [pc, #100]	@ (800b6d4 <HAL_TIM_Base_Start_IT+0xec>)
 800b670:	4013      	ands	r3, r2
 800b672:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2b06      	cmp	r3, #6
 800b678:	d015      	beq.n	800b6a6 <HAL_TIM_Base_Start_IT+0xbe>
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b680:	d011      	beq.n	800b6a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f042 0201 	orr.w	r2, r2, #1
 800b690:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b692:	e008      	b.n	800b6a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	681a      	ldr	r2, [r3, #0]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f042 0201 	orr.w	r2, r2, #1
 800b6a2:	601a      	str	r2, [r3, #0]
 800b6a4:	e000      	b.n	800b6a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b6a8:	2300      	movs	r3, #0
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3714      	adds	r7, #20
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop
 800b6b8:	40012c00 	.word	0x40012c00
 800b6bc:	40000400 	.word	0x40000400
 800b6c0:	40000800 	.word	0x40000800
 800b6c4:	40000c00 	.word	0x40000c00
 800b6c8:	40013400 	.word	0x40013400
 800b6cc:	40014000 	.word	0x40014000
 800b6d0:	40015000 	.word	0x40015000
 800b6d4:	00010007 	.word	0x00010007

0800b6d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d101      	bne.n	800b6ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	e054      	b.n	800b794 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6f0:	b2db      	uxtb	r3, r3
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d111      	bne.n	800b71a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f001 fd96 	bl	800d230 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d102      	bne.n	800b712 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	4a23      	ldr	r2, [pc, #140]	@ (800b79c <HAL_TIM_PWM_Init+0xc4>)
 800b710:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2202      	movs	r2, #2
 800b71e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681a      	ldr	r2, [r3, #0]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	3304      	adds	r3, #4
 800b72a:	4619      	mov	r1, r3
 800b72c:	4610      	mov	r0, r2
 800b72e:	f001 f8df 	bl	800c8f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2201      	movs	r2, #1
 800b736:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2201      	movs	r2, #1
 800b746:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2201      	movs	r2, #1
 800b74e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2201      	movs	r2, #1
 800b756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2201      	movs	r2, #1
 800b75e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2201      	movs	r2, #1
 800b766:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2201      	movs	r2, #1
 800b76e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2201      	movs	r2, #1
 800b776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2201      	movs	r2, #1
 800b77e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2201      	movs	r2, #1
 800b786:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2201      	movs	r2, #1
 800b78e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b792:	2300      	movs	r3, #0
}
 800b794:	4618      	mov	r0, r3
 800b796:	3708      	adds	r7, #8
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	0800769d 	.word	0x0800769d

0800b7a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b084      	sub	sp, #16
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d109      	bne.n	800b7c4 <HAL_TIM_PWM_Start+0x24>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	bf14      	ite	ne
 800b7bc:	2301      	movne	r3, #1
 800b7be:	2300      	moveq	r3, #0
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	e03c      	b.n	800b83e <HAL_TIM_PWM_Start+0x9e>
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	2b04      	cmp	r3, #4
 800b7c8:	d109      	bne.n	800b7de <HAL_TIM_PWM_Start+0x3e>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b7d0:	b2db      	uxtb	r3, r3
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	bf14      	ite	ne
 800b7d6:	2301      	movne	r3, #1
 800b7d8:	2300      	moveq	r3, #0
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	e02f      	b.n	800b83e <HAL_TIM_PWM_Start+0x9e>
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	2b08      	cmp	r3, #8
 800b7e2:	d109      	bne.n	800b7f8 <HAL_TIM_PWM_Start+0x58>
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b7ea:	b2db      	uxtb	r3, r3
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	bf14      	ite	ne
 800b7f0:	2301      	movne	r3, #1
 800b7f2:	2300      	moveq	r3, #0
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	e022      	b.n	800b83e <HAL_TIM_PWM_Start+0x9e>
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	2b0c      	cmp	r3, #12
 800b7fc:	d109      	bne.n	800b812 <HAL_TIM_PWM_Start+0x72>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b804:	b2db      	uxtb	r3, r3
 800b806:	2b01      	cmp	r3, #1
 800b808:	bf14      	ite	ne
 800b80a:	2301      	movne	r3, #1
 800b80c:	2300      	moveq	r3, #0
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	e015      	b.n	800b83e <HAL_TIM_PWM_Start+0x9e>
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	2b10      	cmp	r3, #16
 800b816:	d109      	bne.n	800b82c <HAL_TIM_PWM_Start+0x8c>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	2b01      	cmp	r3, #1
 800b822:	bf14      	ite	ne
 800b824:	2301      	movne	r3, #1
 800b826:	2300      	moveq	r3, #0
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	e008      	b.n	800b83e <HAL_TIM_PWM_Start+0x9e>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b832:	b2db      	uxtb	r3, r3
 800b834:	2b01      	cmp	r3, #1
 800b836:	bf14      	ite	ne
 800b838:	2301      	movne	r3, #1
 800b83a:	2300      	moveq	r3, #0
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d001      	beq.n	800b846 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b842:	2301      	movs	r3, #1
 800b844:	e0a6      	b.n	800b994 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d104      	bne.n	800b856 <HAL_TIM_PWM_Start+0xb6>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2202      	movs	r2, #2
 800b850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b854:	e023      	b.n	800b89e <HAL_TIM_PWM_Start+0xfe>
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	2b04      	cmp	r3, #4
 800b85a:	d104      	bne.n	800b866 <HAL_TIM_PWM_Start+0xc6>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2202      	movs	r2, #2
 800b860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b864:	e01b      	b.n	800b89e <HAL_TIM_PWM_Start+0xfe>
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	2b08      	cmp	r3, #8
 800b86a:	d104      	bne.n	800b876 <HAL_TIM_PWM_Start+0xd6>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2202      	movs	r2, #2
 800b870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b874:	e013      	b.n	800b89e <HAL_TIM_PWM_Start+0xfe>
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	2b0c      	cmp	r3, #12
 800b87a:	d104      	bne.n	800b886 <HAL_TIM_PWM_Start+0xe6>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2202      	movs	r2, #2
 800b880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b884:	e00b      	b.n	800b89e <HAL_TIM_PWM_Start+0xfe>
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	2b10      	cmp	r3, #16
 800b88a:	d104      	bne.n	800b896 <HAL_TIM_PWM_Start+0xf6>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2202      	movs	r2, #2
 800b890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b894:	e003      	b.n	800b89e <HAL_TIM_PWM_Start+0xfe>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2202      	movs	r2, #2
 800b89a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	6839      	ldr	r1, [r7, #0]
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f001 fc9c 	bl	800d1e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a3a      	ldr	r2, [pc, #232]	@ (800b99c <HAL_TIM_PWM_Start+0x1fc>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d018      	beq.n	800b8e8 <HAL_TIM_PWM_Start+0x148>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a39      	ldr	r2, [pc, #228]	@ (800b9a0 <HAL_TIM_PWM_Start+0x200>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d013      	beq.n	800b8e8 <HAL_TIM_PWM_Start+0x148>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a37      	ldr	r2, [pc, #220]	@ (800b9a4 <HAL_TIM_PWM_Start+0x204>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d00e      	beq.n	800b8e8 <HAL_TIM_PWM_Start+0x148>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4a36      	ldr	r2, [pc, #216]	@ (800b9a8 <HAL_TIM_PWM_Start+0x208>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d009      	beq.n	800b8e8 <HAL_TIM_PWM_Start+0x148>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4a34      	ldr	r2, [pc, #208]	@ (800b9ac <HAL_TIM_PWM_Start+0x20c>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d004      	beq.n	800b8e8 <HAL_TIM_PWM_Start+0x148>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a33      	ldr	r2, [pc, #204]	@ (800b9b0 <HAL_TIM_PWM_Start+0x210>)
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d101      	bne.n	800b8ec <HAL_TIM_PWM_Start+0x14c>
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	e000      	b.n	800b8ee <HAL_TIM_PWM_Start+0x14e>
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d007      	beq.n	800b902 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b900:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	4a25      	ldr	r2, [pc, #148]	@ (800b99c <HAL_TIM_PWM_Start+0x1fc>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d022      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b914:	d01d      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a26      	ldr	r2, [pc, #152]	@ (800b9b4 <HAL_TIM_PWM_Start+0x214>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d018      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4a24      	ldr	r2, [pc, #144]	@ (800b9b8 <HAL_TIM_PWM_Start+0x218>)
 800b926:	4293      	cmp	r3, r2
 800b928:	d013      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4a23      	ldr	r2, [pc, #140]	@ (800b9bc <HAL_TIM_PWM_Start+0x21c>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d00e      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a19      	ldr	r2, [pc, #100]	@ (800b9a0 <HAL_TIM_PWM_Start+0x200>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d009      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4a18      	ldr	r2, [pc, #96]	@ (800b9a4 <HAL_TIM_PWM_Start+0x204>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d004      	beq.n	800b952 <HAL_TIM_PWM_Start+0x1b2>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4a18      	ldr	r2, [pc, #96]	@ (800b9b0 <HAL_TIM_PWM_Start+0x210>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d115      	bne.n	800b97e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	689a      	ldr	r2, [r3, #8]
 800b958:	4b19      	ldr	r3, [pc, #100]	@ (800b9c0 <HAL_TIM_PWM_Start+0x220>)
 800b95a:	4013      	ands	r3, r2
 800b95c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2b06      	cmp	r3, #6
 800b962:	d015      	beq.n	800b990 <HAL_TIM_PWM_Start+0x1f0>
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b96a:	d011      	beq.n	800b990 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f042 0201 	orr.w	r2, r2, #1
 800b97a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b97c:	e008      	b.n	800b990 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f042 0201 	orr.w	r2, r2, #1
 800b98c:	601a      	str	r2, [r3, #0]
 800b98e:	e000      	b.n	800b992 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b990:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	40012c00 	.word	0x40012c00
 800b9a0:	40013400 	.word	0x40013400
 800b9a4:	40014000 	.word	0x40014000
 800b9a8:	40014400 	.word	0x40014400
 800b9ac:	40014800 	.word	0x40014800
 800b9b0:	40015000 	.word	0x40015000
 800b9b4:	40000400 	.word	0x40000400
 800b9b8:	40000800 	.word	0x40000800
 800b9bc:	40000c00 	.word	0x40000c00
 800b9c0:	00010007 	.word	0x00010007

0800b9c4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b082      	sub	sp, #8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d101      	bne.n	800b9d8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	e04c      	b.n	800ba72 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9de:	b2db      	uxtb	r3, r3
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d111      	bne.n	800ba08 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f001 fc1f 	bl	800d230 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d102      	bne.n	800ba00 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4a1f      	ldr	r2, [pc, #124]	@ (800ba7c <HAL_TIM_OnePulse_Init+0xb8>)
 800b9fe:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2202      	movs	r2, #2
 800ba0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681a      	ldr	r2, [r3, #0]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	3304      	adds	r3, #4
 800ba18:	4619      	mov	r1, r3
 800ba1a:	4610      	mov	r0, r2
 800ba1c:	f000 ff68 	bl	800c8f0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	681a      	ldr	r2, [r3, #0]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f022 0208 	bic.w	r2, r2, #8
 800ba2e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	6819      	ldr	r1, [r3, #0]
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	683a      	ldr	r2, [r7, #0]
 800ba3c:	430a      	orrs	r2, r1
 800ba3e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2201      	movs	r2, #1
 800ba44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2201      	movs	r2, #1
 800ba4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3708      	adds	r7, #8
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	bf00      	nop
 800ba7c:	0800ba81 	.word	0x0800ba81

0800ba80 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b083      	sub	sp, #12
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800ba88:	bf00      	nop
 800ba8a:	370c      	adds	r7, #12
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba92:	4770      	bx	lr

0800ba94 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800baa4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800baac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bab4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800babc:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800babe:	7bfb      	ldrb	r3, [r7, #15]
 800bac0:	2b01      	cmp	r3, #1
 800bac2:	d108      	bne.n	800bad6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bac4:	7bbb      	ldrb	r3, [r7, #14]
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d105      	bne.n	800bad6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800baca:	7b7b      	ldrb	r3, [r7, #13]
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d102      	bne.n	800bad6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bad0:	7b3b      	ldrb	r3, [r7, #12]
 800bad2:	2b01      	cmp	r3, #1
 800bad4:	d001      	beq.n	800bada <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800bad6:	2301      	movs	r3, #1
 800bad8:	e059      	b.n	800bb8e <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2202      	movs	r2, #2
 800bade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2202      	movs	r2, #2
 800bae6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2202      	movs	r2, #2
 800baee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2202      	movs	r2, #2
 800baf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	68da      	ldr	r2, [r3, #12]
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f042 0202 	orr.w	r2, r2, #2
 800bb08:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	68da      	ldr	r2, [r3, #12]
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f042 0204 	orr.w	r2, r2, #4
 800bb18:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	2201      	movs	r2, #1
 800bb20:	2100      	movs	r1, #0
 800bb22:	4618      	mov	r0, r3
 800bb24:	f001 fb5e 	bl	800d1e4 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	2104      	movs	r1, #4
 800bb30:	4618      	mov	r0, r3
 800bb32:	f001 fb57 	bl	800d1e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a17      	ldr	r2, [pc, #92]	@ (800bb98 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d018      	beq.n	800bb72 <HAL_TIM_OnePulse_Start_IT+0xde>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a15      	ldr	r2, [pc, #84]	@ (800bb9c <HAL_TIM_OnePulse_Start_IT+0x108>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d013      	beq.n	800bb72 <HAL_TIM_OnePulse_Start_IT+0xde>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a14      	ldr	r2, [pc, #80]	@ (800bba0 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d00e      	beq.n	800bb72 <HAL_TIM_OnePulse_Start_IT+0xde>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a12      	ldr	r2, [pc, #72]	@ (800bba4 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d009      	beq.n	800bb72 <HAL_TIM_OnePulse_Start_IT+0xde>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a11      	ldr	r2, [pc, #68]	@ (800bba8 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d004      	beq.n	800bb72 <HAL_TIM_OnePulse_Start_IT+0xde>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4a0f      	ldr	r2, [pc, #60]	@ (800bbac <HAL_TIM_OnePulse_Start_IT+0x118>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d101      	bne.n	800bb76 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800bb72:	2301      	movs	r3, #1
 800bb74:	e000      	b.n	800bb78 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800bb76:	2300      	movs	r3, #0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d007      	beq.n	800bb8c <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb8a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3710      	adds	r7, #16
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	40012c00 	.word	0x40012c00
 800bb9c:	40013400 	.word	0x40013400
 800bba0:	40014000 	.word	0x40014000
 800bba4:	40014400 	.word	0x40014400
 800bba8:	40014800 	.word	0x40014800
 800bbac:	40015000 	.word	0x40015000

0800bbb0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
 800bbb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d101      	bne.n	800bbc4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	e0a2      	b.n	800bd0a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bbca:	b2db      	uxtb	r3, r3
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d111      	bne.n	800bbf4 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f001 fb29 	bl	800d230 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d102      	bne.n	800bbec <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	4a4a      	ldr	r2, [pc, #296]	@ (800bd14 <HAL_TIM_Encoder_Init+0x164>)
 800bbea:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2202      	movs	r2, #2
 800bbf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	687a      	ldr	r2, [r7, #4]
 800bc04:	6812      	ldr	r2, [r2, #0]
 800bc06:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800bc0a:	f023 0307 	bic.w	r3, r3, #7
 800bc0e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681a      	ldr	r2, [r3, #0]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	3304      	adds	r3, #4
 800bc18:	4619      	mov	r1, r3
 800bc1a:	4610      	mov	r0, r2
 800bc1c:	f000 fe68 	bl	800c8f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	689b      	ldr	r3, [r3, #8]
 800bc26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	699b      	ldr	r3, [r3, #24]
 800bc2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	6a1b      	ldr	r3, [r3, #32]
 800bc36:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	697a      	ldr	r2, [r7, #20]
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc48:	f023 0303 	bic.w	r3, r3, #3
 800bc4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	689a      	ldr	r2, [r3, #8]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	699b      	ldr	r3, [r3, #24]
 800bc56:	021b      	lsls	r3, r3, #8
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	693a      	ldr	r2, [r7, #16]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800bc66:	f023 030c 	bic.w	r3, r3, #12
 800bc6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bc72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	68da      	ldr	r2, [r3, #12]
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	69db      	ldr	r3, [r3, #28]
 800bc80:	021b      	lsls	r3, r3, #8
 800bc82:	4313      	orrs	r3, r2
 800bc84:	693a      	ldr	r2, [r7, #16]
 800bc86:	4313      	orrs	r3, r2
 800bc88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	691b      	ldr	r3, [r3, #16]
 800bc8e:	011a      	lsls	r2, r3, #4
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6a1b      	ldr	r3, [r3, #32]
 800bc94:	031b      	lsls	r3, r3, #12
 800bc96:	4313      	orrs	r3, r2
 800bc98:	693a      	ldr	r2, [r7, #16]
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800bca4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800bcac:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	685a      	ldr	r2, [r3, #4]
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	695b      	ldr	r3, [r3, #20]
 800bcb6:	011b      	lsls	r3, r3, #4
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	4313      	orrs	r3, r2
 800bcbe:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	697a      	ldr	r2, [r7, #20]
 800bcc6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	693a      	ldr	r2, [r7, #16]
 800bcce:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	68fa      	ldr	r2, [r7, #12]
 800bcd6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2201      	movs	r2, #1
 800bce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2201      	movs	r2, #1
 800bcec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2201      	movs	r2, #1
 800bd04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd08:	2300      	movs	r3, #0
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	08007791 	.word	0x08007791

0800bd18 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bd28:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bd30:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd38:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd40:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d110      	bne.n	800bd6a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd48:	7bfb      	ldrb	r3, [r7, #15]
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d102      	bne.n	800bd54 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800bd4e:	7b7b      	ldrb	r3, [r7, #13]
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d001      	beq.n	800bd58 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800bd54:	2301      	movs	r3, #1
 800bd56:	e069      	b.n	800be2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2202      	movs	r2, #2
 800bd5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2202      	movs	r2, #2
 800bd64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd68:	e031      	b.n	800bdce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	2b04      	cmp	r3, #4
 800bd6e:	d110      	bne.n	800bd92 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d102      	bne.n	800bd7c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bd76:	7b3b      	ldrb	r3, [r7, #12]
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d001      	beq.n	800bd80 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	e055      	b.n	800be2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2202      	movs	r2, #2
 800bd84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2202      	movs	r2, #2
 800bd8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd90:	e01d      	b.n	800bdce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd92:	7bfb      	ldrb	r3, [r7, #15]
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d108      	bne.n	800bdaa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd98:	7bbb      	ldrb	r3, [r7, #14]
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d105      	bne.n	800bdaa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bd9e:	7b7b      	ldrb	r3, [r7, #13]
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	d102      	bne.n	800bdaa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bda4:	7b3b      	ldrb	r3, [r7, #12]
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	d001      	beq.n	800bdae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800bdaa:	2301      	movs	r3, #1
 800bdac:	e03e      	b.n	800be2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2202      	movs	r2, #2
 800bdb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2202      	movs	r2, #2
 800bdba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2202      	movs	r2, #2
 800bdc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2202      	movs	r2, #2
 800bdca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d003      	beq.n	800bddc <HAL_TIM_Encoder_Start+0xc4>
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	2b04      	cmp	r3, #4
 800bdd8:	d008      	beq.n	800bdec <HAL_TIM_Encoder_Start+0xd4>
 800bdda:	e00f      	b.n	800bdfc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	2201      	movs	r2, #1
 800bde2:	2100      	movs	r1, #0
 800bde4:	4618      	mov	r0, r3
 800bde6:	f001 f9fd 	bl	800d1e4 <TIM_CCxChannelCmd>
      break;
 800bdea:	e016      	b.n	800be1a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	2104      	movs	r1, #4
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f001 f9f5 	bl	800d1e4 <TIM_CCxChannelCmd>
      break;
 800bdfa:	e00e      	b.n	800be1a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2201      	movs	r2, #1
 800be02:	2100      	movs	r1, #0
 800be04:	4618      	mov	r0, r3
 800be06:	f001 f9ed 	bl	800d1e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	2201      	movs	r2, #1
 800be10:	2104      	movs	r1, #4
 800be12:	4618      	mov	r0, r3
 800be14:	f001 f9e6 	bl	800d1e4 <TIM_CCxChannelCmd>
      break;
 800be18:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	681a      	ldr	r2, [r3, #0]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f042 0201 	orr.w	r2, r2, #1
 800be28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	691b      	ldr	r3, [r3, #16]
 800be4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	f003 0302 	and.w	r3, r3, #2
 800be52:	2b00      	cmp	r3, #0
 800be54:	d026      	beq.n	800bea4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f003 0302 	and.w	r3, r3, #2
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d021      	beq.n	800bea4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f06f 0202 	mvn.w	r2, #2
 800be68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2201      	movs	r2, #1
 800be6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	699b      	ldr	r3, [r3, #24]
 800be76:	f003 0303 	and.w	r3, r3, #3
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d005      	beq.n	800be8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	4798      	blx	r3
 800be88:	e009      	b.n	800be9e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	f003 0304 	and.w	r3, r3, #4
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d026      	beq.n	800befc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f003 0304 	and.w	r3, r3, #4
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d021      	beq.n	800befc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f06f 0204 	mvn.w	r2, #4
 800bec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2202      	movs	r2, #2
 800bec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	699b      	ldr	r3, [r3, #24]
 800bece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d005      	beq.n	800bee2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	4798      	blx	r3
 800bee0:	e009      	b.n	800bef6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f003 0308 	and.w	r3, r3, #8
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d026      	beq.n	800bf54 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f003 0308 	and.w	r3, r3, #8
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d021      	beq.n	800bf54 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f06f 0208 	mvn.w	r2, #8
 800bf18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2204      	movs	r2, #4
 800bf1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	69db      	ldr	r3, [r3, #28]
 800bf26:	f003 0303 	and.w	r3, r3, #3
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d005      	beq.n	800bf3a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	4798      	blx	r3
 800bf38:	e009      	b.n	800bf4e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2200      	movs	r2, #0
 800bf52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	f003 0310 	and.w	r3, r3, #16
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d026      	beq.n	800bfac <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	f003 0310 	and.w	r3, r3, #16
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d021      	beq.n	800bfac <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f06f 0210 	mvn.w	r2, #16
 800bf70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2208      	movs	r2, #8
 800bf76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	69db      	ldr	r3, [r3, #28]
 800bf7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d005      	beq.n	800bf92 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	4798      	blx	r3
 800bf90:	e009      	b.n	800bfa6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00e      	beq.n	800bfd4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f003 0301 	and.w	r3, r3, #1
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d009      	beq.n	800bfd4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f06f 0201 	mvn.w	r2, #1
 800bfc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d104      	bne.n	800bfe8 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d00e      	beq.n	800c006 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d009      	beq.n	800c006 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d00e      	beq.n	800c02e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c016:	2b00      	cmp	r3, #0
 800c018:	d009      	beq.n	800c02e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c02a:	6878      	ldr	r0, [r7, #4]
 800c02c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c034:	2b00      	cmp	r3, #0
 800c036:	d00e      	beq.n	800c056 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d009      	beq.n	800c056 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c04a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	f003 0320 	and.w	r3, r3, #32
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d00e      	beq.n	800c07e <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f003 0320 	and.w	r3, r3, #32
 800c066:	2b00      	cmp	r3, #0
 800c068:	d009      	beq.n	800c07e <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f06f 0220 	mvn.w	r2, #32
 800c072:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d00e      	beq.n	800c0a6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d009      	beq.n	800c0a6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800c09a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d00e      	beq.n	800c0ce <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d009      	beq.n	800c0ce <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800c0c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00e      	beq.n	800c0f6 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d009      	beq.n	800c0f6 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800c0ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c0f2:	6878      	ldr	r0, [r7, #4]
 800c0f4:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d00e      	beq.n	800c11e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c106:	2b00      	cmp	r3, #0
 800c108:	d009      	beq.n	800c11e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800c112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c11e:	bf00      	nop
 800c120:	3710      	adds	r7, #16
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
	...

0800c128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b086      	sub	sp, #24
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c134:	2300      	movs	r3, #0
 800c136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d101      	bne.n	800c146 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c142:	2302      	movs	r3, #2
 800c144:	e0ff      	b.n	800c346 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	2201      	movs	r2, #1
 800c14a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2b14      	cmp	r3, #20
 800c152:	f200 80f0 	bhi.w	800c336 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c156:	a201      	add	r2, pc, #4	@ (adr r2, 800c15c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c15c:	0800c1b1 	.word	0x0800c1b1
 800c160:	0800c337 	.word	0x0800c337
 800c164:	0800c337 	.word	0x0800c337
 800c168:	0800c337 	.word	0x0800c337
 800c16c:	0800c1f1 	.word	0x0800c1f1
 800c170:	0800c337 	.word	0x0800c337
 800c174:	0800c337 	.word	0x0800c337
 800c178:	0800c337 	.word	0x0800c337
 800c17c:	0800c233 	.word	0x0800c233
 800c180:	0800c337 	.word	0x0800c337
 800c184:	0800c337 	.word	0x0800c337
 800c188:	0800c337 	.word	0x0800c337
 800c18c:	0800c273 	.word	0x0800c273
 800c190:	0800c337 	.word	0x0800c337
 800c194:	0800c337 	.word	0x0800c337
 800c198:	0800c337 	.word	0x0800c337
 800c19c:	0800c2b5 	.word	0x0800c2b5
 800c1a0:	0800c337 	.word	0x0800c337
 800c1a4:	0800c337 	.word	0x0800c337
 800c1a8:	0800c337 	.word	0x0800c337
 800c1ac:	0800c2f5 	.word	0x0800c2f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	68b9      	ldr	r1, [r7, #8]
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f000 fc4e 	bl	800ca58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	699a      	ldr	r2, [r3, #24]
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f042 0208 	orr.w	r2, r2, #8
 800c1ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	699a      	ldr	r2, [r3, #24]
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f022 0204 	bic.w	r2, r2, #4
 800c1da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	6999      	ldr	r1, [r3, #24]
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	691a      	ldr	r2, [r3, #16]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	430a      	orrs	r2, r1
 800c1ec:	619a      	str	r2, [r3, #24]
      break;
 800c1ee:	e0a5      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	68b9      	ldr	r1, [r7, #8]
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f000 fcc8 	bl	800cb8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	699a      	ldr	r2, [r3, #24]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c20a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	699a      	ldr	r2, [r3, #24]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c21a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	6999      	ldr	r1, [r3, #24]
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	691b      	ldr	r3, [r3, #16]
 800c226:	021a      	lsls	r2, r3, #8
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	430a      	orrs	r2, r1
 800c22e:	619a      	str	r2, [r3, #24]
      break;
 800c230:	e084      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	68b9      	ldr	r1, [r7, #8]
 800c238:	4618      	mov	r0, r3
 800c23a:	f000 fd3b 	bl	800ccb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	69da      	ldr	r2, [r3, #28]
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f042 0208 	orr.w	r2, r2, #8
 800c24c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	69da      	ldr	r2, [r3, #28]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	f022 0204 	bic.w	r2, r2, #4
 800c25c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	69d9      	ldr	r1, [r3, #28]
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	691a      	ldr	r2, [r3, #16]
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	430a      	orrs	r2, r1
 800c26e:	61da      	str	r2, [r3, #28]
      break;
 800c270:	e064      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	68b9      	ldr	r1, [r7, #8]
 800c278:	4618      	mov	r0, r3
 800c27a:	f000 fdad 	bl	800cdd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	69da      	ldr	r2, [r3, #28]
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c28c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	69da      	ldr	r2, [r3, #28]
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c29c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	69d9      	ldr	r1, [r3, #28]
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	691b      	ldr	r3, [r3, #16]
 800c2a8:	021a      	lsls	r2, r3, #8
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	430a      	orrs	r2, r1
 800c2b0:	61da      	str	r2, [r3, #28]
      break;
 800c2b2:	e043      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	68b9      	ldr	r1, [r7, #8]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f000 fe20 	bl	800cf00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f042 0208 	orr.w	r2, r2, #8
 800c2ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f022 0204 	bic.w	r2, r2, #4
 800c2de:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	691a      	ldr	r2, [r3, #16]
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	430a      	orrs	r2, r1
 800c2f0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c2f2:	e023      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	68b9      	ldr	r1, [r7, #8]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 fe6a 	bl	800cfd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c30e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c31e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	021a      	lsls	r2, r3, #8
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	430a      	orrs	r2, r1
 800c332:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800c334:	e002      	b.n	800c33c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c336:	2301      	movs	r3, #1
 800c338:	75fb      	strb	r3, [r7, #23]
      break;
 800c33a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c344:	7dfb      	ldrb	r3, [r7, #23]
}
 800c346:	4618      	mov	r0, r3
 800c348:	3718      	adds	r7, #24
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop

0800c350 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b084      	sub	sp, #16
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
 800c358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c35a:	2300      	movs	r3, #0
 800c35c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c364:	2b01      	cmp	r3, #1
 800c366:	d101      	bne.n	800c36c <HAL_TIM_ConfigClockSource+0x1c>
 800c368:	2302      	movs	r3, #2
 800c36a:	e0f6      	b.n	800c55a <HAL_TIM_ConfigClockSource+0x20a>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2201      	movs	r2, #1
 800c370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2202      	movs	r2, #2
 800c378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800c38a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c38e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c396:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	68ba      	ldr	r2, [r7, #8]
 800c39e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a6f      	ldr	r2, [pc, #444]	@ (800c564 <HAL_TIM_ConfigClockSource+0x214>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	f000 80c1 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3ac:	4a6d      	ldr	r2, [pc, #436]	@ (800c564 <HAL_TIM_ConfigClockSource+0x214>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	f200 80c6 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c3b4:	4a6c      	ldr	r2, [pc, #432]	@ (800c568 <HAL_TIM_ConfigClockSource+0x218>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	f000 80b9 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3bc:	4a6a      	ldr	r2, [pc, #424]	@ (800c568 <HAL_TIM_ConfigClockSource+0x218>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	f200 80be 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c3c4:	4a69      	ldr	r2, [pc, #420]	@ (800c56c <HAL_TIM_ConfigClockSource+0x21c>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	f000 80b1 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3cc:	4a67      	ldr	r2, [pc, #412]	@ (800c56c <HAL_TIM_ConfigClockSource+0x21c>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	f200 80b6 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c3d4:	4a66      	ldr	r2, [pc, #408]	@ (800c570 <HAL_TIM_ConfigClockSource+0x220>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	f000 80a9 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3dc:	4a64      	ldr	r2, [pc, #400]	@ (800c570 <HAL_TIM_ConfigClockSource+0x220>)
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	f200 80ae 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c3e4:	4a63      	ldr	r2, [pc, #396]	@ (800c574 <HAL_TIM_ConfigClockSource+0x224>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	f000 80a1 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3ec:	4a61      	ldr	r2, [pc, #388]	@ (800c574 <HAL_TIM_ConfigClockSource+0x224>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	f200 80a6 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c3f4:	4a60      	ldr	r2, [pc, #384]	@ (800c578 <HAL_TIM_ConfigClockSource+0x228>)
 800c3f6:	4293      	cmp	r3, r2
 800c3f8:	f000 8099 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c3fc:	4a5e      	ldr	r2, [pc, #376]	@ (800c578 <HAL_TIM_ConfigClockSource+0x228>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	f200 809e 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c404:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c408:	f000 8091 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c40c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c410:	f200 8096 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c414:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c418:	f000 8089 	beq.w	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c41c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c420:	f200 808e 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c428:	d03e      	beq.n	800c4a8 <HAL_TIM_ConfigClockSource+0x158>
 800c42a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c42e:	f200 8087 	bhi.w	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c436:	f000 8086 	beq.w	800c546 <HAL_TIM_ConfigClockSource+0x1f6>
 800c43a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c43e:	d87f      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c440:	2b70      	cmp	r3, #112	@ 0x70
 800c442:	d01a      	beq.n	800c47a <HAL_TIM_ConfigClockSource+0x12a>
 800c444:	2b70      	cmp	r3, #112	@ 0x70
 800c446:	d87b      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c448:	2b60      	cmp	r3, #96	@ 0x60
 800c44a:	d050      	beq.n	800c4ee <HAL_TIM_ConfigClockSource+0x19e>
 800c44c:	2b60      	cmp	r3, #96	@ 0x60
 800c44e:	d877      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c450:	2b50      	cmp	r3, #80	@ 0x50
 800c452:	d03c      	beq.n	800c4ce <HAL_TIM_ConfigClockSource+0x17e>
 800c454:	2b50      	cmp	r3, #80	@ 0x50
 800c456:	d873      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c458:	2b40      	cmp	r3, #64	@ 0x40
 800c45a:	d058      	beq.n	800c50e <HAL_TIM_ConfigClockSource+0x1be>
 800c45c:	2b40      	cmp	r3, #64	@ 0x40
 800c45e:	d86f      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c460:	2b30      	cmp	r3, #48	@ 0x30
 800c462:	d064      	beq.n	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c464:	2b30      	cmp	r3, #48	@ 0x30
 800c466:	d86b      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c468:	2b20      	cmp	r3, #32
 800c46a:	d060      	beq.n	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c46c:	2b20      	cmp	r3, #32
 800c46e:	d867      	bhi.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
 800c470:	2b00      	cmp	r3, #0
 800c472:	d05c      	beq.n	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c474:	2b10      	cmp	r3, #16
 800c476:	d05a      	beq.n	800c52e <HAL_TIM_ConfigClockSource+0x1de>
 800c478:	e062      	b.n	800c540 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c48a:	f000 fe8b 	bl	800d1a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	689b      	ldr	r3, [r3, #8]
 800c494:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c49c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	68ba      	ldr	r2, [r7, #8]
 800c4a4:	609a      	str	r2, [r3, #8]
      break;
 800c4a6:	e04f      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c4b8:	f000 fe74 	bl	800d1a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	689a      	ldr	r2, [r3, #8]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c4ca:	609a      	str	r2, [r3, #8]
      break;
 800c4cc:	e03c      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4da:	461a      	mov	r2, r3
 800c4dc:	f000 fde6 	bl	800d0ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2150      	movs	r1, #80	@ 0x50
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f000 fe3f 	bl	800d16a <TIM_ITRx_SetConfig>
      break;
 800c4ec:	e02c      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	f000 fe05 	bl	800d10a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	2160      	movs	r1, #96	@ 0x60
 800c506:	4618      	mov	r0, r3
 800c508:	f000 fe2f 	bl	800d16a <TIM_ITRx_SetConfig>
      break;
 800c50c:	e01c      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c51a:	461a      	mov	r2, r3
 800c51c:	f000 fdc6 	bl	800d0ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	2140      	movs	r1, #64	@ 0x40
 800c526:	4618      	mov	r0, r3
 800c528:	f000 fe1f 	bl	800d16a <TIM_ITRx_SetConfig>
      break;
 800c52c:	e00c      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681a      	ldr	r2, [r3, #0]
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4619      	mov	r1, r3
 800c538:	4610      	mov	r0, r2
 800c53a:	f000 fe16 	bl	800d16a <TIM_ITRx_SetConfig>
      break;
 800c53e:	e003      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	73fb      	strb	r3, [r7, #15]
      break;
 800c544:	e000      	b.n	800c548 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800c546:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2201      	movs	r2, #1
 800c54c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2200      	movs	r2, #0
 800c554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c558:	7bfb      	ldrb	r3, [r7, #15]
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3710      	adds	r7, #16
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd80      	pop	{r7, pc}
 800c562:	bf00      	nop
 800c564:	00100070 	.word	0x00100070
 800c568:	00100060 	.word	0x00100060
 800c56c:	00100050 	.word	0x00100050
 800c570:	00100040 	.word	0x00100040
 800c574:	00100030 	.word	0x00100030
 800c578:	00100020 	.word	0x00100020

0800c57c <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b083      	sub	sp, #12
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800c584:	bf00      	nop
 800c586:	370c      	adds	r7, #12
 800c588:	46bd      	mov	sp, r7
 800c58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58e:	4770      	bx	lr

0800c590 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c590:	b480      	push	{r7}
 800c592:	b083      	sub	sp, #12
 800c594:	af00      	add	r7, sp, #0
 800c596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c598:	bf00      	nop
 800c59a:	370c      	adds	r7, #12
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr

0800c5a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b083      	sub	sp, #12
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c5ac:	bf00      	nop
 800c5ae:	370c      	adds	r7, #12
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b6:	4770      	bx	lr

0800c5b8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b083      	sub	sp, #12
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800c5c0:	bf00      	nop
 800c5c2:	370c      	adds	r7, #12
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ca:	4770      	bx	lr

0800c5cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b083      	sub	sp, #12
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c5d4:	bf00      	nop
 800c5d6:	370c      	adds	r7, #12
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5de:	4770      	bx	lr

0800c5e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	b083      	sub	sp, #12
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800c5e8:	bf00      	nop
 800c5ea:	370c      	adds	r7, #12
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f2:	4770      	bx	lr

0800c5f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c5fc:	bf00      	nop
 800c5fe:	370c      	adds	r7, #12
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr

0800c608 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800c610:	bf00      	nop
 800c612:	370c      	adds	r7, #12
 800c614:	46bd      	mov	sp, r7
 800c616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61a:	4770      	bx	lr

0800c61c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800c61c:	b480      	push	{r7}
 800c61e:	b083      	sub	sp, #12
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800c624:	bf00      	nop
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800c630:	b480      	push	{r7}
 800c632:	b087      	sub	sp, #28
 800c634:	af00      	add	r7, sp, #0
 800c636:	60f8      	str	r0, [r7, #12]
 800c638:	460b      	mov	r3, r1
 800c63a:	607a      	str	r2, [r7, #4]
 800c63c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c63e:	2300      	movs	r3, #0
 800c640:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d101      	bne.n	800c64c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800c648:	2301      	movs	r3, #1
 800c64a:	e14a      	b.n	800c8e2 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c652:	b2db      	uxtb	r3, r3
 800c654:	2b01      	cmp	r3, #1
 800c656:	f040 80dd 	bne.w	800c814 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800c65a:	7afb      	ldrb	r3, [r7, #11]
 800c65c:	2b1f      	cmp	r3, #31
 800c65e:	f200 80d6 	bhi.w	800c80e <HAL_TIM_RegisterCallback+0x1de>
 800c662:	a201      	add	r2, pc, #4	@ (adr r2, 800c668 <HAL_TIM_RegisterCallback+0x38>)
 800c664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c668:	0800c6e9 	.word	0x0800c6e9
 800c66c:	0800c6f1 	.word	0x0800c6f1
 800c670:	0800c6f9 	.word	0x0800c6f9
 800c674:	0800c701 	.word	0x0800c701
 800c678:	0800c709 	.word	0x0800c709
 800c67c:	0800c711 	.word	0x0800c711
 800c680:	0800c719 	.word	0x0800c719
 800c684:	0800c721 	.word	0x0800c721
 800c688:	0800c729 	.word	0x0800c729
 800c68c:	0800c731 	.word	0x0800c731
 800c690:	0800c739 	.word	0x0800c739
 800c694:	0800c741 	.word	0x0800c741
 800c698:	0800c749 	.word	0x0800c749
 800c69c:	0800c751 	.word	0x0800c751
 800c6a0:	0800c75b 	.word	0x0800c75b
 800c6a4:	0800c765 	.word	0x0800c765
 800c6a8:	0800c76f 	.word	0x0800c76f
 800c6ac:	0800c779 	.word	0x0800c779
 800c6b0:	0800c783 	.word	0x0800c783
 800c6b4:	0800c78d 	.word	0x0800c78d
 800c6b8:	0800c797 	.word	0x0800c797
 800c6bc:	0800c7a1 	.word	0x0800c7a1
 800c6c0:	0800c7ab 	.word	0x0800c7ab
 800c6c4:	0800c7b5 	.word	0x0800c7b5
 800c6c8:	0800c7bf 	.word	0x0800c7bf
 800c6cc:	0800c7c9 	.word	0x0800c7c9
 800c6d0:	0800c7d3 	.word	0x0800c7d3
 800c6d4:	0800c7dd 	.word	0x0800c7dd
 800c6d8:	0800c7e7 	.word	0x0800c7e7
 800c6dc:	0800c7f1 	.word	0x0800c7f1
 800c6e0:	0800c7fb 	.word	0x0800c7fb
 800c6e4:	0800c805 	.word	0x0800c805
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	687a      	ldr	r2, [r7, #4]
 800c6ec:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c6ee:	e0f7      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	687a      	ldr	r2, [r7, #4]
 800c6f4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c6f6:	e0f3      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c6fe:	e0ef      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c706:	e0eb      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	687a      	ldr	r2, [r7, #4]
 800c70c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c70e:	e0e7      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c716:	e0e3      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c71e:	e0df      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	687a      	ldr	r2, [r7, #4]
 800c724:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c726:	e0db      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	687a      	ldr	r2, [r7, #4]
 800c72c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c72e:	e0d7      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c736:	e0d3      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c73e:	e0cf      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	687a      	ldr	r2, [r7, #4]
 800c744:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c746:	e0cb      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	687a      	ldr	r2, [r7, #4]
 800c74c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c74e:	e0c7      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	687a      	ldr	r2, [r7, #4]
 800c754:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c758:	e0c2      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800c762:	e0bd      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	687a      	ldr	r2, [r7, #4]
 800c768:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800c76c:	e0b8      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	687a      	ldr	r2, [r7, #4]
 800c772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800c776:	e0b3      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800c780:	e0ae      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c78a:	e0a9      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	687a      	ldr	r2, [r7, #4]
 800c790:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c794:	e0a4      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	687a      	ldr	r2, [r7, #4]
 800c79a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c79e:	e09f      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	687a      	ldr	r2, [r7, #4]
 800c7a4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c7a8:	e09a      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c7b2:	e095      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c7bc:	e090      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c7c6:	e08b      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c7d0:	e086      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	687a      	ldr	r2, [r7, #4]
 800c7d6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c7da:	e081      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c7e4:	e07c      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	687a      	ldr	r2, [r7, #4]
 800c7ea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c7ee:	e077      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800c7f8:	e072      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c802:	e06d      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	687a      	ldr	r2, [r7, #4]
 800c808:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c80c:	e068      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	75fb      	strb	r3, [r7, #23]
        break;
 800c812:	e065      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d15d      	bne.n	800c8dc <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800c820:	7afb      	ldrb	r3, [r7, #11]
 800c822:	2b0d      	cmp	r3, #13
 800c824:	d857      	bhi.n	800c8d6 <HAL_TIM_RegisterCallback+0x2a6>
 800c826:	a201      	add	r2, pc, #4	@ (adr r2, 800c82c <HAL_TIM_RegisterCallback+0x1fc>)
 800c828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c82c:	0800c865 	.word	0x0800c865
 800c830:	0800c86d 	.word	0x0800c86d
 800c834:	0800c875 	.word	0x0800c875
 800c838:	0800c87d 	.word	0x0800c87d
 800c83c:	0800c885 	.word	0x0800c885
 800c840:	0800c88d 	.word	0x0800c88d
 800c844:	0800c895 	.word	0x0800c895
 800c848:	0800c89d 	.word	0x0800c89d
 800c84c:	0800c8a5 	.word	0x0800c8a5
 800c850:	0800c8ad 	.word	0x0800c8ad
 800c854:	0800c8b5 	.word	0x0800c8b5
 800c858:	0800c8bd 	.word	0x0800c8bd
 800c85c:	0800c8c5 	.word	0x0800c8c5
 800c860:	0800c8cd 	.word	0x0800c8cd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	687a      	ldr	r2, [r7, #4]
 800c868:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800c86a:	e039      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800c872:	e035      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	687a      	ldr	r2, [r7, #4]
 800c878:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800c87a:	e031      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800c882:	e02d      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	687a      	ldr	r2, [r7, #4]
 800c888:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800c88a:	e029      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c892:	e025      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	687a      	ldr	r2, [r7, #4]
 800c898:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800c89a:	e021      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800c8a2:	e01d      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800c8aa:	e019      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	687a      	ldr	r2, [r7, #4]
 800c8b0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800c8b2:	e015      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800c8ba:	e011      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800c8c2:	e00d      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	687a      	ldr	r2, [r7, #4]
 800c8c8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800c8ca:	e009      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	687a      	ldr	r2, [r7, #4]
 800c8d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800c8d4:	e004      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	75fb      	strb	r3, [r7, #23]
        break;
 800c8da:	e001      	b.n	800c8e0 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800c8dc:	2301      	movs	r3, #1
 800c8de:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c8e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	371c      	adds	r7, #28
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ec:	4770      	bx	lr
 800c8ee:	bf00      	nop

0800c8f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b085      	sub	sp, #20
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	4a4c      	ldr	r2, [pc, #304]	@ (800ca34 <TIM_Base_SetConfig+0x144>)
 800c904:	4293      	cmp	r3, r2
 800c906:	d017      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c90e:	d013      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	4a49      	ldr	r2, [pc, #292]	@ (800ca38 <TIM_Base_SetConfig+0x148>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d00f      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	4a48      	ldr	r2, [pc, #288]	@ (800ca3c <TIM_Base_SetConfig+0x14c>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d00b      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	4a47      	ldr	r2, [pc, #284]	@ (800ca40 <TIM_Base_SetConfig+0x150>)
 800c924:	4293      	cmp	r3, r2
 800c926:	d007      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	4a46      	ldr	r2, [pc, #280]	@ (800ca44 <TIM_Base_SetConfig+0x154>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d003      	beq.n	800c938 <TIM_Base_SetConfig+0x48>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a45      	ldr	r2, [pc, #276]	@ (800ca48 <TIM_Base_SetConfig+0x158>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d108      	bne.n	800c94a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c93e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	68fa      	ldr	r2, [r7, #12]
 800c946:	4313      	orrs	r3, r2
 800c948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a39      	ldr	r2, [pc, #228]	@ (800ca34 <TIM_Base_SetConfig+0x144>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d023      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c958:	d01f      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a36      	ldr	r2, [pc, #216]	@ (800ca38 <TIM_Base_SetConfig+0x148>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d01b      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a35      	ldr	r2, [pc, #212]	@ (800ca3c <TIM_Base_SetConfig+0x14c>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d017      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	4a34      	ldr	r2, [pc, #208]	@ (800ca40 <TIM_Base_SetConfig+0x150>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d013      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	4a33      	ldr	r2, [pc, #204]	@ (800ca44 <TIM_Base_SetConfig+0x154>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d00f      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	4a33      	ldr	r2, [pc, #204]	@ (800ca4c <TIM_Base_SetConfig+0x15c>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d00b      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	4a32      	ldr	r2, [pc, #200]	@ (800ca50 <TIM_Base_SetConfig+0x160>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d007      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	4a31      	ldr	r2, [pc, #196]	@ (800ca54 <TIM_Base_SetConfig+0x164>)
 800c98e:	4293      	cmp	r3, r2
 800c990:	d003      	beq.n	800c99a <TIM_Base_SetConfig+0xaa>
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	4a2c      	ldr	r2, [pc, #176]	@ (800ca48 <TIM_Base_SetConfig+0x158>)
 800c996:	4293      	cmp	r3, r2
 800c998:	d108      	bne.n	800c9ac <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	68db      	ldr	r3, [r3, #12]
 800c9a6:	68fa      	ldr	r2, [r7, #12]
 800c9a8:	4313      	orrs	r3, r2
 800c9aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	695b      	ldr	r3, [r3, #20]
 800c9b6:	4313      	orrs	r3, r2
 800c9b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	68fa      	ldr	r2, [r7, #12]
 800c9be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	689a      	ldr	r2, [r3, #8]
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	4a18      	ldr	r2, [pc, #96]	@ (800ca34 <TIM_Base_SetConfig+0x144>)
 800c9d4:	4293      	cmp	r3, r2
 800c9d6:	d013      	beq.n	800ca00 <TIM_Base_SetConfig+0x110>
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	4a1a      	ldr	r2, [pc, #104]	@ (800ca44 <TIM_Base_SetConfig+0x154>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d00f      	beq.n	800ca00 <TIM_Base_SetConfig+0x110>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	4a1a      	ldr	r2, [pc, #104]	@ (800ca4c <TIM_Base_SetConfig+0x15c>)
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	d00b      	beq.n	800ca00 <TIM_Base_SetConfig+0x110>
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	4a19      	ldr	r2, [pc, #100]	@ (800ca50 <TIM_Base_SetConfig+0x160>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d007      	beq.n	800ca00 <TIM_Base_SetConfig+0x110>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	4a18      	ldr	r2, [pc, #96]	@ (800ca54 <TIM_Base_SetConfig+0x164>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d003      	beq.n	800ca00 <TIM_Base_SetConfig+0x110>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	4a13      	ldr	r2, [pc, #76]	@ (800ca48 <TIM_Base_SetConfig+0x158>)
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d103      	bne.n	800ca08 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	691a      	ldr	r2, [r3, #16]
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	691b      	ldr	r3, [r3, #16]
 800ca12:	f003 0301 	and.w	r3, r3, #1
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d105      	bne.n	800ca26 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	691b      	ldr	r3, [r3, #16]
 800ca1e:	f023 0201 	bic.w	r2, r3, #1
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	611a      	str	r2, [r3, #16]
  }
}
 800ca26:	bf00      	nop
 800ca28:	3714      	adds	r7, #20
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	40012c00 	.word	0x40012c00
 800ca38:	40000400 	.word	0x40000400
 800ca3c:	40000800 	.word	0x40000800
 800ca40:	40000c00 	.word	0x40000c00
 800ca44:	40013400 	.word	0x40013400
 800ca48:	40015000 	.word	0x40015000
 800ca4c:	40014000 	.word	0x40014000
 800ca50:	40014400 	.word	0x40014400
 800ca54:	40014800 	.word	0x40014800

0800ca58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b087      	sub	sp, #28
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
 800ca60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6a1b      	ldr	r3, [r3, #32]
 800ca66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	6a1b      	ldr	r3, [r3, #32]
 800ca6c:	f023 0201 	bic.w	r2, r3, #1
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	699b      	ldr	r3, [r3, #24]
 800ca7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ca86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	f023 0303 	bic.w	r3, r3, #3
 800ca92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	f023 0302 	bic.w	r3, r3, #2
 800caa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	689b      	ldr	r3, [r3, #8]
 800caaa:	697a      	ldr	r2, [r7, #20]
 800caac:	4313      	orrs	r3, r2
 800caae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	4a30      	ldr	r2, [pc, #192]	@ (800cb74 <TIM_OC1_SetConfig+0x11c>)
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d013      	beq.n	800cae0 <TIM_OC1_SetConfig+0x88>
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	4a2f      	ldr	r2, [pc, #188]	@ (800cb78 <TIM_OC1_SetConfig+0x120>)
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d00f      	beq.n	800cae0 <TIM_OC1_SetConfig+0x88>
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	4a2e      	ldr	r2, [pc, #184]	@ (800cb7c <TIM_OC1_SetConfig+0x124>)
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d00b      	beq.n	800cae0 <TIM_OC1_SetConfig+0x88>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	4a2d      	ldr	r2, [pc, #180]	@ (800cb80 <TIM_OC1_SetConfig+0x128>)
 800cacc:	4293      	cmp	r3, r2
 800cace:	d007      	beq.n	800cae0 <TIM_OC1_SetConfig+0x88>
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	4a2c      	ldr	r2, [pc, #176]	@ (800cb84 <TIM_OC1_SetConfig+0x12c>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d003      	beq.n	800cae0 <TIM_OC1_SetConfig+0x88>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4a2b      	ldr	r2, [pc, #172]	@ (800cb88 <TIM_OC1_SetConfig+0x130>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d10c      	bne.n	800cafa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	f023 0308 	bic.w	r3, r3, #8
 800cae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	68db      	ldr	r3, [r3, #12]
 800caec:	697a      	ldr	r2, [r7, #20]
 800caee:	4313      	orrs	r3, r2
 800caf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	f023 0304 	bic.w	r3, r3, #4
 800caf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	4a1d      	ldr	r2, [pc, #116]	@ (800cb74 <TIM_OC1_SetConfig+0x11c>)
 800cafe:	4293      	cmp	r3, r2
 800cb00:	d013      	beq.n	800cb2a <TIM_OC1_SetConfig+0xd2>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	4a1c      	ldr	r2, [pc, #112]	@ (800cb78 <TIM_OC1_SetConfig+0x120>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d00f      	beq.n	800cb2a <TIM_OC1_SetConfig+0xd2>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	4a1b      	ldr	r2, [pc, #108]	@ (800cb7c <TIM_OC1_SetConfig+0x124>)
 800cb0e:	4293      	cmp	r3, r2
 800cb10:	d00b      	beq.n	800cb2a <TIM_OC1_SetConfig+0xd2>
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	4a1a      	ldr	r2, [pc, #104]	@ (800cb80 <TIM_OC1_SetConfig+0x128>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d007      	beq.n	800cb2a <TIM_OC1_SetConfig+0xd2>
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	4a19      	ldr	r2, [pc, #100]	@ (800cb84 <TIM_OC1_SetConfig+0x12c>)
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d003      	beq.n	800cb2a <TIM_OC1_SetConfig+0xd2>
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	4a18      	ldr	r2, [pc, #96]	@ (800cb88 <TIM_OC1_SetConfig+0x130>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d111      	bne.n	800cb4e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	695b      	ldr	r3, [r3, #20]
 800cb3e:	693a      	ldr	r2, [r7, #16]
 800cb40:	4313      	orrs	r3, r2
 800cb42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	699b      	ldr	r3, [r3, #24]
 800cb48:	693a      	ldr	r2, [r7, #16]
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	693a      	ldr	r2, [r7, #16]
 800cb52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	68fa      	ldr	r2, [r7, #12]
 800cb58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	685a      	ldr	r2, [r3, #4]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	697a      	ldr	r2, [r7, #20]
 800cb66:	621a      	str	r2, [r3, #32]
}
 800cb68:	bf00      	nop
 800cb6a:	371c      	adds	r7, #28
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr
 800cb74:	40012c00 	.word	0x40012c00
 800cb78:	40013400 	.word	0x40013400
 800cb7c:	40014000 	.word	0x40014000
 800cb80:	40014400 	.word	0x40014400
 800cb84:	40014800 	.word	0x40014800
 800cb88:	40015000 	.word	0x40015000

0800cb8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b087      	sub	sp, #28
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6a1b      	ldr	r3, [r3, #32]
 800cb9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	6a1b      	ldr	r3, [r3, #32]
 800cba0:	f023 0210 	bic.w	r2, r3, #16
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	685b      	ldr	r3, [r3, #4]
 800cbac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	699b      	ldr	r3, [r3, #24]
 800cbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cbba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cbc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	021b      	lsls	r3, r3, #8
 800cbce:	68fa      	ldr	r2, [r7, #12]
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	f023 0320 	bic.w	r3, r3, #32
 800cbda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	689b      	ldr	r3, [r3, #8]
 800cbe0:	011b      	lsls	r3, r3, #4
 800cbe2:	697a      	ldr	r2, [r7, #20]
 800cbe4:	4313      	orrs	r3, r2
 800cbe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	4a2c      	ldr	r2, [pc, #176]	@ (800cc9c <TIM_OC2_SetConfig+0x110>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d007      	beq.n	800cc00 <TIM_OC2_SetConfig+0x74>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	4a2b      	ldr	r2, [pc, #172]	@ (800cca0 <TIM_OC2_SetConfig+0x114>)
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d003      	beq.n	800cc00 <TIM_OC2_SetConfig+0x74>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	4a2a      	ldr	r2, [pc, #168]	@ (800cca4 <TIM_OC2_SetConfig+0x118>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d10d      	bne.n	800cc1c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	011b      	lsls	r3, r3, #4
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	4313      	orrs	r3, r2
 800cc12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	4a1f      	ldr	r2, [pc, #124]	@ (800cc9c <TIM_OC2_SetConfig+0x110>)
 800cc20:	4293      	cmp	r3, r2
 800cc22:	d013      	beq.n	800cc4c <TIM_OC2_SetConfig+0xc0>
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	4a1e      	ldr	r2, [pc, #120]	@ (800cca0 <TIM_OC2_SetConfig+0x114>)
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d00f      	beq.n	800cc4c <TIM_OC2_SetConfig+0xc0>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	4a1e      	ldr	r2, [pc, #120]	@ (800cca8 <TIM_OC2_SetConfig+0x11c>)
 800cc30:	4293      	cmp	r3, r2
 800cc32:	d00b      	beq.n	800cc4c <TIM_OC2_SetConfig+0xc0>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	4a1d      	ldr	r2, [pc, #116]	@ (800ccac <TIM_OC2_SetConfig+0x120>)
 800cc38:	4293      	cmp	r3, r2
 800cc3a:	d007      	beq.n	800cc4c <TIM_OC2_SetConfig+0xc0>
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	4a1c      	ldr	r2, [pc, #112]	@ (800ccb0 <TIM_OC2_SetConfig+0x124>)
 800cc40:	4293      	cmp	r3, r2
 800cc42:	d003      	beq.n	800cc4c <TIM_OC2_SetConfig+0xc0>
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	4a17      	ldr	r2, [pc, #92]	@ (800cca4 <TIM_OC2_SetConfig+0x118>)
 800cc48:	4293      	cmp	r3, r2
 800cc4a:	d113      	bne.n	800cc74 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	695b      	ldr	r3, [r3, #20]
 800cc60:	009b      	lsls	r3, r3, #2
 800cc62:	693a      	ldr	r2, [r7, #16]
 800cc64:	4313      	orrs	r3, r2
 800cc66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	699b      	ldr	r3, [r3, #24]
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	693a      	ldr	r2, [r7, #16]
 800cc70:	4313      	orrs	r3, r2
 800cc72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	68fa      	ldr	r2, [r7, #12]
 800cc7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	685a      	ldr	r2, [r3, #4]
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	621a      	str	r2, [r3, #32]
}
 800cc8e:	bf00      	nop
 800cc90:	371c      	adds	r7, #28
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr
 800cc9a:	bf00      	nop
 800cc9c:	40012c00 	.word	0x40012c00
 800cca0:	40013400 	.word	0x40013400
 800cca4:	40015000 	.word	0x40015000
 800cca8:	40014000 	.word	0x40014000
 800ccac:	40014400 	.word	0x40014400
 800ccb0:	40014800 	.word	0x40014800

0800ccb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b087      	sub	sp, #28
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
 800ccbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6a1b      	ldr	r3, [r3, #32]
 800ccc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	6a1b      	ldr	r3, [r3, #32]
 800ccc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	69db      	ldr	r3, [r3, #28]
 800ccda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68fa      	ldr	r2, [r7, #12]
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	689b      	ldr	r3, [r3, #8]
 800cd06:	021b      	lsls	r3, r3, #8
 800cd08:	697a      	ldr	r2, [r7, #20]
 800cd0a:	4313      	orrs	r3, r2
 800cd0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	4a2b      	ldr	r2, [pc, #172]	@ (800cdc0 <TIM_OC3_SetConfig+0x10c>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d007      	beq.n	800cd26 <TIM_OC3_SetConfig+0x72>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a2a      	ldr	r2, [pc, #168]	@ (800cdc4 <TIM_OC3_SetConfig+0x110>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d003      	beq.n	800cd26 <TIM_OC3_SetConfig+0x72>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a29      	ldr	r2, [pc, #164]	@ (800cdc8 <TIM_OC3_SetConfig+0x114>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d10d      	bne.n	800cd42 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	021b      	lsls	r3, r3, #8
 800cd34:	697a      	ldr	r2, [r7, #20]
 800cd36:	4313      	orrs	r3, r2
 800cd38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd3a:	697b      	ldr	r3, [r7, #20]
 800cd3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	4a1e      	ldr	r2, [pc, #120]	@ (800cdc0 <TIM_OC3_SetConfig+0x10c>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d013      	beq.n	800cd72 <TIM_OC3_SetConfig+0xbe>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a1d      	ldr	r2, [pc, #116]	@ (800cdc4 <TIM_OC3_SetConfig+0x110>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d00f      	beq.n	800cd72 <TIM_OC3_SetConfig+0xbe>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	4a1d      	ldr	r2, [pc, #116]	@ (800cdcc <TIM_OC3_SetConfig+0x118>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d00b      	beq.n	800cd72 <TIM_OC3_SetConfig+0xbe>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	4a1c      	ldr	r2, [pc, #112]	@ (800cdd0 <TIM_OC3_SetConfig+0x11c>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d007      	beq.n	800cd72 <TIM_OC3_SetConfig+0xbe>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	4a1b      	ldr	r2, [pc, #108]	@ (800cdd4 <TIM_OC3_SetConfig+0x120>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d003      	beq.n	800cd72 <TIM_OC3_SetConfig+0xbe>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a16      	ldr	r2, [pc, #88]	@ (800cdc8 <TIM_OC3_SetConfig+0x114>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d113      	bne.n	800cd9a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd7a:	693b      	ldr	r3, [r7, #16]
 800cd7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	695b      	ldr	r3, [r3, #20]
 800cd86:	011b      	lsls	r3, r3, #4
 800cd88:	693a      	ldr	r2, [r7, #16]
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	699b      	ldr	r3, [r3, #24]
 800cd92:	011b      	lsls	r3, r3, #4
 800cd94:	693a      	ldr	r2, [r7, #16]
 800cd96:	4313      	orrs	r3, r2
 800cd98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	693a      	ldr	r2, [r7, #16]
 800cd9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	68fa      	ldr	r2, [r7, #12]
 800cda4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	685a      	ldr	r2, [r3, #4]
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	697a      	ldr	r2, [r7, #20]
 800cdb2:	621a      	str	r2, [r3, #32]
}
 800cdb4:	bf00      	nop
 800cdb6:	371c      	adds	r7, #28
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr
 800cdc0:	40012c00 	.word	0x40012c00
 800cdc4:	40013400 	.word	0x40013400
 800cdc8:	40015000 	.word	0x40015000
 800cdcc:	40014000 	.word	0x40014000
 800cdd0:	40014400 	.word	0x40014400
 800cdd4:	40014800 	.word	0x40014800

0800cdd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b087      	sub	sp, #28
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6a1b      	ldr	r3, [r3, #32]
 800cde6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6a1b      	ldr	r3, [r3, #32]
 800cdec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	685b      	ldr	r3, [r3, #4]
 800cdf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	69db      	ldr	r3, [r3, #28]
 800cdfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ce06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	021b      	lsls	r3, r3, #8
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ce26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	689b      	ldr	r3, [r3, #8]
 800ce2c:	031b      	lsls	r3, r3, #12
 800ce2e:	697a      	ldr	r2, [r7, #20]
 800ce30:	4313      	orrs	r3, r2
 800ce32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4a2c      	ldr	r2, [pc, #176]	@ (800cee8 <TIM_OC4_SetConfig+0x110>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d007      	beq.n	800ce4c <TIM_OC4_SetConfig+0x74>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a2b      	ldr	r2, [pc, #172]	@ (800ceec <TIM_OC4_SetConfig+0x114>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d003      	beq.n	800ce4c <TIM_OC4_SetConfig+0x74>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a2a      	ldr	r2, [pc, #168]	@ (800cef0 <TIM_OC4_SetConfig+0x118>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d10d      	bne.n	800ce68 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ce52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	68db      	ldr	r3, [r3, #12]
 800ce58:	031b      	lsls	r3, r3, #12
 800ce5a:	697a      	ldr	r2, [r7, #20]
 800ce5c:	4313      	orrs	r3, r2
 800ce5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	4a1f      	ldr	r2, [pc, #124]	@ (800cee8 <TIM_OC4_SetConfig+0x110>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d013      	beq.n	800ce98 <TIM_OC4_SetConfig+0xc0>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	4a1e      	ldr	r2, [pc, #120]	@ (800ceec <TIM_OC4_SetConfig+0x114>)
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d00f      	beq.n	800ce98 <TIM_OC4_SetConfig+0xc0>
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	4a1e      	ldr	r2, [pc, #120]	@ (800cef4 <TIM_OC4_SetConfig+0x11c>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d00b      	beq.n	800ce98 <TIM_OC4_SetConfig+0xc0>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	4a1d      	ldr	r2, [pc, #116]	@ (800cef8 <TIM_OC4_SetConfig+0x120>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d007      	beq.n	800ce98 <TIM_OC4_SetConfig+0xc0>
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	4a1c      	ldr	r2, [pc, #112]	@ (800cefc <TIM_OC4_SetConfig+0x124>)
 800ce8c:	4293      	cmp	r3, r2
 800ce8e:	d003      	beq.n	800ce98 <TIM_OC4_SetConfig+0xc0>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	4a17      	ldr	r2, [pc, #92]	@ (800cef0 <TIM_OC4_SetConfig+0x118>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d113      	bne.n	800cec0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800cea0:	693b      	ldr	r3, [r7, #16]
 800cea2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cea6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	695b      	ldr	r3, [r3, #20]
 800ceac:	019b      	lsls	r3, r3, #6
 800ceae:	693a      	ldr	r2, [r7, #16]
 800ceb0:	4313      	orrs	r3, r2
 800ceb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	699b      	ldr	r3, [r3, #24]
 800ceb8:	019b      	lsls	r3, r3, #6
 800ceba:	693a      	ldr	r2, [r7, #16]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	693a      	ldr	r2, [r7, #16]
 800cec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	68fa      	ldr	r2, [r7, #12]
 800ceca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	685a      	ldr	r2, [r3, #4]
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	697a      	ldr	r2, [r7, #20]
 800ced8:	621a      	str	r2, [r3, #32]
}
 800ceda:	bf00      	nop
 800cedc:	371c      	adds	r7, #28
 800cede:	46bd      	mov	sp, r7
 800cee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee4:	4770      	bx	lr
 800cee6:	bf00      	nop
 800cee8:	40012c00 	.word	0x40012c00
 800ceec:	40013400 	.word	0x40013400
 800cef0:	40015000 	.word	0x40015000
 800cef4:	40014000 	.word	0x40014000
 800cef8:	40014400 	.word	0x40014400
 800cefc:	40014800 	.word	0x40014800

0800cf00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b087      	sub	sp, #28
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6a1b      	ldr	r3, [r3, #32]
 800cf0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6a1b      	ldr	r3, [r3, #32]
 800cf14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	685b      	ldr	r3, [r3, #4]
 800cf20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	68fa      	ldr	r2, [r7, #12]
 800cf3a:	4313      	orrs	r3, r2
 800cf3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cf3e:	693b      	ldr	r3, [r7, #16]
 800cf40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cf44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	041b      	lsls	r3, r3, #16
 800cf4c:	693a      	ldr	r2, [r7, #16]
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	4a19      	ldr	r2, [pc, #100]	@ (800cfbc <TIM_OC5_SetConfig+0xbc>)
 800cf56:	4293      	cmp	r3, r2
 800cf58:	d013      	beq.n	800cf82 <TIM_OC5_SetConfig+0x82>
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	4a18      	ldr	r2, [pc, #96]	@ (800cfc0 <TIM_OC5_SetConfig+0xc0>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d00f      	beq.n	800cf82 <TIM_OC5_SetConfig+0x82>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	4a17      	ldr	r2, [pc, #92]	@ (800cfc4 <TIM_OC5_SetConfig+0xc4>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d00b      	beq.n	800cf82 <TIM_OC5_SetConfig+0x82>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4a16      	ldr	r2, [pc, #88]	@ (800cfc8 <TIM_OC5_SetConfig+0xc8>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d007      	beq.n	800cf82 <TIM_OC5_SetConfig+0x82>
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	4a15      	ldr	r2, [pc, #84]	@ (800cfcc <TIM_OC5_SetConfig+0xcc>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d003      	beq.n	800cf82 <TIM_OC5_SetConfig+0x82>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	4a14      	ldr	r2, [pc, #80]	@ (800cfd0 <TIM_OC5_SetConfig+0xd0>)
 800cf7e:	4293      	cmp	r3, r2
 800cf80:	d109      	bne.n	800cf96 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	695b      	ldr	r3, [r3, #20]
 800cf8e:	021b      	lsls	r3, r3, #8
 800cf90:	697a      	ldr	r2, [r7, #20]
 800cf92:	4313      	orrs	r3, r2
 800cf94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	697a      	ldr	r2, [r7, #20]
 800cf9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	68fa      	ldr	r2, [r7, #12]
 800cfa0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	685a      	ldr	r2, [r3, #4]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	693a      	ldr	r2, [r7, #16]
 800cfae:	621a      	str	r2, [r3, #32]
}
 800cfb0:	bf00      	nop
 800cfb2:	371c      	adds	r7, #28
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfba:	4770      	bx	lr
 800cfbc:	40012c00 	.word	0x40012c00
 800cfc0:	40013400 	.word	0x40013400
 800cfc4:	40014000 	.word	0x40014000
 800cfc8:	40014400 	.word	0x40014400
 800cfcc:	40014800 	.word	0x40014800
 800cfd0:	40015000 	.word	0x40015000

0800cfd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b087      	sub	sp, #28
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
 800cfdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6a1b      	ldr	r3, [r3, #32]
 800cfe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6a1b      	ldr	r3, [r3, #32]
 800cfe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	685b      	ldr	r3, [r3, #4]
 800cff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	021b      	lsls	r3, r3, #8
 800d00e:	68fa      	ldr	r2, [r7, #12]
 800d010:	4313      	orrs	r3, r2
 800d012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d01a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	689b      	ldr	r3, [r3, #8]
 800d020:	051b      	lsls	r3, r3, #20
 800d022:	693a      	ldr	r2, [r7, #16]
 800d024:	4313      	orrs	r3, r2
 800d026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	4a1a      	ldr	r2, [pc, #104]	@ (800d094 <TIM_OC6_SetConfig+0xc0>)
 800d02c:	4293      	cmp	r3, r2
 800d02e:	d013      	beq.n	800d058 <TIM_OC6_SetConfig+0x84>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	4a19      	ldr	r2, [pc, #100]	@ (800d098 <TIM_OC6_SetConfig+0xc4>)
 800d034:	4293      	cmp	r3, r2
 800d036:	d00f      	beq.n	800d058 <TIM_OC6_SetConfig+0x84>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	4a18      	ldr	r2, [pc, #96]	@ (800d09c <TIM_OC6_SetConfig+0xc8>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d00b      	beq.n	800d058 <TIM_OC6_SetConfig+0x84>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	4a17      	ldr	r2, [pc, #92]	@ (800d0a0 <TIM_OC6_SetConfig+0xcc>)
 800d044:	4293      	cmp	r3, r2
 800d046:	d007      	beq.n	800d058 <TIM_OC6_SetConfig+0x84>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	4a16      	ldr	r2, [pc, #88]	@ (800d0a4 <TIM_OC6_SetConfig+0xd0>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d003      	beq.n	800d058 <TIM_OC6_SetConfig+0x84>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	4a15      	ldr	r2, [pc, #84]	@ (800d0a8 <TIM_OC6_SetConfig+0xd4>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d109      	bne.n	800d06c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d05e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	695b      	ldr	r3, [r3, #20]
 800d064:	029b      	lsls	r3, r3, #10
 800d066:	697a      	ldr	r2, [r7, #20]
 800d068:	4313      	orrs	r3, r2
 800d06a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	697a      	ldr	r2, [r7, #20]
 800d070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	68fa      	ldr	r2, [r7, #12]
 800d076:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d078:	683b      	ldr	r3, [r7, #0]
 800d07a:	685a      	ldr	r2, [r3, #4]
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	693a      	ldr	r2, [r7, #16]
 800d084:	621a      	str	r2, [r3, #32]
}
 800d086:	bf00      	nop
 800d088:	371c      	adds	r7, #28
 800d08a:	46bd      	mov	sp, r7
 800d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d090:	4770      	bx	lr
 800d092:	bf00      	nop
 800d094:	40012c00 	.word	0x40012c00
 800d098:	40013400 	.word	0x40013400
 800d09c:	40014000 	.word	0x40014000
 800d0a0:	40014400 	.word	0x40014400
 800d0a4:	40014800 	.word	0x40014800
 800d0a8:	40015000 	.word	0x40015000

0800d0ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d0ac:	b480      	push	{r7}
 800d0ae:	b087      	sub	sp, #28
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	60f8      	str	r0, [r7, #12]
 800d0b4:	60b9      	str	r1, [r7, #8]
 800d0b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	6a1b      	ldr	r3, [r3, #32]
 800d0bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	6a1b      	ldr	r3, [r3, #32]
 800d0c2:	f023 0201 	bic.w	r2, r3, #1
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	699b      	ldr	r3, [r3, #24]
 800d0ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d0d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	011b      	lsls	r3, r3, #4
 800d0dc:	693a      	ldr	r2, [r7, #16]
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	f023 030a 	bic.w	r3, r3, #10
 800d0e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d0ea:	697a      	ldr	r2, [r7, #20]
 800d0ec:	68bb      	ldr	r3, [r7, #8]
 800d0ee:	4313      	orrs	r3, r2
 800d0f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	697a      	ldr	r2, [r7, #20]
 800d0fc:	621a      	str	r2, [r3, #32]
}
 800d0fe:	bf00      	nop
 800d100:	371c      	adds	r7, #28
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr

0800d10a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d10a:	b480      	push	{r7}
 800d10c:	b087      	sub	sp, #28
 800d10e:	af00      	add	r7, sp, #0
 800d110:	60f8      	str	r0, [r7, #12]
 800d112:	60b9      	str	r1, [r7, #8]
 800d114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	6a1b      	ldr	r3, [r3, #32]
 800d11a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	6a1b      	ldr	r3, [r3, #32]
 800d120:	f023 0210 	bic.w	r2, r3, #16
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	699b      	ldr	r3, [r3, #24]
 800d12c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	031b      	lsls	r3, r3, #12
 800d13a:	693a      	ldr	r2, [r7, #16]
 800d13c:	4313      	orrs	r3, r2
 800d13e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d140:	697b      	ldr	r3, [r7, #20]
 800d142:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d146:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	011b      	lsls	r3, r3, #4
 800d14c:	697a      	ldr	r2, [r7, #20]
 800d14e:	4313      	orrs	r3, r2
 800d150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	693a      	ldr	r2, [r7, #16]
 800d156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	697a      	ldr	r2, [r7, #20]
 800d15c:	621a      	str	r2, [r3, #32]
}
 800d15e:	bf00      	nop
 800d160:	371c      	adds	r7, #28
 800d162:	46bd      	mov	sp, r7
 800d164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d168:	4770      	bx	lr

0800d16a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d16a:	b480      	push	{r7}
 800d16c:	b085      	sub	sp, #20
 800d16e:	af00      	add	r7, sp, #0
 800d170:	6078      	str	r0, [r7, #4]
 800d172:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	689b      	ldr	r3, [r3, #8]
 800d178:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d184:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d186:	683a      	ldr	r2, [r7, #0]
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	4313      	orrs	r3, r2
 800d18c:	f043 0307 	orr.w	r3, r3, #7
 800d190:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	68fa      	ldr	r2, [r7, #12]
 800d196:	609a      	str	r2, [r3, #8]
}
 800d198:	bf00      	nop
 800d19a:	3714      	adds	r7, #20
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b087      	sub	sp, #28
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	60f8      	str	r0, [r7, #12]
 800d1ac:	60b9      	str	r1, [r7, #8]
 800d1ae:	607a      	str	r2, [r7, #4]
 800d1b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d1b8:	697b      	ldr	r3, [r7, #20]
 800d1ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d1be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	021a      	lsls	r2, r3, #8
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	431a      	orrs	r2, r3
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	697a      	ldr	r2, [r7, #20]
 800d1ce:	4313      	orrs	r3, r2
 800d1d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	697a      	ldr	r2, [r7, #20]
 800d1d6:	609a      	str	r2, [r3, #8]
}
 800d1d8:	bf00      	nop
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b087      	sub	sp, #28
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	60b9      	str	r1, [r7, #8]
 800d1ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d1f0:	68bb      	ldr	r3, [r7, #8]
 800d1f2:	f003 031f 	and.w	r3, r3, #31
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	fa02 f303 	lsl.w	r3, r2, r3
 800d1fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	6a1a      	ldr	r2, [r3, #32]
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	43db      	mvns	r3, r3
 800d206:	401a      	ands	r2, r3
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6a1a      	ldr	r2, [r3, #32]
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	f003 031f 	and.w	r3, r3, #31
 800d216:	6879      	ldr	r1, [r7, #4]
 800d218:	fa01 f303 	lsl.w	r3, r1, r3
 800d21c:	431a      	orrs	r2, r3
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	621a      	str	r2, [r3, #32]
}
 800d222:	bf00      	nop
 800d224:	371c      	adds	r7, #28
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr
	...

0800d230 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	4a26      	ldr	r2, [pc, #152]	@ (800d2d4 <TIM_ResetCallback+0xa4>)
 800d23c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	4a25      	ldr	r2, [pc, #148]	@ (800d2d8 <TIM_ResetCallback+0xa8>)
 800d244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	4a24      	ldr	r2, [pc, #144]	@ (800d2dc <TIM_ResetCallback+0xac>)
 800d24c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	4a23      	ldr	r2, [pc, #140]	@ (800d2e0 <TIM_ResetCallback+0xb0>)
 800d254:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	4a22      	ldr	r2, [pc, #136]	@ (800d2e4 <TIM_ResetCallback+0xb4>)
 800d25c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	4a21      	ldr	r2, [pc, #132]	@ (800d2e8 <TIM_ResetCallback+0xb8>)
 800d264:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	4a20      	ldr	r2, [pc, #128]	@ (800d2ec <TIM_ResetCallback+0xbc>)
 800d26c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	4a1f      	ldr	r2, [pc, #124]	@ (800d2f0 <TIM_ResetCallback+0xc0>)
 800d274:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	4a1e      	ldr	r2, [pc, #120]	@ (800d2f4 <TIM_ResetCallback+0xc4>)
 800d27c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	4a1d      	ldr	r2, [pc, #116]	@ (800d2f8 <TIM_ResetCallback+0xc8>)
 800d284:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	4a1c      	ldr	r2, [pc, #112]	@ (800d2fc <TIM_ResetCallback+0xcc>)
 800d28c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	4a1b      	ldr	r2, [pc, #108]	@ (800d300 <TIM_ResetCallback+0xd0>)
 800d294:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	4a1a      	ldr	r2, [pc, #104]	@ (800d304 <TIM_ResetCallback+0xd4>)
 800d29c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4a19      	ldr	r2, [pc, #100]	@ (800d308 <TIM_ResetCallback+0xd8>)
 800d2a4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a18      	ldr	r2, [pc, #96]	@ (800d30c <TIM_ResetCallback+0xdc>)
 800d2ac:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a17      	ldr	r2, [pc, #92]	@ (800d310 <TIM_ResetCallback+0xe0>)
 800d2b4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4a16      	ldr	r2, [pc, #88]	@ (800d314 <TIM_ResetCallback+0xe4>)
 800d2bc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	4a15      	ldr	r2, [pc, #84]	@ (800d318 <TIM_ResetCallback+0xe8>)
 800d2c4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800d2c8:	bf00      	nop
 800d2ca:	370c      	adds	r7, #12
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr
 800d2d4:	08006179 	.word	0x08006179
 800d2d8:	0800c57d 	.word	0x0800c57d
 800d2dc:	0800c5f5 	.word	0x0800c5f5
 800d2e0:	0800c609 	.word	0x0800c609
 800d2e4:	0800c5a5 	.word	0x0800c5a5
 800d2e8:	0800c5b9 	.word	0x0800c5b9
 800d2ec:	0800c591 	.word	0x0800c591
 800d2f0:	0800c5cd 	.word	0x0800c5cd
 800d2f4:	0800c5e1 	.word	0x0800c5e1
 800d2f8:	0800c61d 	.word	0x0800c61d
 800d2fc:	0800d571 	.word	0x0800d571
 800d300:	0800d585 	.word	0x0800d585
 800d304:	0800d599 	.word	0x0800d599
 800d308:	0800d5ad 	.word	0x0800d5ad
 800d30c:	0800d5c1 	.word	0x0800d5c1
 800d310:	0800d5d5 	.word	0x0800d5d5
 800d314:	0800d5e9 	.word	0x0800d5e9
 800d318:	0800d5fd 	.word	0x0800d5fd

0800d31c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d31c:	b480      	push	{r7}
 800d31e:	b085      	sub	sp, #20
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d101      	bne.n	800d334 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d330:	2302      	movs	r3, #2
 800d332:	e074      	b.n	800d41e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	2201      	movs	r2, #1
 800d338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2202      	movs	r2, #2
 800d340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	689b      	ldr	r3, [r3, #8]
 800d352:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4a34      	ldr	r2, [pc, #208]	@ (800d42c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d009      	beq.n	800d372 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	4a33      	ldr	r2, [pc, #204]	@ (800d430 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d364:	4293      	cmp	r3, r2
 800d366:	d004      	beq.n	800d372 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4a31      	ldr	r2, [pc, #196]	@ (800d434 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d108      	bne.n	800d384 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d378:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	685b      	ldr	r3, [r3, #4]
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	4313      	orrs	r3, r2
 800d382:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d38a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d38e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	68fa      	ldr	r2, [r7, #12]
 800d396:	4313      	orrs	r3, r2
 800d398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	68fa      	ldr	r2, [r7, #12]
 800d3a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a21      	ldr	r2, [pc, #132]	@ (800d42c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d022      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3b4:	d01d      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	4a1f      	ldr	r2, [pc, #124]	@ (800d438 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d018      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	4a1d      	ldr	r2, [pc, #116]	@ (800d43c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d013      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	4a1c      	ldr	r2, [pc, #112]	@ (800d440 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d00e      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	4a15      	ldr	r2, [pc, #84]	@ (800d430 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d009      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4a18      	ldr	r2, [pc, #96]	@ (800d444 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d3e4:	4293      	cmp	r3, r2
 800d3e6:	d004      	beq.n	800d3f2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	4a11      	ldr	r2, [pc, #68]	@ (800d434 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d10c      	bne.n	800d40c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	689b      	ldr	r3, [r3, #8]
 800d3fe:	68ba      	ldr	r2, [r7, #8]
 800d400:	4313      	orrs	r3, r2
 800d402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	68ba      	ldr	r2, [r7, #8]
 800d40a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2201      	movs	r2, #1
 800d410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2200      	movs	r2, #0
 800d418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d41c:	2300      	movs	r3, #0
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3714      	adds	r7, #20
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr
 800d42a:	bf00      	nop
 800d42c:	40012c00 	.word	0x40012c00
 800d430:	40013400 	.word	0x40013400
 800d434:	40015000 	.word	0x40015000
 800d438:	40000400 	.word	0x40000400
 800d43c:	40000800 	.word	0x40000800
 800d440:	40000c00 	.word	0x40000c00
 800d444:	40014000 	.word	0x40014000

0800d448 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d448:	b480      	push	{r7}
 800d44a:	b085      	sub	sp, #20
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d452:	2300      	movs	r3, #0
 800d454:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d101      	bne.n	800d464 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d460:	2302      	movs	r3, #2
 800d462:	e078      	b.n	800d556 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2201      	movs	r2, #1
 800d468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	4313      	orrs	r3, r2
 800d478:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	4313      	orrs	r3, r2
 800d486:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	685b      	ldr	r3, [r3, #4]
 800d492:	4313      	orrs	r3, r2
 800d494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	4313      	orrs	r3, r2
 800d4a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	691b      	ldr	r3, [r3, #16]
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	695b      	ldr	r3, [r3, #20]
 800d4bc:	4313      	orrs	r3, r2
 800d4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	699b      	ldr	r3, [r3, #24]
 800d4d8:	041b      	lsls	r3, r3, #16
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	69db      	ldr	r3, [r3, #28]
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a1c      	ldr	r2, [pc, #112]	@ (800d564 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d009      	beq.n	800d50a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a1b      	ldr	r2, [pc, #108]	@ (800d568 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d004      	beq.n	800d50a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a19      	ldr	r2, [pc, #100]	@ (800d56c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d11c      	bne.n	800d544 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d514:	051b      	lsls	r3, r3, #20
 800d516:	4313      	orrs	r3, r2
 800d518:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	6a1b      	ldr	r3, [r3, #32]
 800d524:	4313      	orrs	r3, r2
 800d526:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d532:	4313      	orrs	r3, r2
 800d534:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800d53c:	683b      	ldr	r3, [r7, #0]
 800d53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d540:	4313      	orrs	r3, r2
 800d542:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	68fa      	ldr	r2, [r7, #12]
 800d54a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2200      	movs	r2, #0
 800d550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d554:	2300      	movs	r3, #0
}
 800d556:	4618      	mov	r0, r3
 800d558:	3714      	adds	r7, #20
 800d55a:	46bd      	mov	sp, r7
 800d55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d560:	4770      	bx	lr
 800d562:	bf00      	nop
 800d564:	40012c00 	.word	0x40012c00
 800d568:	40013400 	.word	0x40013400
 800d56c:	40015000 	.word	0x40015000

0800d570 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d570:	b480      	push	{r7}
 800d572:	b083      	sub	sp, #12
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d578:	bf00      	nop
 800d57a:	370c      	adds	r7, #12
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800d58c:	bf00      	nop
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d598:	b480      	push	{r7}
 800d59a:	b083      	sub	sp, #12
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d5a0:	bf00      	nop
 800d5a2:	370c      	adds	r7, #12
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5aa:	4770      	bx	lr

0800d5ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b083      	sub	sp, #12
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d5b4:	bf00      	nop
 800d5b6:	370c      	adds	r7, #12
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b083      	sub	sp, #12
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800d5c8:	bf00      	nop
 800d5ca:	370c      	adds	r7, #12
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr

0800d5d4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b083      	sub	sp, #12
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800d5dc:	bf00      	nop
 800d5de:	370c      	adds	r7, #12
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr

0800d5e8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b083      	sub	sp, #12
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800d5f0:	bf00      	nop
 800d5f2:	370c      	adds	r7, #12
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr

0800d5fc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b083      	sub	sp, #12
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800d604:	bf00      	nop
 800d606:	370c      	adds	r7, #12
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d101      	bne.n	800d622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d61e:	2301      	movs	r3, #1
 800d620:	e050      	b.n	800d6c4 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d114      	bne.n	800d656 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	2200      	movs	r2, #0
 800d630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800d634:	6878      	ldr	r0, [r7, #4]
 800d636:	f000 fd5b 	bl	800e0f0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d640:	2b00      	cmp	r3, #0
 800d642:	d103      	bne.n	800d64c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	4a21      	ldr	r2, [pc, #132]	@ (800d6cc <HAL_UART_Init+0xbc>)
 800d648:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2224      	movs	r2, #36	@ 0x24
 800d65a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f022 0201 	bic.w	r2, r2, #1
 800d66c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d672:	2b00      	cmp	r3, #0
 800d674:	d002      	beq.n	800d67c <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f001 f888 	bl	800e78c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f000 fd89 	bl	800e194 <UART_SetConfig>
 800d682:	4603      	mov	r3, r0
 800d684:	2b01      	cmp	r3, #1
 800d686:	d101      	bne.n	800d68c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	e01b      	b.n	800d6c4 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	685a      	ldr	r2, [r3, #4]
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d69a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	689a      	ldr	r2, [r3, #8]
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d6aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	681a      	ldr	r2, [r3, #0]
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f042 0201 	orr.w	r2, r2, #1
 800d6ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f001 f907 	bl	800e8d0 <UART_CheckIdleState>
 800d6c2:	4603      	mov	r3, r0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3708      	adds	r7, #8
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}
 800d6cc:	08007ae5 	.word	0x08007ae5

0800d6d0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b087      	sub	sp, #28
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	60f8      	str	r0, [r7, #12]
 800d6d8:	460b      	mov	r3, r1
 800d6da:	607a      	str	r2, [r7, #4]
 800d6dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d109      	bne.n	800d6fc <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	e09c      	b.n	800d836 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d702:	2b20      	cmp	r3, #32
 800d704:	d16c      	bne.n	800d7e0 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800d706:	7afb      	ldrb	r3, [r7, #11]
 800d708:	2b0c      	cmp	r3, #12
 800d70a:	d85e      	bhi.n	800d7ca <HAL_UART_RegisterCallback+0xfa>
 800d70c:	a201      	add	r2, pc, #4	@ (adr r2, 800d714 <HAL_UART_RegisterCallback+0x44>)
 800d70e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d712:	bf00      	nop
 800d714:	0800d749 	.word	0x0800d749
 800d718:	0800d753 	.word	0x0800d753
 800d71c:	0800d75d 	.word	0x0800d75d
 800d720:	0800d767 	.word	0x0800d767
 800d724:	0800d771 	.word	0x0800d771
 800d728:	0800d77b 	.word	0x0800d77b
 800d72c:	0800d785 	.word	0x0800d785
 800d730:	0800d78f 	.word	0x0800d78f
 800d734:	0800d799 	.word	0x0800d799
 800d738:	0800d7a3 	.word	0x0800d7a3
 800d73c:	0800d7ad 	.word	0x0800d7ad
 800d740:	0800d7b7 	.word	0x0800d7b7
 800d744:	0800d7c1 	.word	0x0800d7c1
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	687a      	ldr	r2, [r7, #4]
 800d74c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800d750:	e070      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	687a      	ldr	r2, [r7, #4]
 800d756:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800d75a:	e06b      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800d764:	e066      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	687a      	ldr	r2, [r7, #4]
 800d76a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800d76e:	e061      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	687a      	ldr	r2, [r7, #4]
 800d774:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800d778:	e05c      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800d782:	e057      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	687a      	ldr	r2, [r7, #4]
 800d788:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800d78c:	e052      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800d796:	e04d      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	687a      	ldr	r2, [r7, #4]
 800d79c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800d7a0:	e048      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	687a      	ldr	r2, [r7, #4]
 800d7a6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800d7aa:	e043      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800d7b4:	e03e      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800d7be:	e039      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	687a      	ldr	r2, [r7, #4]
 800d7c4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800d7c8:	e034      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	75fb      	strb	r3, [r7, #23]
        break;
 800d7de:	e029      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d11a      	bne.n	800d820 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800d7ea:	7afb      	ldrb	r3, [r7, #11]
 800d7ec:	2b0b      	cmp	r3, #11
 800d7ee:	d002      	beq.n	800d7f6 <HAL_UART_RegisterCallback+0x126>
 800d7f0:	2b0c      	cmp	r3, #12
 800d7f2:	d005      	beq.n	800d800 <HAL_UART_RegisterCallback+0x130>
 800d7f4:	e009      	b.n	800d80a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	687a      	ldr	r2, [r7, #4]
 800d7fa:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800d7fe:	e019      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800d808:	e014      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d810:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800d81a:	2301      	movs	r3, #1
 800d81c:	75fb      	strb	r3, [r7, #23]
        break;
 800d81e:	e009      	b.n	800d834 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d826:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800d830:	2301      	movs	r3, #1
 800d832:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800d834:	7dfb      	ldrb	r3, [r7, #23]
}
 800d836:	4618      	mov	r0, r3
 800d838:	371c      	adds	r7, #28
 800d83a:	46bd      	mov	sp, r7
 800d83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d840:	4770      	bx	lr
 800d842:	bf00      	nop

0800d844 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b08a      	sub	sp, #40	@ 0x28
 800d848:	af00      	add	r7, sp, #0
 800d84a:	60f8      	str	r0, [r7, #12]
 800d84c:	60b9      	str	r1, [r7, #8]
 800d84e:	4613      	mov	r3, r2
 800d850:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d858:	2b20      	cmp	r3, #32
 800d85a:	d137      	bne.n	800d8cc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d002      	beq.n	800d868 <HAL_UART_Receive_DMA+0x24>
 800d862:	88fb      	ldrh	r3, [r7, #6]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d101      	bne.n	800d86c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d868:	2301      	movs	r3, #1
 800d86a:	e030      	b.n	800d8ce <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	2200      	movs	r2, #0
 800d870:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	4a18      	ldr	r2, [pc, #96]	@ (800d8d8 <HAL_UART_Receive_DMA+0x94>)
 800d878:	4293      	cmp	r3, r2
 800d87a:	d01f      	beq.n	800d8bc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	685b      	ldr	r3, [r3, #4]
 800d882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d886:	2b00      	cmp	r3, #0
 800d888:	d018      	beq.n	800d8bc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	e853 3f00 	ldrex	r3, [r3]
 800d896:	613b      	str	r3, [r7, #16]
   return(result);
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d89e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	461a      	mov	r2, r3
 800d8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a8:	623b      	str	r3, [r7, #32]
 800d8aa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ac:	69f9      	ldr	r1, [r7, #28]
 800d8ae:	6a3a      	ldr	r2, [r7, #32]
 800d8b0:	e841 2300 	strex	r3, r2, [r1]
 800d8b4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d8b6:	69bb      	ldr	r3, [r7, #24]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d1e6      	bne.n	800d88a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d8bc:	88fb      	ldrh	r3, [r7, #6]
 800d8be:	461a      	mov	r2, r3
 800d8c0:	68b9      	ldr	r1, [r7, #8]
 800d8c2:	68f8      	ldr	r0, [r7, #12]
 800d8c4:	f001 f91c 	bl	800eb00 <UART_Start_Receive_DMA>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	e000      	b.n	800d8ce <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d8cc:	2302      	movs	r3, #2
  }
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	3728      	adds	r7, #40	@ 0x28
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	40008000 	.word	0x40008000

0800d8dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b0ba      	sub	sp, #232	@ 0xe8
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	69db      	ldr	r3, [r3, #28]
 800d8ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	689b      	ldr	r3, [r3, #8]
 800d8fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d902:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800d906:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d90a:	4013      	ands	r3, r2
 800d90c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800d910:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d914:	2b00      	cmp	r3, #0
 800d916:	d11b      	bne.n	800d950 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d91c:	f003 0320 	and.w	r3, r3, #32
 800d920:	2b00      	cmp	r3, #0
 800d922:	d015      	beq.n	800d950 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d928:	f003 0320 	and.w	r3, r3, #32
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d105      	bne.n	800d93c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d009      	beq.n	800d950 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d940:	2b00      	cmp	r3, #0
 800d942:	f000 8312 	beq.w	800df6a <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	4798      	blx	r3
      }
      return;
 800d94e:	e30c      	b.n	800df6a <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d954:	2b00      	cmp	r3, #0
 800d956:	f000 8129 	beq.w	800dbac <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d95a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800d95e:	4b90      	ldr	r3, [pc, #576]	@ (800dba0 <HAL_UART_IRQHandler+0x2c4>)
 800d960:	4013      	ands	r3, r2
 800d962:	2b00      	cmp	r3, #0
 800d964:	d106      	bne.n	800d974 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d966:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800d96a:	4b8e      	ldr	r3, [pc, #568]	@ (800dba4 <HAL_UART_IRQHandler+0x2c8>)
 800d96c:	4013      	ands	r3, r2
 800d96e:	2b00      	cmp	r3, #0
 800d970:	f000 811c 	beq.w	800dbac <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d978:	f003 0301 	and.w	r3, r3, #1
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d011      	beq.n	800d9a4 <HAL_UART_IRQHandler+0xc8>
 800d980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d00b      	beq.n	800d9a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	2201      	movs	r2, #1
 800d992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d99a:	f043 0201 	orr.w	r2, r3, #1
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9a8:	f003 0302 	and.w	r3, r3, #2
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d011      	beq.n	800d9d4 <HAL_UART_IRQHandler+0xf8>
 800d9b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d9b4:	f003 0301 	and.w	r3, r3, #1
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d00b      	beq.n	800d9d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	2202      	movs	r2, #2
 800d9c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9ca:	f043 0204 	orr.w	r2, r3, #4
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d9d8:	f003 0304 	and.w	r3, r3, #4
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d011      	beq.n	800da04 <HAL_UART_IRQHandler+0x128>
 800d9e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d9e4:	f003 0301 	and.w	r3, r3, #1
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00b      	beq.n	800da04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	2204      	movs	r2, #4
 800d9f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9fa:	f043 0202 	orr.w	r2, r3, #2
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800da04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da08:	f003 0308 	and.w	r3, r3, #8
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d017      	beq.n	800da40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da14:	f003 0320 	and.w	r3, r3, #32
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d105      	bne.n	800da28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800da1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800da20:	4b5f      	ldr	r3, [pc, #380]	@ (800dba0 <HAL_UART_IRQHandler+0x2c4>)
 800da22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da24:	2b00      	cmp	r3, #0
 800da26:	d00b      	beq.n	800da40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	2208      	movs	r2, #8
 800da2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da36:	f043 0208 	orr.w	r2, r3, #8
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800da40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d012      	beq.n	800da72 <HAL_UART_IRQHandler+0x196>
 800da4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00c      	beq.n	800da72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800da60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da68:	f043 0220 	orr.w	r2, r3, #32
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da78:	2b00      	cmp	r3, #0
 800da7a:	f000 8278 	beq.w	800df6e <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800da7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800da82:	f003 0320 	and.w	r3, r3, #32
 800da86:	2b00      	cmp	r3, #0
 800da88:	d013      	beq.n	800dab2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800da8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800da8e:	f003 0320 	and.w	r3, r3, #32
 800da92:	2b00      	cmp	r3, #0
 800da94:	d105      	bne.n	800daa2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800da96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800da9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d007      	beq.n	800dab2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d003      	beq.n	800dab2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dab8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	689b      	ldr	r3, [r3, #8]
 800dac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dac6:	2b40      	cmp	r3, #64	@ 0x40
 800dac8:	d005      	beq.n	800dad6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800daca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800dace:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d058      	beq.n	800db88 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dad6:	6878      	ldr	r0, [r7, #4]
 800dad8:	f001 f8f9 	bl	800ecce <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	689b      	ldr	r3, [r3, #8]
 800dae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dae6:	2b40      	cmp	r3, #64	@ 0x40
 800dae8:	d148      	bne.n	800db7c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	3308      	adds	r3, #8
 800daf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800daf8:	e853 3f00 	ldrex	r3, [r3]
 800dafc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800db00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800db04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	3308      	adds	r3, #8
 800db12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800db16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800db1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800db22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800db26:	e841 2300 	strex	r3, r2, [r1]
 800db2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800db2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800db32:	2b00      	cmp	r3, #0
 800db34:	d1d9      	bne.n	800daea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d017      	beq.n	800db70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db46:	4a18      	ldr	r2, [pc, #96]	@ (800dba8 <HAL_UART_IRQHandler+0x2cc>)
 800db48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db50:	4618      	mov	r0, r3
 800db52:	f7fc f8c5 	bl	8009ce0 <HAL_DMA_Abort_IT>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d01f      	beq.n	800db9c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800db6a:	4610      	mov	r0, r2
 800db6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db6e:	e015      	b.n	800db9c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db7a:	e00f      	b.n	800db9c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db86:	e009      	b.n	800db9c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2200      	movs	r2, #0
 800db96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800db9a:	e1e8      	b.n	800df6e <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db9c:	bf00      	nop
    return;
 800db9e:	e1e6      	b.n	800df6e <HAL_UART_IRQHandler+0x692>
 800dba0:	10000001 	.word	0x10000001
 800dba4:	04000120 	.word	0x04000120
 800dba8:	0800ef99 	.word	0x0800ef99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbb0:	2b01      	cmp	r3, #1
 800dbb2:	f040 8176 	bne.w	800dea2 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dbb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dbba:	f003 0310 	and.w	r3, r3, #16
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f000 816f 	beq.w	800dea2 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dbc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dbc8:	f003 0310 	and.w	r3, r3, #16
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	f000 8168 	beq.w	800dea2 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	2210      	movs	r2, #16
 800dbd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	689b      	ldr	r3, [r3, #8]
 800dbe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbe4:	2b40      	cmp	r3, #64	@ 0x40
 800dbe6:	f040 80dc 	bne.w	800dda2 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	685b      	ldr	r3, [r3, #4]
 800dbf4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dbf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	f000 80b1 	beq.w	800dd64 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dc08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dc0c:	429a      	cmp	r2, r3
 800dc0e:	f080 80a9 	bcs.w	800dd64 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dc18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f003 0320 	and.w	r3, r3, #32
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f040 8087 	bne.w	800dd3e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800dc3c:	e853 3f00 	ldrex	r3, [r3]
 800dc40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800dc44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dc48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dc4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	461a      	mov	r2, r3
 800dc56:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800dc5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dc5e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc62:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800dc66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dc6a:	e841 2300 	strex	r3, r2, [r1]
 800dc6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800dc72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d1da      	bne.n	800dc30 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	3308      	adds	r3, #8
 800dc80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc84:	e853 3f00 	ldrex	r3, [r3]
 800dc88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800dc8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dc8c:	f023 0301 	bic.w	r3, r3, #1
 800dc90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	3308      	adds	r3, #8
 800dc9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800dc9e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dca2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800dca6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800dcaa:	e841 2300 	strex	r3, r2, [r1]
 800dcae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800dcb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d1e1      	bne.n	800dc7a <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	3308      	adds	r3, #8
 800dcbc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcc0:	e853 3f00 	ldrex	r3, [r3]
 800dcc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800dcc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	3308      	adds	r3, #8
 800dcd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800dcda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dcdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dce0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dce2:	e841 2300 	strex	r3, r2, [r1]
 800dce6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800dce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d1e3      	bne.n	800dcb6 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2220      	movs	r2, #32
 800dcf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd04:	e853 3f00 	ldrex	r3, [r3]
 800dd08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dd0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd0c:	f023 0310 	bic.w	r3, r3, #16
 800dd10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	461a      	mov	r2, r3
 800dd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dd24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dd26:	e841 2300 	strex	r3, r2, [r1]
 800dd2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dd2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d1e4      	bne.n	800dcfc <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f7fb ff78 	bl	8009c2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	2202      	movs	r2, #2
 800dd42:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800dd4a:	687a      	ldr	r2, [r7, #4]
 800dd4c:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800dd50:	687a      	ldr	r2, [r7, #4]
 800dd52:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800dd56:	b292      	uxth	r2, r2
 800dd58:	1a8a      	subs	r2, r1, r2
 800dd5a:	b292      	uxth	r2, r2
 800dd5c:	4611      	mov	r1, r2
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800dd62:	e106      	b.n	800df72 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dd6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800dd6e:	429a      	cmp	r2, r3
 800dd70:	f040 80ff 	bne.w	800df72 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f003 0320 	and.w	r3, r3, #32
 800dd82:	2b20      	cmp	r3, #32
 800dd84:	f040 80f5 	bne.w	800df72 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2202      	movs	r2, #2
 800dd8c:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800dd94:	687a      	ldr	r2, [r7, #4]
 800dd96:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800dd9a:	4611      	mov	r1, r2
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	4798      	blx	r3
      return;
 800dda0:	e0e7      	b.n	800df72 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ddae:	b29b      	uxth	r3, r3
 800ddb0:	1ad3      	subs	r3, r2, r3
 800ddb2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ddbc:	b29b      	uxth	r3, r3
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	f000 80d9 	beq.w	800df76 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800ddc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	f000 80d4 	beq.w	800df76 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd6:	e853 3f00 	ldrex	r3, [r3]
 800ddda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dde2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	461a      	mov	r2, r3
 800ddec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ddf0:	647b      	str	r3, [r7, #68]	@ 0x44
 800ddf2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ddf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ddf8:	e841 2300 	strex	r3, r2, [r1]
 800ddfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ddfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de00:	2b00      	cmp	r3, #0
 800de02:	d1e4      	bne.n	800ddce <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	3308      	adds	r3, #8
 800de0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de0e:	e853 3f00 	ldrex	r3, [r3]
 800de12:	623b      	str	r3, [r7, #32]
   return(result);
 800de14:	6a3b      	ldr	r3, [r7, #32]
 800de16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de1a:	f023 0301 	bic.w	r3, r3, #1
 800de1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	3308      	adds	r3, #8
 800de28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800de2c:	633a      	str	r2, [r7, #48]	@ 0x30
 800de2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de34:	e841 2300 	strex	r3, r2, [r1]
 800de38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800de3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d1e1      	bne.n	800de04 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2220      	movs	r2, #32
 800de44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	2200      	movs	r2, #0
 800de4c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	2200      	movs	r2, #0
 800de52:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	e853 3f00 	ldrex	r3, [r3]
 800de60:	60fb      	str	r3, [r7, #12]
   return(result);
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	f023 0310 	bic.w	r3, r3, #16
 800de68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	461a      	mov	r2, r3
 800de72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800de76:	61fb      	str	r3, [r7, #28]
 800de78:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de7a:	69b9      	ldr	r1, [r7, #24]
 800de7c:	69fa      	ldr	r2, [r7, #28]
 800de7e:	e841 2300 	strex	r3, r2, [r1]
 800de82:	617b      	str	r3, [r7, #20]
   return(result);
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d1e4      	bne.n	800de54 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2202      	movs	r2, #2
 800de8e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800de96:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800de9a:	4611      	mov	r1, r2
 800de9c:	6878      	ldr	r0, [r7, #4]
 800de9e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dea0:	e069      	b.n	800df76 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d010      	beq.n	800ded0 <HAL_UART_IRQHandler+0x5f4>
 800deae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800deb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d00a      	beq.n	800ded0 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800dec2:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dece:	e055      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ded0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ded4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d014      	beq.n	800df06 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dedc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d105      	bne.n	800def4 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800deec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800def0:	2b00      	cmp	r3, #0
 800def2:	d008      	beq.n	800df06 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800def8:	2b00      	cmp	r3, #0
 800defa:	d03e      	beq.n	800df7a <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df00:	6878      	ldr	r0, [r7, #4]
 800df02:	4798      	blx	r3
    }
    return;
 800df04:	e039      	b.n	800df7a <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800df06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d009      	beq.n	800df26 <HAL_UART_IRQHandler+0x64a>
 800df12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d003      	beq.n	800df26 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f001 f84e 	bl	800efc0 <UART_EndTransmit_IT>
    return;
 800df24:	e02a      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800df26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d00b      	beq.n	800df4a <HAL_UART_IRQHandler+0x66e>
 800df32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df36:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d005      	beq.n	800df4a <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800df48:	e018      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800df4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800df52:	2b00      	cmp	r3, #0
 800df54:	d012      	beq.n	800df7c <HAL_UART_IRQHandler+0x6a0>
 800df56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	da0e      	bge.n	800df7c <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800df68:	e008      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
      return;
 800df6a:	bf00      	nop
 800df6c:	e006      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
    return;
 800df6e:	bf00      	nop
 800df70:	e004      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
      return;
 800df72:	bf00      	nop
 800df74:	e002      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
      return;
 800df76:	bf00      	nop
 800df78:	e000      	b.n	800df7c <HAL_UART_IRQHandler+0x6a0>
    return;
 800df7a:	bf00      	nop
  }
}
 800df7c:	37e8      	adds	r7, #232	@ 0xe8
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}
 800df82:	bf00      	nop

0800df84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800df84:	b480      	push	{r7}
 800df86:	b083      	sub	sp, #12
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800df8c:	bf00      	nop
 800df8e:	370c      	adds	r7, #12
 800df90:	46bd      	mov	sp, r7
 800df92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df96:	4770      	bx	lr

0800df98 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800df98:	b480      	push	{r7}
 800df9a:	b083      	sub	sp, #12
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800dfa0:	bf00      	nop
 800dfa2:	370c      	adds	r7, #12
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfaa:	4770      	bx	lr

0800dfac <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b083      	sub	sp, #12
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800dfb4:	bf00      	nop
 800dfb6:	370c      	adds	r7, #12
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfbe:	4770      	bx	lr

0800dfc0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b083      	sub	sp, #12
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dfc8:	bf00      	nop
 800dfca:	370c      	adds	r7, #12
 800dfcc:	46bd      	mov	sp, r7
 800dfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd2:	4770      	bx	lr

0800dfd4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800dfd4:	b480      	push	{r7}
 800dfd6:	b083      	sub	sp, #12
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800dfdc:	bf00      	nop
 800dfde:	370c      	adds	r7, #12
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe6:	4770      	bx	lr

0800dfe8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b083      	sub	sp, #12
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800dff0:	bf00      	nop
 800dff2:	370c      	adds	r7, #12
 800dff4:	46bd      	mov	sp, r7
 800dff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffa:	4770      	bx	lr

0800dffc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800dffc:	b480      	push	{r7}
 800dffe:	b083      	sub	sp, #12
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800e004:	bf00      	nop
 800e006:	370c      	adds	r7, #12
 800e008:	46bd      	mov	sp, r7
 800e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00e:	4770      	bx	lr

0800e010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e010:	b480      	push	{r7}
 800e012:	b083      	sub	sp, #12
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	460b      	mov	r3, r1
 800e01a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e01c:	bf00      	nop
 800e01e:	370c      	adds	r7, #12
 800e020:	46bd      	mov	sp, r7
 800e022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e026:	4770      	bx	lr

0800e028 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
 800e030:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	4a09      	ldr	r2, [pc, #36]	@ (800e05c <HAL_UART_ReceiverTimeout_Config+0x34>)
 800e038:	4293      	cmp	r3, r2
 800e03a:	d009      	beq.n	800e050 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	695b      	ldr	r3, [r3, #20]
 800e042:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	683a      	ldr	r2, [r7, #0]
 800e04c:	430a      	orrs	r2, r1
 800e04e:	615a      	str	r2, [r3, #20]
  }
}
 800e050:	bf00      	nop
 800e052:	370c      	adds	r7, #12
 800e054:	46bd      	mov	sp, r7
 800e056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05a:	4770      	bx	lr
 800e05c:	40008000 	.word	0x40008000

0800e060 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800e060:	b480      	push	{r7}
 800e062:	b083      	sub	sp, #12
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	4a18      	ldr	r2, [pc, #96]	@ (800e0d0 <HAL_UART_EnableReceiverTimeout+0x70>)
 800e06e:	4293      	cmp	r3, r2
 800e070:	d027      	beq.n	800e0c2 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e078:	2b20      	cmp	r3, #32
 800e07a:	d120      	bne.n	800e0be <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e082:	2b01      	cmp	r3, #1
 800e084:	d101      	bne.n	800e08a <HAL_UART_EnableReceiverTimeout+0x2a>
 800e086:	2302      	movs	r3, #2
 800e088:	e01c      	b.n	800e0c4 <HAL_UART_EnableReceiverTimeout+0x64>
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	2201      	movs	r2, #1
 800e08e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2224      	movs	r2, #36	@ 0x24
 800e096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	685a      	ldr	r2, [r3, #4]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800e0a8:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2220      	movs	r2, #32
 800e0ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	e002      	b.n	800e0c4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800e0be:	2302      	movs	r3, #2
 800e0c0:	e000      	b.n	800e0c4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800e0c2:	2301      	movs	r3, #1
  }
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr
 800e0d0:	40008000 	.word	0x40008000

0800e0d4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800e0d4:	b480      	push	{r7}
 800e0d6:	b083      	sub	sp, #12
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	370c      	adds	r7, #12
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ec:	4770      	bx	lr
	...

0800e0f0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	b083      	sub	sp, #12
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	4a1a      	ldr	r2, [pc, #104]	@ (800e164 <UART_InitCallbacksToDefault+0x74>)
 800e0fc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	4a19      	ldr	r2, [pc, #100]	@ (800e168 <UART_InitCallbacksToDefault+0x78>)
 800e104:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	4a18      	ldr	r2, [pc, #96]	@ (800e16c <UART_InitCallbacksToDefault+0x7c>)
 800e10c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a17      	ldr	r2, [pc, #92]	@ (800e170 <UART_InitCallbacksToDefault+0x80>)
 800e114:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a16      	ldr	r2, [pc, #88]	@ (800e174 <UART_InitCallbacksToDefault+0x84>)
 800e11c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a15      	ldr	r2, [pc, #84]	@ (800e178 <UART_InitCallbacksToDefault+0x88>)
 800e124:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a14      	ldr	r2, [pc, #80]	@ (800e17c <UART_InitCallbacksToDefault+0x8c>)
 800e12c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	4a13      	ldr	r2, [pc, #76]	@ (800e180 <UART_InitCallbacksToDefault+0x90>)
 800e134:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	4a12      	ldr	r2, [pc, #72]	@ (800e184 <UART_InitCallbacksToDefault+0x94>)
 800e13c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	4a11      	ldr	r2, [pc, #68]	@ (800e188 <UART_InitCallbacksToDefault+0x98>)
 800e144:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	4a10      	ldr	r2, [pc, #64]	@ (800e18c <UART_InitCallbacksToDefault+0x9c>)
 800e14c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	4a0f      	ldr	r2, [pc, #60]	@ (800e190 <UART_InitCallbacksToDefault+0xa0>)
 800e154:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800e158:	bf00      	nop
 800e15a:	370c      	adds	r7, #12
 800e15c:	46bd      	mov	sp, r7
 800e15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e162:	4770      	bx	lr
 800e164:	0800df99 	.word	0x0800df99
 800e168:	0800df85 	.word	0x0800df85
 800e16c:	0800dfad 	.word	0x0800dfad
 800e170:	08006165 	.word	0x08006165
 800e174:	0800dfc1 	.word	0x0800dfc1
 800e178:	0800dfd5 	.word	0x0800dfd5
 800e17c:	0800dfe9 	.word	0x0800dfe9
 800e180:	0800dffd 	.word	0x0800dffd
 800e184:	0800f01b 	.word	0x0800f01b
 800e188:	0800f02f 	.word	0x0800f02f
 800e18c:	0800f043 	.word	0x0800f043
 800e190:	0800e011 	.word	0x0800e011

0800e194 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e198:	b08c      	sub	sp, #48	@ 0x30
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1a4:	697b      	ldr	r3, [r7, #20]
 800e1a6:	689a      	ldr	r2, [r3, #8]
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	691b      	ldr	r3, [r3, #16]
 800e1ac:	431a      	orrs	r2, r3
 800e1ae:	697b      	ldr	r3, [r7, #20]
 800e1b0:	695b      	ldr	r3, [r3, #20]
 800e1b2:	431a      	orrs	r2, r3
 800e1b4:	697b      	ldr	r3, [r7, #20]
 800e1b6:	69db      	ldr	r3, [r3, #28]
 800e1b8:	4313      	orrs	r3, r2
 800e1ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	681a      	ldr	r2, [r3, #0]
 800e1c2:	4baa      	ldr	r3, [pc, #680]	@ (800e46c <UART_SetConfig+0x2d8>)
 800e1c4:	4013      	ands	r3, r2
 800e1c6:	697a      	ldr	r2, [r7, #20]
 800e1c8:	6812      	ldr	r2, [r2, #0]
 800e1ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e1cc:	430b      	orrs	r3, r1
 800e1ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	685b      	ldr	r3, [r3, #4]
 800e1d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e1da:	697b      	ldr	r3, [r7, #20]
 800e1dc:	68da      	ldr	r2, [r3, #12]
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	430a      	orrs	r2, r1
 800e1e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e1e6:	697b      	ldr	r3, [r7, #20]
 800e1e8:	699b      	ldr	r3, [r3, #24]
 800e1ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	4a9f      	ldr	r2, [pc, #636]	@ (800e470 <UART_SetConfig+0x2dc>)
 800e1f2:	4293      	cmp	r3, r2
 800e1f4:	d004      	beq.n	800e200 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	6a1b      	ldr	r3, [r3, #32]
 800e1fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	689b      	ldr	r3, [r3, #8]
 800e206:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800e20a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800e20e:	697a      	ldr	r2, [r7, #20]
 800e210:	6812      	ldr	r2, [r2, #0]
 800e212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e214:	430b      	orrs	r3, r1
 800e216:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e21e:	f023 010f 	bic.w	r1, r3, #15
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	430a      	orrs	r2, r1
 800e22c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	4a90      	ldr	r2, [pc, #576]	@ (800e474 <UART_SetConfig+0x2e0>)
 800e234:	4293      	cmp	r3, r2
 800e236:	d125      	bne.n	800e284 <UART_SetConfig+0xf0>
 800e238:	4b8f      	ldr	r3, [pc, #572]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e23a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e23e:	f003 0303 	and.w	r3, r3, #3
 800e242:	2b03      	cmp	r3, #3
 800e244:	d81a      	bhi.n	800e27c <UART_SetConfig+0xe8>
 800e246:	a201      	add	r2, pc, #4	@ (adr r2, 800e24c <UART_SetConfig+0xb8>)
 800e248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e24c:	0800e25d 	.word	0x0800e25d
 800e250:	0800e26d 	.word	0x0800e26d
 800e254:	0800e265 	.word	0x0800e265
 800e258:	0800e275 	.word	0x0800e275
 800e25c:	2301      	movs	r3, #1
 800e25e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e262:	e116      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e264:	2302      	movs	r3, #2
 800e266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e26a:	e112      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e26c:	2304      	movs	r3, #4
 800e26e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e272:	e10e      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e274:	2308      	movs	r3, #8
 800e276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e27a:	e10a      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e27c:	2310      	movs	r3, #16
 800e27e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e282:	e106      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	4a7c      	ldr	r2, [pc, #496]	@ (800e47c <UART_SetConfig+0x2e8>)
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d138      	bne.n	800e300 <UART_SetConfig+0x16c>
 800e28e:	4b7a      	ldr	r3, [pc, #488]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e294:	f003 030c 	and.w	r3, r3, #12
 800e298:	2b0c      	cmp	r3, #12
 800e29a:	d82d      	bhi.n	800e2f8 <UART_SetConfig+0x164>
 800e29c:	a201      	add	r2, pc, #4	@ (adr r2, 800e2a4 <UART_SetConfig+0x110>)
 800e29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2a2:	bf00      	nop
 800e2a4:	0800e2d9 	.word	0x0800e2d9
 800e2a8:	0800e2f9 	.word	0x0800e2f9
 800e2ac:	0800e2f9 	.word	0x0800e2f9
 800e2b0:	0800e2f9 	.word	0x0800e2f9
 800e2b4:	0800e2e9 	.word	0x0800e2e9
 800e2b8:	0800e2f9 	.word	0x0800e2f9
 800e2bc:	0800e2f9 	.word	0x0800e2f9
 800e2c0:	0800e2f9 	.word	0x0800e2f9
 800e2c4:	0800e2e1 	.word	0x0800e2e1
 800e2c8:	0800e2f9 	.word	0x0800e2f9
 800e2cc:	0800e2f9 	.word	0x0800e2f9
 800e2d0:	0800e2f9 	.word	0x0800e2f9
 800e2d4:	0800e2f1 	.word	0x0800e2f1
 800e2d8:	2300      	movs	r3, #0
 800e2da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e2de:	e0d8      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e2e0:	2302      	movs	r3, #2
 800e2e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e2e6:	e0d4      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e2e8:	2304      	movs	r3, #4
 800e2ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e2ee:	e0d0      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e2f0:	2308      	movs	r3, #8
 800e2f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e2f6:	e0cc      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e2f8:	2310      	movs	r3, #16
 800e2fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e2fe:	e0c8      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e300:	697b      	ldr	r3, [r7, #20]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	4a5e      	ldr	r2, [pc, #376]	@ (800e480 <UART_SetConfig+0x2ec>)
 800e306:	4293      	cmp	r3, r2
 800e308:	d125      	bne.n	800e356 <UART_SetConfig+0x1c2>
 800e30a:	4b5b      	ldr	r3, [pc, #364]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e30c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e310:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e314:	2b30      	cmp	r3, #48	@ 0x30
 800e316:	d016      	beq.n	800e346 <UART_SetConfig+0x1b2>
 800e318:	2b30      	cmp	r3, #48	@ 0x30
 800e31a:	d818      	bhi.n	800e34e <UART_SetConfig+0x1ba>
 800e31c:	2b20      	cmp	r3, #32
 800e31e:	d00a      	beq.n	800e336 <UART_SetConfig+0x1a2>
 800e320:	2b20      	cmp	r3, #32
 800e322:	d814      	bhi.n	800e34e <UART_SetConfig+0x1ba>
 800e324:	2b00      	cmp	r3, #0
 800e326:	d002      	beq.n	800e32e <UART_SetConfig+0x19a>
 800e328:	2b10      	cmp	r3, #16
 800e32a:	d008      	beq.n	800e33e <UART_SetConfig+0x1aa>
 800e32c:	e00f      	b.n	800e34e <UART_SetConfig+0x1ba>
 800e32e:	2300      	movs	r3, #0
 800e330:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e334:	e0ad      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e336:	2302      	movs	r3, #2
 800e338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e33c:	e0a9      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e33e:	2304      	movs	r3, #4
 800e340:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e344:	e0a5      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e346:	2308      	movs	r3, #8
 800e348:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e34c:	e0a1      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e34e:	2310      	movs	r3, #16
 800e350:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e354:	e09d      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e356:	697b      	ldr	r3, [r7, #20]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	4a4a      	ldr	r2, [pc, #296]	@ (800e484 <UART_SetConfig+0x2f0>)
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d125      	bne.n	800e3ac <UART_SetConfig+0x218>
 800e360:	4b45      	ldr	r3, [pc, #276]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e366:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800e36a:	2bc0      	cmp	r3, #192	@ 0xc0
 800e36c:	d016      	beq.n	800e39c <UART_SetConfig+0x208>
 800e36e:	2bc0      	cmp	r3, #192	@ 0xc0
 800e370:	d818      	bhi.n	800e3a4 <UART_SetConfig+0x210>
 800e372:	2b80      	cmp	r3, #128	@ 0x80
 800e374:	d00a      	beq.n	800e38c <UART_SetConfig+0x1f8>
 800e376:	2b80      	cmp	r3, #128	@ 0x80
 800e378:	d814      	bhi.n	800e3a4 <UART_SetConfig+0x210>
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d002      	beq.n	800e384 <UART_SetConfig+0x1f0>
 800e37e:	2b40      	cmp	r3, #64	@ 0x40
 800e380:	d008      	beq.n	800e394 <UART_SetConfig+0x200>
 800e382:	e00f      	b.n	800e3a4 <UART_SetConfig+0x210>
 800e384:	2300      	movs	r3, #0
 800e386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e38a:	e082      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e38c:	2302      	movs	r3, #2
 800e38e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e392:	e07e      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e394:	2304      	movs	r3, #4
 800e396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e39a:	e07a      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e39c:	2308      	movs	r3, #8
 800e39e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3a2:	e076      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e3a4:	2310      	movs	r3, #16
 800e3a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3aa:	e072      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e3ac:	697b      	ldr	r3, [r7, #20]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	4a35      	ldr	r2, [pc, #212]	@ (800e488 <UART_SetConfig+0x2f4>)
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d12a      	bne.n	800e40c <UART_SetConfig+0x278>
 800e3b6:	4b30      	ldr	r3, [pc, #192]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e3b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e3c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e3c4:	d01a      	beq.n	800e3fc <UART_SetConfig+0x268>
 800e3c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e3ca:	d81b      	bhi.n	800e404 <UART_SetConfig+0x270>
 800e3cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3d0:	d00c      	beq.n	800e3ec <UART_SetConfig+0x258>
 800e3d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3d6:	d815      	bhi.n	800e404 <UART_SetConfig+0x270>
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d003      	beq.n	800e3e4 <UART_SetConfig+0x250>
 800e3dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e3e0:	d008      	beq.n	800e3f4 <UART_SetConfig+0x260>
 800e3e2:	e00f      	b.n	800e404 <UART_SetConfig+0x270>
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3ea:	e052      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e3ec:	2302      	movs	r3, #2
 800e3ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3f2:	e04e      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e3f4:	2304      	movs	r3, #4
 800e3f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e3fa:	e04a      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e3fc:	2308      	movs	r3, #8
 800e3fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e402:	e046      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e404:	2310      	movs	r3, #16
 800e406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e40a:	e042      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	4a17      	ldr	r2, [pc, #92]	@ (800e470 <UART_SetConfig+0x2dc>)
 800e412:	4293      	cmp	r3, r2
 800e414:	d13a      	bne.n	800e48c <UART_SetConfig+0x2f8>
 800e416:	4b18      	ldr	r3, [pc, #96]	@ (800e478 <UART_SetConfig+0x2e4>)
 800e418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e41c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e424:	d01a      	beq.n	800e45c <UART_SetConfig+0x2c8>
 800e426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e42a:	d81b      	bhi.n	800e464 <UART_SetConfig+0x2d0>
 800e42c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e430:	d00c      	beq.n	800e44c <UART_SetConfig+0x2b8>
 800e432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e436:	d815      	bhi.n	800e464 <UART_SetConfig+0x2d0>
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d003      	beq.n	800e444 <UART_SetConfig+0x2b0>
 800e43c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e440:	d008      	beq.n	800e454 <UART_SetConfig+0x2c0>
 800e442:	e00f      	b.n	800e464 <UART_SetConfig+0x2d0>
 800e444:	2300      	movs	r3, #0
 800e446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e44a:	e022      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e44c:	2302      	movs	r3, #2
 800e44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e452:	e01e      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e454:	2304      	movs	r3, #4
 800e456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e45a:	e01a      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e45c:	2308      	movs	r3, #8
 800e45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e462:	e016      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e464:	2310      	movs	r3, #16
 800e466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e46a:	e012      	b.n	800e492 <UART_SetConfig+0x2fe>
 800e46c:	cfff69f3 	.word	0xcfff69f3
 800e470:	40008000 	.word	0x40008000
 800e474:	40013800 	.word	0x40013800
 800e478:	40021000 	.word	0x40021000
 800e47c:	40004400 	.word	0x40004400
 800e480:	40004800 	.word	0x40004800
 800e484:	40004c00 	.word	0x40004c00
 800e488:	40005000 	.word	0x40005000
 800e48c:	2310      	movs	r3, #16
 800e48e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e492:	697b      	ldr	r3, [r7, #20]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	4aae      	ldr	r2, [pc, #696]	@ (800e750 <UART_SetConfig+0x5bc>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	f040 8097 	bne.w	800e5cc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e49e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e4a2:	2b08      	cmp	r3, #8
 800e4a4:	d823      	bhi.n	800e4ee <UART_SetConfig+0x35a>
 800e4a6:	a201      	add	r2, pc, #4	@ (adr r2, 800e4ac <UART_SetConfig+0x318>)
 800e4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4ac:	0800e4d1 	.word	0x0800e4d1
 800e4b0:	0800e4ef 	.word	0x0800e4ef
 800e4b4:	0800e4d9 	.word	0x0800e4d9
 800e4b8:	0800e4ef 	.word	0x0800e4ef
 800e4bc:	0800e4df 	.word	0x0800e4df
 800e4c0:	0800e4ef 	.word	0x0800e4ef
 800e4c4:	0800e4ef 	.word	0x0800e4ef
 800e4c8:	0800e4ef 	.word	0x0800e4ef
 800e4cc:	0800e4e7 	.word	0x0800e4e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e4d0:	f7fc fcf6 	bl	800aec0 <HAL_RCC_GetPCLK1Freq>
 800e4d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e4d6:	e010      	b.n	800e4fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e4d8:	4b9e      	ldr	r3, [pc, #632]	@ (800e754 <UART_SetConfig+0x5c0>)
 800e4da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e4dc:	e00d      	b.n	800e4fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e4de:	f7fc fc81 	bl	800ade4 <HAL_RCC_GetSysClockFreq>
 800e4e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e4e4:	e009      	b.n	800e4fa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e4e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e4ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e4ec:	e005      	b.n	800e4fa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e4f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	f000 8130 	beq.w	800e762 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e506:	4a94      	ldr	r2, [pc, #592]	@ (800e758 <UART_SetConfig+0x5c4>)
 800e508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e50c:	461a      	mov	r2, r3
 800e50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e510:	fbb3 f3f2 	udiv	r3, r3, r2
 800e514:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	685a      	ldr	r2, [r3, #4]
 800e51a:	4613      	mov	r3, r2
 800e51c:	005b      	lsls	r3, r3, #1
 800e51e:	4413      	add	r3, r2
 800e520:	69ba      	ldr	r2, [r7, #24]
 800e522:	429a      	cmp	r2, r3
 800e524:	d305      	bcc.n	800e532 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e526:	697b      	ldr	r3, [r7, #20]
 800e528:	685b      	ldr	r3, [r3, #4]
 800e52a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e52c:	69ba      	ldr	r2, [r7, #24]
 800e52e:	429a      	cmp	r2, r3
 800e530:	d903      	bls.n	800e53a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800e532:	2301      	movs	r3, #1
 800e534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e538:	e113      	b.n	800e762 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e53c:	2200      	movs	r2, #0
 800e53e:	60bb      	str	r3, [r7, #8]
 800e540:	60fa      	str	r2, [r7, #12]
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e546:	4a84      	ldr	r2, [pc, #528]	@ (800e758 <UART_SetConfig+0x5c4>)
 800e548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e54c:	b29b      	uxth	r3, r3
 800e54e:	2200      	movs	r2, #0
 800e550:	603b      	str	r3, [r7, #0]
 800e552:	607a      	str	r2, [r7, #4]
 800e554:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e558:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e55c:	f7f2 fb4a 	bl	8000bf4 <__aeabi_uldivmod>
 800e560:	4602      	mov	r2, r0
 800e562:	460b      	mov	r3, r1
 800e564:	4610      	mov	r0, r2
 800e566:	4619      	mov	r1, r3
 800e568:	f04f 0200 	mov.w	r2, #0
 800e56c:	f04f 0300 	mov.w	r3, #0
 800e570:	020b      	lsls	r3, r1, #8
 800e572:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e576:	0202      	lsls	r2, r0, #8
 800e578:	6979      	ldr	r1, [r7, #20]
 800e57a:	6849      	ldr	r1, [r1, #4]
 800e57c:	0849      	lsrs	r1, r1, #1
 800e57e:	2000      	movs	r0, #0
 800e580:	460c      	mov	r4, r1
 800e582:	4605      	mov	r5, r0
 800e584:	eb12 0804 	adds.w	r8, r2, r4
 800e588:	eb43 0905 	adc.w	r9, r3, r5
 800e58c:	697b      	ldr	r3, [r7, #20]
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	2200      	movs	r2, #0
 800e592:	469a      	mov	sl, r3
 800e594:	4693      	mov	fp, r2
 800e596:	4652      	mov	r2, sl
 800e598:	465b      	mov	r3, fp
 800e59a:	4640      	mov	r0, r8
 800e59c:	4649      	mov	r1, r9
 800e59e:	f7f2 fb29 	bl	8000bf4 <__aeabi_uldivmod>
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	460b      	mov	r3, r1
 800e5a6:	4613      	mov	r3, r2
 800e5a8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e5aa:	6a3b      	ldr	r3, [r7, #32]
 800e5ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e5b0:	d308      	bcc.n	800e5c4 <UART_SetConfig+0x430>
 800e5b2:	6a3b      	ldr	r3, [r7, #32]
 800e5b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e5b8:	d204      	bcs.n	800e5c4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	6a3a      	ldr	r2, [r7, #32]
 800e5c0:	60da      	str	r2, [r3, #12]
 800e5c2:	e0ce      	b.n	800e762 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e5ca:	e0ca      	b.n	800e762 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e5cc:	697b      	ldr	r3, [r7, #20]
 800e5ce:	69db      	ldr	r3, [r3, #28]
 800e5d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e5d4:	d166      	bne.n	800e6a4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800e5d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e5da:	2b08      	cmp	r3, #8
 800e5dc:	d827      	bhi.n	800e62e <UART_SetConfig+0x49a>
 800e5de:	a201      	add	r2, pc, #4	@ (adr r2, 800e5e4 <UART_SetConfig+0x450>)
 800e5e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5e4:	0800e609 	.word	0x0800e609
 800e5e8:	0800e611 	.word	0x0800e611
 800e5ec:	0800e619 	.word	0x0800e619
 800e5f0:	0800e62f 	.word	0x0800e62f
 800e5f4:	0800e61f 	.word	0x0800e61f
 800e5f8:	0800e62f 	.word	0x0800e62f
 800e5fc:	0800e62f 	.word	0x0800e62f
 800e600:	0800e62f 	.word	0x0800e62f
 800e604:	0800e627 	.word	0x0800e627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e608:	f7fc fc5a 	bl	800aec0 <HAL_RCC_GetPCLK1Freq>
 800e60c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e60e:	e014      	b.n	800e63a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e610:	f7fc fc6c 	bl	800aeec <HAL_RCC_GetPCLK2Freq>
 800e614:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e616:	e010      	b.n	800e63a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e618:	4b4e      	ldr	r3, [pc, #312]	@ (800e754 <UART_SetConfig+0x5c0>)
 800e61a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e61c:	e00d      	b.n	800e63a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e61e:	f7fc fbe1 	bl	800ade4 <HAL_RCC_GetSysClockFreq>
 800e622:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e624:	e009      	b.n	800e63a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e62a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e62c:	e005      	b.n	800e63a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800e62e:	2300      	movs	r3, #0
 800e630:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e632:	2301      	movs	r3, #1
 800e634:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f000 8090 	beq.w	800e762 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e642:	697b      	ldr	r3, [r7, #20]
 800e644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e646:	4a44      	ldr	r2, [pc, #272]	@ (800e758 <UART_SetConfig+0x5c4>)
 800e648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e64c:	461a      	mov	r2, r3
 800e64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e650:	fbb3 f3f2 	udiv	r3, r3, r2
 800e654:	005a      	lsls	r2, r3, #1
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	685b      	ldr	r3, [r3, #4]
 800e65a:	085b      	lsrs	r3, r3, #1
 800e65c:	441a      	add	r2, r3
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	685b      	ldr	r3, [r3, #4]
 800e662:	fbb2 f3f3 	udiv	r3, r2, r3
 800e666:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e668:	6a3b      	ldr	r3, [r7, #32]
 800e66a:	2b0f      	cmp	r3, #15
 800e66c:	d916      	bls.n	800e69c <UART_SetConfig+0x508>
 800e66e:	6a3b      	ldr	r3, [r7, #32]
 800e670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e674:	d212      	bcs.n	800e69c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e676:	6a3b      	ldr	r3, [r7, #32]
 800e678:	b29b      	uxth	r3, r3
 800e67a:	f023 030f 	bic.w	r3, r3, #15
 800e67e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e680:	6a3b      	ldr	r3, [r7, #32]
 800e682:	085b      	lsrs	r3, r3, #1
 800e684:	b29b      	uxth	r3, r3
 800e686:	f003 0307 	and.w	r3, r3, #7
 800e68a:	b29a      	uxth	r2, r3
 800e68c:	8bfb      	ldrh	r3, [r7, #30]
 800e68e:	4313      	orrs	r3, r2
 800e690:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	8bfa      	ldrh	r2, [r7, #30]
 800e698:	60da      	str	r2, [r3, #12]
 800e69a:	e062      	b.n	800e762 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800e69c:	2301      	movs	r3, #1
 800e69e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e6a2:	e05e      	b.n	800e762 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e6a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e6a8:	2b08      	cmp	r3, #8
 800e6aa:	d828      	bhi.n	800e6fe <UART_SetConfig+0x56a>
 800e6ac:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b4 <UART_SetConfig+0x520>)
 800e6ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b2:	bf00      	nop
 800e6b4:	0800e6d9 	.word	0x0800e6d9
 800e6b8:	0800e6e1 	.word	0x0800e6e1
 800e6bc:	0800e6e9 	.word	0x0800e6e9
 800e6c0:	0800e6ff 	.word	0x0800e6ff
 800e6c4:	0800e6ef 	.word	0x0800e6ef
 800e6c8:	0800e6ff 	.word	0x0800e6ff
 800e6cc:	0800e6ff 	.word	0x0800e6ff
 800e6d0:	0800e6ff 	.word	0x0800e6ff
 800e6d4:	0800e6f7 	.word	0x0800e6f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e6d8:	f7fc fbf2 	bl	800aec0 <HAL_RCC_GetPCLK1Freq>
 800e6dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e6de:	e014      	b.n	800e70a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e6e0:	f7fc fc04 	bl	800aeec <HAL_RCC_GetPCLK2Freq>
 800e6e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e6e6:	e010      	b.n	800e70a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e6e8:	4b1a      	ldr	r3, [pc, #104]	@ (800e754 <UART_SetConfig+0x5c0>)
 800e6ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e6ec:	e00d      	b.n	800e70a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e6ee:	f7fc fb79 	bl	800ade4 <HAL_RCC_GetSysClockFreq>
 800e6f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e6f4:	e009      	b.n	800e70a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e6f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e6fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e6fc:	e005      	b.n	800e70a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800e6fe:	2300      	movs	r3, #0
 800e700:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e702:	2301      	movs	r3, #1
 800e704:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e708:	bf00      	nop
    }

    if (pclk != 0U)
 800e70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d028      	beq.n	800e762 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e710:	697b      	ldr	r3, [r7, #20]
 800e712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e714:	4a10      	ldr	r2, [pc, #64]	@ (800e758 <UART_SetConfig+0x5c4>)
 800e716:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e71a:	461a      	mov	r2, r3
 800e71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e71e:	fbb3 f2f2 	udiv	r2, r3, r2
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	685b      	ldr	r3, [r3, #4]
 800e726:	085b      	lsrs	r3, r3, #1
 800e728:	441a      	add	r2, r3
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	685b      	ldr	r3, [r3, #4]
 800e72e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e732:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e734:	6a3b      	ldr	r3, [r7, #32]
 800e736:	2b0f      	cmp	r3, #15
 800e738:	d910      	bls.n	800e75c <UART_SetConfig+0x5c8>
 800e73a:	6a3b      	ldr	r3, [r7, #32]
 800e73c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e740:	d20c      	bcs.n	800e75c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e742:	6a3b      	ldr	r3, [r7, #32]
 800e744:	b29a      	uxth	r2, r3
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	60da      	str	r2, [r3, #12]
 800e74c:	e009      	b.n	800e762 <UART_SetConfig+0x5ce>
 800e74e:	bf00      	nop
 800e750:	40008000 	.word	0x40008000
 800e754:	00f42400 	.word	0x00f42400
 800e758:	080114e8 	.word	0x080114e8
      }
      else
      {
        ret = HAL_ERROR;
 800e75c:	2301      	movs	r3, #1
 800e75e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	2201      	movs	r2, #1
 800e766:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	2201      	movs	r2, #1
 800e76e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	2200      	movs	r2, #0
 800e776:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e778:	697b      	ldr	r3, [r7, #20]
 800e77a:	2200      	movs	r2, #0
 800e77c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e77e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800e782:	4618      	mov	r0, r3
 800e784:	3730      	adds	r7, #48	@ 0x30
 800e786:	46bd      	mov	sp, r7
 800e788:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e78c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e798:	f003 0308 	and.w	r3, r3, #8
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d00a      	beq.n	800e7b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	685b      	ldr	r3, [r3, #4]
 800e7a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	430a      	orrs	r2, r1
 800e7b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ba:	f003 0301 	and.w	r3, r3, #1
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d00a      	beq.n	800e7d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	685b      	ldr	r3, [r3, #4]
 800e7c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	430a      	orrs	r2, r1
 800e7d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7dc:	f003 0302 	and.w	r3, r3, #2
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d00a      	beq.n	800e7fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	685b      	ldr	r3, [r3, #4]
 800e7ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	430a      	orrs	r2, r1
 800e7f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7fe:	f003 0304 	and.w	r3, r3, #4
 800e802:	2b00      	cmp	r3, #0
 800e804:	d00a      	beq.n	800e81c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	685b      	ldr	r3, [r3, #4]
 800e80c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	430a      	orrs	r2, r1
 800e81a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e820:	f003 0310 	and.w	r3, r3, #16
 800e824:	2b00      	cmp	r3, #0
 800e826:	d00a      	beq.n	800e83e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	689b      	ldr	r3, [r3, #8]
 800e82e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	430a      	orrs	r2, r1
 800e83c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e842:	f003 0320 	and.w	r3, r3, #32
 800e846:	2b00      	cmp	r3, #0
 800e848:	d00a      	beq.n	800e860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	689b      	ldr	r3, [r3, #8]
 800e850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	430a      	orrs	r2, r1
 800e85e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d01a      	beq.n	800e8a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	430a      	orrs	r2, r1
 800e880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e88a:	d10a      	bne.n	800e8a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	685b      	ldr	r3, [r3, #4]
 800e892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	430a      	orrs	r2, r1
 800e8a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d00a      	beq.n	800e8c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	430a      	orrs	r2, r1
 800e8c2:	605a      	str	r2, [r3, #4]
  }
}
 800e8c4:	bf00      	nop
 800e8c6:	370c      	adds	r7, #12
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ce:	4770      	bx	lr

0800e8d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b098      	sub	sp, #96	@ 0x60
 800e8d4:	af02      	add	r7, sp, #8
 800e8d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e8e0:	f7f9 faee 	bl	8007ec0 <HAL_GetTick>
 800e8e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f003 0308 	and.w	r3, r3, #8
 800e8f0:	2b08      	cmp	r3, #8
 800e8f2:	d12f      	bne.n	800e954 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e8f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e8f8:	9300      	str	r3, [sp, #0]
 800e8fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f000 f88e 	bl	800ea24 <UART_WaitOnFlagUntilTimeout>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d022      	beq.n	800e954 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e916:	e853 3f00 	ldrex	r3, [r3]
 800e91a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e91c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e91e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e922:	653b      	str	r3, [r7, #80]	@ 0x50
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	461a      	mov	r2, r3
 800e92a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e92c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e92e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e934:	e841 2300 	strex	r3, r2, [r1]
 800e938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d1e6      	bne.n	800e90e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2220      	movs	r2, #32
 800e944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	2200      	movs	r2, #0
 800e94c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e950:	2303      	movs	r3, #3
 800e952:	e063      	b.n	800ea1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f003 0304 	and.w	r3, r3, #4
 800e95e:	2b04      	cmp	r3, #4
 800e960:	d149      	bne.n	800e9f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e962:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e966:	9300      	str	r3, [sp, #0]
 800e968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e96a:	2200      	movs	r2, #0
 800e96c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f000 f857 	bl	800ea24 <UART_WaitOnFlagUntilTimeout>
 800e976:	4603      	mov	r3, r0
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d03c      	beq.n	800e9f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e984:	e853 3f00 	ldrex	r3, [r3]
 800e988:	623b      	str	r3, [r7, #32]
   return(result);
 800e98a:	6a3b      	ldr	r3, [r7, #32]
 800e98c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	461a      	mov	r2, r3
 800e998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e99a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e99c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e99e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e9a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9a2:	e841 2300 	strex	r3, r2, [r1]
 800e9a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e9a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d1e6      	bne.n	800e97c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	3308      	adds	r3, #8
 800e9b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9b6:	693b      	ldr	r3, [r7, #16]
 800e9b8:	e853 3f00 	ldrex	r3, [r3]
 800e9bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f023 0301 	bic.w	r3, r3, #1
 800e9c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	3308      	adds	r3, #8
 800e9cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e9ce:	61fa      	str	r2, [r7, #28]
 800e9d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9d2:	69b9      	ldr	r1, [r7, #24]
 800e9d4:	69fa      	ldr	r2, [r7, #28]
 800e9d6:	e841 2300 	strex	r3, r2, [r1]
 800e9da:	617b      	str	r3, [r7, #20]
   return(result);
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d1e5      	bne.n	800e9ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	2220      	movs	r2, #32
 800e9e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e9f2:	2303      	movs	r3, #3
 800e9f4:	e012      	b.n	800ea1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2220      	movs	r2, #32
 800e9fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	2220      	movs	r2, #32
 800ea02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	2200      	movs	r2, #0
 800ea10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	2200      	movs	r2, #0
 800ea16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ea1a:	2300      	movs	r3, #0
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	3758      	adds	r7, #88	@ 0x58
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}

0800ea24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b084      	sub	sp, #16
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	60f8      	str	r0, [r7, #12]
 800ea2c:	60b9      	str	r1, [r7, #8]
 800ea2e:	603b      	str	r3, [r7, #0]
 800ea30:	4613      	mov	r3, r2
 800ea32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ea34:	e04f      	b.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ea36:	69bb      	ldr	r3, [r7, #24]
 800ea38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea3c:	d04b      	beq.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ea3e:	f7f9 fa3f 	bl	8007ec0 <HAL_GetTick>
 800ea42:	4602      	mov	r2, r0
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	1ad3      	subs	r3, r2, r3
 800ea48:	69ba      	ldr	r2, [r7, #24]
 800ea4a:	429a      	cmp	r2, r3
 800ea4c:	d302      	bcc.n	800ea54 <UART_WaitOnFlagUntilTimeout+0x30>
 800ea4e:	69bb      	ldr	r3, [r7, #24]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d101      	bne.n	800ea58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ea54:	2303      	movs	r3, #3
 800ea56:	e04e      	b.n	800eaf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f003 0304 	and.w	r3, r3, #4
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d037      	beq.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	2b80      	cmp	r3, #128	@ 0x80
 800ea6a:	d034      	beq.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ea6c:	68bb      	ldr	r3, [r7, #8]
 800ea6e:	2b40      	cmp	r3, #64	@ 0x40
 800ea70:	d031      	beq.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	69db      	ldr	r3, [r3, #28]
 800ea78:	f003 0308 	and.w	r3, r3, #8
 800ea7c:	2b08      	cmp	r3, #8
 800ea7e:	d110      	bne.n	800eaa2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	2208      	movs	r2, #8
 800ea86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ea88:	68f8      	ldr	r0, [r7, #12]
 800ea8a:	f000 f920 	bl	800ecce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	2208      	movs	r2, #8
 800ea92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	e029      	b.n	800eaf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	69db      	ldr	r3, [r3, #28]
 800eaa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eaac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800eab0:	d111      	bne.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800eaba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800eabc:	68f8      	ldr	r0, [r7, #12]
 800eabe:	f000 f906 	bl	800ecce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	2220      	movs	r2, #32
 800eac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	2200      	movs	r2, #0
 800eace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ead2:	2303      	movs	r3, #3
 800ead4:	e00f      	b.n	800eaf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	69da      	ldr	r2, [r3, #28]
 800eadc:	68bb      	ldr	r3, [r7, #8]
 800eade:	4013      	ands	r3, r2
 800eae0:	68ba      	ldr	r2, [r7, #8]
 800eae2:	429a      	cmp	r2, r3
 800eae4:	bf0c      	ite	eq
 800eae6:	2301      	moveq	r3, #1
 800eae8:	2300      	movne	r3, #0
 800eaea:	b2db      	uxtb	r3, r3
 800eaec:	461a      	mov	r2, r3
 800eaee:	79fb      	ldrb	r3, [r7, #7]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d0a0      	beq.n	800ea36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800eaf4:	2300      	movs	r3, #0
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3710      	adds	r7, #16
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
	...

0800eb00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b096      	sub	sp, #88	@ 0x58
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	60f8      	str	r0, [r7, #12]
 800eb08:	60b9      	str	r1, [r7, #8]
 800eb0a:	4613      	mov	r3, r2
 800eb0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	68ba      	ldr	r2, [r7, #8]
 800eb12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	88fa      	ldrh	r2, [r7, #6]
 800eb18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2222      	movs	r2, #34	@ 0x22
 800eb28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d02d      	beq.n	800eb92 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb3c:	4a40      	ldr	r2, [pc, #256]	@ (800ec40 <UART_Start_Receive_DMA+0x140>)
 800eb3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb46:	4a3f      	ldr	r2, [pc, #252]	@ (800ec44 <UART_Start_Receive_DMA+0x144>)
 800eb48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb50:	4a3d      	ldr	r2, [pc, #244]	@ (800ec48 <UART_Start_Receive_DMA+0x148>)
 800eb52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	3324      	adds	r3, #36	@ 0x24
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb70:	461a      	mov	r2, r3
 800eb72:	88fb      	ldrh	r3, [r7, #6]
 800eb74:	f7fa ffe0 	bl	8009b38 <HAL_DMA_Start_IT>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d009      	beq.n	800eb92 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	2210      	movs	r2, #16
 800eb82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2220      	movs	r2, #32
 800eb8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800eb8e:	2301      	movs	r3, #1
 800eb90:	e051      	b.n	800ec36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	691b      	ldr	r3, [r3, #16]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d018      	beq.n	800ebcc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eba2:	e853 3f00 	ldrex	r3, [r3]
 800eba6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ebae:	657b      	str	r3, [r7, #84]	@ 0x54
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	461a      	mov	r2, r3
 800ebb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ebb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ebba:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebbc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ebbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ebc0:	e841 2300 	strex	r3, r2, [r1]
 800ebc4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ebc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d1e6      	bne.n	800eb9a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	3308      	adds	r3, #8
 800ebd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebd6:	e853 3f00 	ldrex	r3, [r3]
 800ebda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ebdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebde:	f043 0301 	orr.w	r3, r3, #1
 800ebe2:	653b      	str	r3, [r7, #80]	@ 0x50
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	3308      	adds	r3, #8
 800ebea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ebec:	637a      	str	r2, [r7, #52]	@ 0x34
 800ebee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebf0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ebf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ebf4:	e841 2300 	strex	r3, r2, [r1]
 800ebf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ebfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d1e5      	bne.n	800ebcc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	3308      	adds	r3, #8
 800ec06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	e853 3f00 	ldrex	r3, [r3]
 800ec0e:	613b      	str	r3, [r7, #16]
   return(result);
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	3308      	adds	r3, #8
 800ec1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ec20:	623a      	str	r2, [r7, #32]
 800ec22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec24:	69f9      	ldr	r1, [r7, #28]
 800ec26:	6a3a      	ldr	r2, [r7, #32]
 800ec28:	e841 2300 	strex	r3, r2, [r1]
 800ec2c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ec2e:	69bb      	ldr	r3, [r7, #24]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d1e5      	bne.n	800ec00 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800ec34:	2300      	movs	r3, #0
}
 800ec36:	4618      	mov	r0, r3
 800ec38:	3758      	adds	r7, #88	@ 0x58
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
 800ec3e:	bf00      	nop
 800ec40:	0800ed9b 	.word	0x0800ed9b
 800ec44:	0800eecf 	.word	0x0800eecf
 800ec48:	0800ef15 	.word	0x0800ef15

0800ec4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b08f      	sub	sp, #60	@ 0x3c
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec5a:	6a3b      	ldr	r3, [r7, #32]
 800ec5c:	e853 3f00 	ldrex	r3, [r3]
 800ec60:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec62:	69fb      	ldr	r3, [r7, #28]
 800ec64:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ec68:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	461a      	mov	r2, r3
 800ec70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ec74:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ec78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec7a:	e841 2300 	strex	r3, r2, [r1]
 800ec7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ec80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1e6      	bne.n	800ec54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	3308      	adds	r3, #8
 800ec8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	e853 3f00 	ldrex	r3, [r3]
 800ec94:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec96:	68bb      	ldr	r3, [r7, #8]
 800ec98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ec9c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	3308      	adds	r3, #8
 800eca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eca6:	61ba      	str	r2, [r7, #24]
 800eca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecaa:	6979      	ldr	r1, [r7, #20]
 800ecac:	69ba      	ldr	r2, [r7, #24]
 800ecae:	e841 2300 	strex	r3, r2, [r1]
 800ecb2:	613b      	str	r3, [r7, #16]
   return(result);
 800ecb4:	693b      	ldr	r3, [r7, #16]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d1e5      	bne.n	800ec86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2220      	movs	r2, #32
 800ecbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ecc2:	bf00      	nop
 800ecc4:	373c      	adds	r7, #60	@ 0x3c
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eccc:	4770      	bx	lr

0800ecce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ecce:	b480      	push	{r7}
 800ecd0:	b095      	sub	sp, #84	@ 0x54
 800ecd2:	af00      	add	r7, sp, #0
 800ecd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecde:	e853 3f00 	ldrex	r3, [r3]
 800ece2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ece4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ece6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ecea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecf4:	643b      	str	r3, [r7, #64]	@ 0x40
 800ecf6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ecfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ecfc:	e841 2300 	strex	r3, r2, [r1]
 800ed00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ed02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d1e6      	bne.n	800ecd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	3308      	adds	r3, #8
 800ed0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed10:	6a3b      	ldr	r3, [r7, #32]
 800ed12:	e853 3f00 	ldrex	r3, [r3]
 800ed16:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed18:	69fb      	ldr	r3, [r7, #28]
 800ed1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ed1e:	f023 0301 	bic.w	r3, r3, #1
 800ed22:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	3308      	adds	r3, #8
 800ed2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ed2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ed2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed34:	e841 2300 	strex	r3, r2, [r1]
 800ed38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ed3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d1e3      	bne.n	800ed08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed44:	2b01      	cmp	r3, #1
 800ed46:	d118      	bne.n	800ed7a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	e853 3f00 	ldrex	r3, [r3]
 800ed54:	60bb      	str	r3, [r7, #8]
   return(result);
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	f023 0310 	bic.w	r3, r3, #16
 800ed5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	461a      	mov	r2, r3
 800ed64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ed66:	61bb      	str	r3, [r7, #24]
 800ed68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed6a:	6979      	ldr	r1, [r7, #20]
 800ed6c:	69ba      	ldr	r2, [r7, #24]
 800ed6e:	e841 2300 	strex	r3, r2, [r1]
 800ed72:	613b      	str	r3, [r7, #16]
   return(result);
 800ed74:	693b      	ldr	r3, [r7, #16]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d1e6      	bne.n	800ed48 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	2220      	movs	r2, #32
 800ed7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2200      	movs	r2, #0
 800ed86:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ed8e:	bf00      	nop
 800ed90:	3754      	adds	r7, #84	@ 0x54
 800ed92:	46bd      	mov	sp, r7
 800ed94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed98:	4770      	bx	lr

0800ed9a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ed9a:	b580      	push	{r7, lr}
 800ed9c:	b09c      	sub	sp, #112	@ 0x70
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eda6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	f003 0320 	and.w	r3, r3, #32
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d171      	bne.n	800ee9a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800edb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edb8:	2200      	movs	r2, #0
 800edba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800edbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edc6:	e853 3f00 	ldrex	r3, [r3]
 800edca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800edcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800edd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800edd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	461a      	mov	r2, r3
 800edda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eddc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800edde:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ede0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ede2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ede4:	e841 2300 	strex	r3, r2, [r1]
 800ede8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800edea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edec:	2b00      	cmp	r3, #0
 800edee:	d1e6      	bne.n	800edbe <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800edf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	3308      	adds	r3, #8
 800edf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800edfa:	e853 3f00 	ldrex	r3, [r3]
 800edfe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ee00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee02:	f023 0301 	bic.w	r3, r3, #1
 800ee06:	667b      	str	r3, [r7, #100]	@ 0x64
 800ee08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	3308      	adds	r3, #8
 800ee0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ee10:	647a      	str	r2, [r7, #68]	@ 0x44
 800ee12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ee16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ee18:	e841 2300 	strex	r3, r2, [r1]
 800ee1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ee1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d1e5      	bne.n	800edf0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ee24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	3308      	adds	r3, #8
 800ee2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee2e:	e853 3f00 	ldrex	r3, [r3]
 800ee32:	623b      	str	r3, [r7, #32]
   return(result);
 800ee34:	6a3b      	ldr	r3, [r7, #32]
 800ee36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee3a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ee3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	3308      	adds	r3, #8
 800ee42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ee44:	633a      	str	r2, [r7, #48]	@ 0x30
 800ee46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee4c:	e841 2300 	strex	r3, r2, [r1]
 800ee50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d1e5      	bne.n	800ee24 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ee58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee5a:	2220      	movs	r2, #32
 800ee5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ee60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d118      	bne.n	800ee9a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	e853 3f00 	ldrex	r3, [r3]
 800ee74:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	f023 0310 	bic.w	r3, r3, #16
 800ee7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ee7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	461a      	mov	r2, r3
 800ee84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee86:	61fb      	str	r3, [r7, #28]
 800ee88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee8a:	69b9      	ldr	r1, [r7, #24]
 800ee8c:	69fa      	ldr	r2, [r7, #28]
 800ee8e:	e841 2300 	strex	r3, r2, [r1]
 800ee92:	617b      	str	r3, [r7, #20]
   return(result);
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d1e6      	bne.n	800ee68 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ee9c:	2200      	movs	r2, #0
 800ee9e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eea0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eea4:	2b01      	cmp	r3, #1
 800eea6:	d109      	bne.n	800eebc <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800eea8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eeaa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800eeae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eeb0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800eeb4:	4611      	mov	r1, r2
 800eeb6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eeb8:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800eeba:	e004      	b.n	800eec6 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800eebc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eebe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eec2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eec4:	4798      	blx	r3
}
 800eec6:	bf00      	nop
 800eec8:	3770      	adds	r7, #112	@ 0x70
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}

0800eece <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800eece:	b580      	push	{r7, lr}
 800eed0:	b084      	sub	sp, #16
 800eed2:	af00      	add	r7, sp, #0
 800eed4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeda:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	2201      	movs	r2, #1
 800eee0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d10b      	bne.n	800ef02 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800eef0:	68fa      	ldr	r2, [r7, #12]
 800eef2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800eef6:	0852      	lsrs	r2, r2, #1
 800eef8:	b292      	uxth	r2, r2
 800eefa:	4611      	mov	r1, r2
 800eefc:	68f8      	ldr	r0, [r7, #12]
 800eefe:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ef00:	e004      	b.n	800ef0c <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ef08:	68f8      	ldr	r0, [r7, #12]
 800ef0a:	4798      	blx	r3
}
 800ef0c:	bf00      	nop
 800ef0e:	3710      	adds	r7, #16
 800ef10:	46bd      	mov	sp, r7
 800ef12:	bd80      	pop	{r7, pc}

0800ef14 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b086      	sub	sp, #24
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef20:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ef2a:	697b      	ldr	r3, [r7, #20]
 800ef2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ef30:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ef32:	697b      	ldr	r3, [r7, #20]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	689b      	ldr	r3, [r3, #8]
 800ef38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef3c:	2b80      	cmp	r3, #128	@ 0x80
 800ef3e:	d109      	bne.n	800ef54 <UART_DMAError+0x40>
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	2b21      	cmp	r3, #33	@ 0x21
 800ef44:	d106      	bne.n	800ef54 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ef4e:	6978      	ldr	r0, [r7, #20]
 800ef50:	f7ff fe7c 	bl	800ec4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	689b      	ldr	r3, [r3, #8]
 800ef5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef5e:	2b40      	cmp	r3, #64	@ 0x40
 800ef60:	d109      	bne.n	800ef76 <UART_DMAError+0x62>
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	2b22      	cmp	r3, #34	@ 0x22
 800ef66:	d106      	bne.n	800ef76 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ef68:	697b      	ldr	r3, [r7, #20]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ef70:	6978      	ldr	r0, [r7, #20]
 800ef72:	f7ff feac 	bl	800ecce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ef76:	697b      	ldr	r3, [r7, #20]
 800ef78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ef7c:	f043 0210 	orr.w	r2, r3, #16
 800ef80:	697b      	ldr	r3, [r7, #20]
 800ef82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ef8c:	6978      	ldr	r0, [r7, #20]
 800ef8e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef90:	bf00      	nop
 800ef92:	3718      	adds	r7, #24
 800ef94:	46bd      	mov	sp, r7
 800ef96:	bd80      	pop	{r7, pc}

0800ef98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efa4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2200      	movs	r2, #0
 800efaa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800efb8:	bf00      	nop
 800efba:	3710      	adds	r7, #16
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}

0800efc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b088      	sub	sp, #32
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	e853 3f00 	ldrex	r3, [r3]
 800efd4:	60bb      	str	r3, [r7, #8]
   return(result);
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800efdc:	61fb      	str	r3, [r7, #28]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	461a      	mov	r2, r3
 800efe4:	69fb      	ldr	r3, [r7, #28]
 800efe6:	61bb      	str	r3, [r7, #24]
 800efe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efea:	6979      	ldr	r1, [r7, #20]
 800efec:	69ba      	ldr	r2, [r7, #24]
 800efee:	e841 2300 	strex	r3, r2, [r1]
 800eff2:	613b      	str	r3, [r7, #16]
   return(result);
 800eff4:	693b      	ldr	r3, [r7, #16]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d1e6      	bne.n	800efc8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2220      	movs	r2, #32
 800effe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2200      	movs	r2, #0
 800f006:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f012:	bf00      	nop
 800f014:	3720      	adds	r7, #32
 800f016:	46bd      	mov	sp, r7
 800f018:	bd80      	pop	{r7, pc}

0800f01a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f01a:	b480      	push	{r7}
 800f01c:	b083      	sub	sp, #12
 800f01e:	af00      	add	r7, sp, #0
 800f020:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f022:	bf00      	nop
 800f024:	370c      	adds	r7, #12
 800f026:	46bd      	mov	sp, r7
 800f028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02c:	4770      	bx	lr

0800f02e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f02e:	b480      	push	{r7}
 800f030:	b083      	sub	sp, #12
 800f032:	af00      	add	r7, sp, #0
 800f034:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f036:	bf00      	nop
 800f038:	370c      	adds	r7, #12
 800f03a:	46bd      	mov	sp, r7
 800f03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f040:	4770      	bx	lr

0800f042 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f042:	b480      	push	{r7}
 800f044:	b083      	sub	sp, #12
 800f046:	af00      	add	r7, sp, #0
 800f048:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f04a:	bf00      	nop
 800f04c:	370c      	adds	r7, #12
 800f04e:	46bd      	mov	sp, r7
 800f050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f054:	4770      	bx	lr

0800f056 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f056:	b480      	push	{r7}
 800f058:	b085      	sub	sp, #20
 800f05a:	af00      	add	r7, sp, #0
 800f05c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f064:	2b01      	cmp	r3, #1
 800f066:	d101      	bne.n	800f06c <HAL_UARTEx_DisableFifoMode+0x16>
 800f068:	2302      	movs	r3, #2
 800f06a:	e027      	b.n	800f0bc <HAL_UARTEx_DisableFifoMode+0x66>
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	2201      	movs	r2, #1
 800f070:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	2224      	movs	r2, #36	@ 0x24
 800f078:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	681a      	ldr	r2, [r3, #0]
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f022 0201 	bic.w	r2, r2, #1
 800f092:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f09a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	2200      	movs	r2, #0
 800f0a0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	68fa      	ldr	r2, [r7, #12]
 800f0a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2220      	movs	r2, #32
 800f0ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f0ba:	2300      	movs	r3, #0
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	3714      	adds	r7, #20
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr

0800f0c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b084      	sub	sp, #16
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	6078      	str	r0, [r7, #4]
 800f0d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f0d8:	2b01      	cmp	r3, #1
 800f0da:	d101      	bne.n	800f0e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f0dc:	2302      	movs	r3, #2
 800f0de:	e02d      	b.n	800f13c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2201      	movs	r2, #1
 800f0e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2224      	movs	r2, #36	@ 0x24
 800f0ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	681a      	ldr	r2, [r3, #0]
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	f022 0201 	bic.w	r2, r2, #1
 800f106:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	689b      	ldr	r3, [r3, #8]
 800f10e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	683a      	ldr	r2, [r7, #0]
 800f118:	430a      	orrs	r2, r1
 800f11a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f000 f84f 	bl	800f1c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	68fa      	ldr	r2, [r7, #12]
 800f128:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2220      	movs	r2, #32
 800f12e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2200      	movs	r2, #0
 800f136:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f13a:	2300      	movs	r3, #0
}
 800f13c:	4618      	mov	r0, r3
 800f13e:	3710      	adds	r7, #16
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}

0800f144 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b084      	sub	sp, #16
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
 800f14c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f154:	2b01      	cmp	r3, #1
 800f156:	d101      	bne.n	800f15c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f158:	2302      	movs	r3, #2
 800f15a:	e02d      	b.n	800f1b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2201      	movs	r2, #1
 800f160:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2224      	movs	r2, #36	@ 0x24
 800f168:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	681a      	ldr	r2, [r3, #0]
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	f022 0201 	bic.w	r2, r2, #1
 800f182:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	689b      	ldr	r3, [r3, #8]
 800f18a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	683a      	ldr	r2, [r7, #0]
 800f194:	430a      	orrs	r2, r1
 800f196:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f000 f811 	bl	800f1c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	68fa      	ldr	r2, [r7, #12]
 800f1a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	2220      	movs	r2, #32
 800f1aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f1b6:	2300      	movs	r3, #0
}
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	3710      	adds	r7, #16
 800f1bc:	46bd      	mov	sp, r7
 800f1be:	bd80      	pop	{r7, pc}

0800f1c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f1c0:	b480      	push	{r7}
 800f1c2:	b085      	sub	sp, #20
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d108      	bne.n	800f1e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2201      	movs	r2, #1
 800f1d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2201      	movs	r2, #1
 800f1dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f1e0:	e031      	b.n	800f246 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f1e2:	2308      	movs	r3, #8
 800f1e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f1e6:	2308      	movs	r3, #8
 800f1e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	689b      	ldr	r3, [r3, #8]
 800f1f0:	0e5b      	lsrs	r3, r3, #25
 800f1f2:	b2db      	uxtb	r3, r3
 800f1f4:	f003 0307 	and.w	r3, r3, #7
 800f1f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	689b      	ldr	r3, [r3, #8]
 800f200:	0f5b      	lsrs	r3, r3, #29
 800f202:	b2db      	uxtb	r3, r3
 800f204:	f003 0307 	and.w	r3, r3, #7
 800f208:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f20a:	7bbb      	ldrb	r3, [r7, #14]
 800f20c:	7b3a      	ldrb	r2, [r7, #12]
 800f20e:	4911      	ldr	r1, [pc, #68]	@ (800f254 <UARTEx_SetNbDataToProcess+0x94>)
 800f210:	5c8a      	ldrb	r2, [r1, r2]
 800f212:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f216:	7b3a      	ldrb	r2, [r7, #12]
 800f218:	490f      	ldr	r1, [pc, #60]	@ (800f258 <UARTEx_SetNbDataToProcess+0x98>)
 800f21a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f21c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f220:	b29a      	uxth	r2, r3
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f228:	7bfb      	ldrb	r3, [r7, #15]
 800f22a:	7b7a      	ldrb	r2, [r7, #13]
 800f22c:	4909      	ldr	r1, [pc, #36]	@ (800f254 <UARTEx_SetNbDataToProcess+0x94>)
 800f22e:	5c8a      	ldrb	r2, [r1, r2]
 800f230:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f234:	7b7a      	ldrb	r2, [r7, #13]
 800f236:	4908      	ldr	r1, [pc, #32]	@ (800f258 <UARTEx_SetNbDataToProcess+0x98>)
 800f238:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f23a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f23e:	b29a      	uxth	r2, r3
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f246:	bf00      	nop
 800f248:	3714      	adds	r7, #20
 800f24a:	46bd      	mov	sp, r7
 800f24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f250:	4770      	bx	lr
 800f252:	bf00      	nop
 800f254:	08011500 	.word	0x08011500
 800f258:	08011508 	.word	0x08011508

0800f25c <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f25c:	b480      	push	{r7}
 800f25e:	b08b      	sub	sp, #44	@ 0x2c
 800f260:	af00      	add	r7, sp, #0
 800f262:	60f8      	str	r0, [r7, #12]
 800f264:	60b9      	str	r1, [r7, #8]
 800f266:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	685b      	ldr	r3, [r3, #4]
 800f26c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	685b      	ldr	r3, [r3, #4]
 800f272:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	881b      	ldrh	r3, [r3, #0]
 800f27e:	461a      	mov	r2, r3
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	885b      	ldrh	r3, [r3, #2]
 800f284:	fb02 f303 	mul.w	r3, r2, r3
 800f288:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f28e:	e013      	b.n	800f2b8 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800f290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f292:	1d1a      	adds	r2, r3, #4
 800f294:	627a      	str	r2, [r7, #36]	@ 0x24
 800f296:	ed93 7a00 	vldr	s14, [r3]
 800f29a:	6a3b      	ldr	r3, [r7, #32]
 800f29c:	1d1a      	adds	r2, r3, #4
 800f29e:	623a      	str	r2, [r7, #32]
 800f2a0:	edd3 7a00 	vldr	s15, [r3]
 800f2a4:	69fb      	ldr	r3, [r7, #28]
 800f2a6:	1d1a      	adds	r2, r3, #4
 800f2a8:	61fa      	str	r2, [r7, #28]
 800f2aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f2ae:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f2b2:	69bb      	ldr	r3, [r7, #24]
 800f2b4:	3b01      	subs	r3, #1
 800f2b6:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800f2b8:	69bb      	ldr	r3, [r7, #24]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d1e8      	bne.n	800f290 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f2be:	2300      	movs	r3, #0
 800f2c0:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800f2c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	372c      	adds	r7, #44	@ 0x2c
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr

0800f2d2 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800f2d2:	b480      	push	{r7}
 800f2d4:	b085      	sub	sp, #20
 800f2d6:	af00      	add	r7, sp, #0
 800f2d8:	60f8      	str	r0, [r7, #12]
 800f2da:	607b      	str	r3, [r7, #4]
 800f2dc:	460b      	mov	r3, r1
 800f2de:	817b      	strh	r3, [r7, #10]
 800f2e0:	4613      	mov	r3, r2
 800f2e2:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	897a      	ldrh	r2, [r7, #10]
 800f2e8:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	893a      	ldrh	r2, [r7, #8]
 800f2ee:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	687a      	ldr	r2, [r7, #4]
 800f2f4:	605a      	str	r2, [r3, #4]
}
 800f2f6:	bf00      	nop
 800f2f8:	3714      	adds	r7, #20
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f300:	4770      	bx	lr

0800f302 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f302:	b480      	push	{r7}
 800f304:	b093      	sub	sp, #76	@ 0x4c
 800f306:	af00      	add	r7, sp, #0
 800f308:	60f8      	str	r0, [r7, #12]
 800f30a:	60b9      	str	r1, [r7, #8]
 800f30c:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	685b      	ldr	r3, [r3, #4]
 800f318:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	685b      	ldr	r3, [r3, #4]
 800f31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	685b      	ldr	r3, [r3, #4]
 800f324:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	881b      	ldrh	r3, [r3, #0]
 800f330:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800f332:	68bb      	ldr	r3, [r7, #8]
 800f334:	885b      	ldrh	r3, [r3, #2]
 800f336:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	885b      	ldrh	r3, [r3, #2]
 800f33c:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800f33e:	2300      	movs	r3, #0
 800f340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f342:	8b7b      	ldrh	r3, [r7, #26]
 800f344:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800f346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f348:	009b      	lsls	r3, r3, #2
 800f34a:	69fa      	ldr	r2, [r7, #28]
 800f34c:	4413      	add	r3, r2
 800f34e:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800f350:	8b3b      	ldrh	r3, [r7, #24]
 800f352:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	685b      	ldr	r3, [r3, #4]
 800f358:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800f35a:	f04f 0300 	mov.w	r3, #0
 800f35e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800f360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f362:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800f364:	8afb      	ldrh	r3, [r7, #22]
 800f366:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800f368:	e017      	b.n	800f39a <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800f36a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f36c:	1d1a      	adds	r2, r3, #4
 800f36e:	647a      	str	r2, [r7, #68]	@ 0x44
 800f370:	ed93 7a00 	vldr	s14, [r3]
 800f374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f376:	edd3 7a00 	vldr	s15, [r3]
 800f37a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f37e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800f382:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f386:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800f38a:	8b3b      	ldrh	r3, [r7, #24]
 800f38c:	009b      	lsls	r3, r3, #2
 800f38e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f390:	4413      	add	r3, r2
 800f392:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800f394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f396:	3b01      	subs	r3, #1
 800f398:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800f39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d1e4      	bne.n	800f36a <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800f3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3a2:	1d1a      	adds	r2, r3, #4
 800f3a4:	63ba      	str	r2, [r7, #56]	@ 0x38
 800f3a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f3a8:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800f3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ac:	3b01      	subs	r3, #1
 800f3ae:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800f3b0:	8b3a      	ldrh	r2, [r7, #24]
 800f3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b4:	1ad3      	subs	r3, r2, r3
 800f3b6:	009b      	lsls	r3, r3, #2
 800f3b8:	6a3a      	ldr	r2, [r7, #32]
 800f3ba:	4413      	add	r3, r2
 800f3bc:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800f3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d1ca      	bne.n	800f35a <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800f3c4:	8b3b      	ldrh	r3, [r7, #24]
 800f3c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f3c8:	4413      	add	r3, r2
 800f3ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800f3cc:	8afb      	ldrh	r3, [r7, #22]
 800f3ce:	009b      	lsls	r3, r3, #2
 800f3d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f3d2:	4413      	add	r3, r2
 800f3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800f3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d8:	3b01      	subs	r3, #1
 800f3da:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800f3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d1b1      	bne.n	800f346 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800f3e6:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	374c      	adds	r7, #76	@ 0x4c
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f4:	4770      	bx	lr

0800f3f6 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800f3f6:	b480      	push	{r7}
 800f3f8:	b08b      	sub	sp, #44	@ 0x2c
 800f3fa:	af00      	add	r7, sp, #0
 800f3fc:	60f8      	str	r0, [r7, #12]
 800f3fe:	ed87 0a02 	vstr	s0, [r7, #8]
 800f402:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	685b      	ldr	r3, [r3, #4]
 800f408:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	685b      	ldr	r3, [r3, #4]
 800f40e:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	881b      	ldrh	r3, [r3, #0]
 800f414:	461a      	mov	r2, r3
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	885b      	ldrh	r3, [r3, #2]
 800f41a:	fb02 f303 	mul.w	r3, r2, r3
 800f41e:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f420:	69bb      	ldr	r3, [r7, #24]
 800f422:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f424:	e010      	b.n	800f448 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800f426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f428:	1d1a      	adds	r2, r3, #4
 800f42a:	627a      	str	r2, [r7, #36]	@ 0x24
 800f42c:	ed93 7a00 	vldr	s14, [r3]
 800f430:	6a3b      	ldr	r3, [r7, #32]
 800f432:	1d1a      	adds	r2, r3, #4
 800f434:	623a      	str	r2, [r7, #32]
 800f436:	edd7 7a02 	vldr	s15, [r7, #8]
 800f43a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f43e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f442:	69fb      	ldr	r3, [r7, #28]
 800f444:	3b01      	subs	r3, #1
 800f446:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800f448:	69fb      	ldr	r3, [r7, #28]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d1eb      	bne.n	800f426 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f44e:	2300      	movs	r3, #0
 800f450:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800f452:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f456:	4618      	mov	r0, r3
 800f458:	372c      	adds	r7, #44	@ 0x2c
 800f45a:	46bd      	mov	sp, r7
 800f45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f460:	4770      	bx	lr
	...

0800f464 <malloc>:
 800f464:	4b02      	ldr	r3, [pc, #8]	@ (800f470 <malloc+0xc>)
 800f466:	4601      	mov	r1, r0
 800f468:	6818      	ldr	r0, [r3, #0]
 800f46a:	f000 b825 	b.w	800f4b8 <_malloc_r>
 800f46e:	bf00      	nop
 800f470:	20000148 	.word	0x20000148

0800f474 <sbrk_aligned>:
 800f474:	b570      	push	{r4, r5, r6, lr}
 800f476:	4e0f      	ldr	r6, [pc, #60]	@ (800f4b4 <sbrk_aligned+0x40>)
 800f478:	460c      	mov	r4, r1
 800f47a:	6831      	ldr	r1, [r6, #0]
 800f47c:	4605      	mov	r5, r0
 800f47e:	b911      	cbnz	r1, 800f486 <sbrk_aligned+0x12>
 800f480:	f000 f8ae 	bl	800f5e0 <_sbrk_r>
 800f484:	6030      	str	r0, [r6, #0]
 800f486:	4621      	mov	r1, r4
 800f488:	4628      	mov	r0, r5
 800f48a:	f000 f8a9 	bl	800f5e0 <_sbrk_r>
 800f48e:	1c43      	adds	r3, r0, #1
 800f490:	d103      	bne.n	800f49a <sbrk_aligned+0x26>
 800f492:	f04f 34ff 	mov.w	r4, #4294967295
 800f496:	4620      	mov	r0, r4
 800f498:	bd70      	pop	{r4, r5, r6, pc}
 800f49a:	1cc4      	adds	r4, r0, #3
 800f49c:	f024 0403 	bic.w	r4, r4, #3
 800f4a0:	42a0      	cmp	r0, r4
 800f4a2:	d0f8      	beq.n	800f496 <sbrk_aligned+0x22>
 800f4a4:	1a21      	subs	r1, r4, r0
 800f4a6:	4628      	mov	r0, r5
 800f4a8:	f000 f89a 	bl	800f5e0 <_sbrk_r>
 800f4ac:	3001      	adds	r0, #1
 800f4ae:	d1f2      	bne.n	800f496 <sbrk_aligned+0x22>
 800f4b0:	e7ef      	b.n	800f492 <sbrk_aligned+0x1e>
 800f4b2:	bf00      	nop
 800f4b4:	20002158 	.word	0x20002158

0800f4b8 <_malloc_r>:
 800f4b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4bc:	1ccd      	adds	r5, r1, #3
 800f4be:	f025 0503 	bic.w	r5, r5, #3
 800f4c2:	3508      	adds	r5, #8
 800f4c4:	2d0c      	cmp	r5, #12
 800f4c6:	bf38      	it	cc
 800f4c8:	250c      	movcc	r5, #12
 800f4ca:	2d00      	cmp	r5, #0
 800f4cc:	4606      	mov	r6, r0
 800f4ce:	db01      	blt.n	800f4d4 <_malloc_r+0x1c>
 800f4d0:	42a9      	cmp	r1, r5
 800f4d2:	d904      	bls.n	800f4de <_malloc_r+0x26>
 800f4d4:	230c      	movs	r3, #12
 800f4d6:	6033      	str	r3, [r6, #0]
 800f4d8:	2000      	movs	r0, #0
 800f4da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f5b4 <_malloc_r+0xfc>
 800f4e2:	f000 f869 	bl	800f5b8 <__malloc_lock>
 800f4e6:	f8d8 3000 	ldr.w	r3, [r8]
 800f4ea:	461c      	mov	r4, r3
 800f4ec:	bb44      	cbnz	r4, 800f540 <_malloc_r+0x88>
 800f4ee:	4629      	mov	r1, r5
 800f4f0:	4630      	mov	r0, r6
 800f4f2:	f7ff ffbf 	bl	800f474 <sbrk_aligned>
 800f4f6:	1c43      	adds	r3, r0, #1
 800f4f8:	4604      	mov	r4, r0
 800f4fa:	d158      	bne.n	800f5ae <_malloc_r+0xf6>
 800f4fc:	f8d8 4000 	ldr.w	r4, [r8]
 800f500:	4627      	mov	r7, r4
 800f502:	2f00      	cmp	r7, #0
 800f504:	d143      	bne.n	800f58e <_malloc_r+0xd6>
 800f506:	2c00      	cmp	r4, #0
 800f508:	d04b      	beq.n	800f5a2 <_malloc_r+0xea>
 800f50a:	6823      	ldr	r3, [r4, #0]
 800f50c:	4639      	mov	r1, r7
 800f50e:	4630      	mov	r0, r6
 800f510:	eb04 0903 	add.w	r9, r4, r3
 800f514:	f000 f864 	bl	800f5e0 <_sbrk_r>
 800f518:	4581      	cmp	r9, r0
 800f51a:	d142      	bne.n	800f5a2 <_malloc_r+0xea>
 800f51c:	6821      	ldr	r1, [r4, #0]
 800f51e:	1a6d      	subs	r5, r5, r1
 800f520:	4629      	mov	r1, r5
 800f522:	4630      	mov	r0, r6
 800f524:	f7ff ffa6 	bl	800f474 <sbrk_aligned>
 800f528:	3001      	adds	r0, #1
 800f52a:	d03a      	beq.n	800f5a2 <_malloc_r+0xea>
 800f52c:	6823      	ldr	r3, [r4, #0]
 800f52e:	442b      	add	r3, r5
 800f530:	6023      	str	r3, [r4, #0]
 800f532:	f8d8 3000 	ldr.w	r3, [r8]
 800f536:	685a      	ldr	r2, [r3, #4]
 800f538:	bb62      	cbnz	r2, 800f594 <_malloc_r+0xdc>
 800f53a:	f8c8 7000 	str.w	r7, [r8]
 800f53e:	e00f      	b.n	800f560 <_malloc_r+0xa8>
 800f540:	6822      	ldr	r2, [r4, #0]
 800f542:	1b52      	subs	r2, r2, r5
 800f544:	d420      	bmi.n	800f588 <_malloc_r+0xd0>
 800f546:	2a0b      	cmp	r2, #11
 800f548:	d917      	bls.n	800f57a <_malloc_r+0xc2>
 800f54a:	1961      	adds	r1, r4, r5
 800f54c:	42a3      	cmp	r3, r4
 800f54e:	6025      	str	r5, [r4, #0]
 800f550:	bf18      	it	ne
 800f552:	6059      	strne	r1, [r3, #4]
 800f554:	6863      	ldr	r3, [r4, #4]
 800f556:	bf08      	it	eq
 800f558:	f8c8 1000 	streq.w	r1, [r8]
 800f55c:	5162      	str	r2, [r4, r5]
 800f55e:	604b      	str	r3, [r1, #4]
 800f560:	4630      	mov	r0, r6
 800f562:	f000 f82f 	bl	800f5c4 <__malloc_unlock>
 800f566:	f104 000b 	add.w	r0, r4, #11
 800f56a:	1d23      	adds	r3, r4, #4
 800f56c:	f020 0007 	bic.w	r0, r0, #7
 800f570:	1ac2      	subs	r2, r0, r3
 800f572:	bf1c      	itt	ne
 800f574:	1a1b      	subne	r3, r3, r0
 800f576:	50a3      	strne	r3, [r4, r2]
 800f578:	e7af      	b.n	800f4da <_malloc_r+0x22>
 800f57a:	6862      	ldr	r2, [r4, #4]
 800f57c:	42a3      	cmp	r3, r4
 800f57e:	bf0c      	ite	eq
 800f580:	f8c8 2000 	streq.w	r2, [r8]
 800f584:	605a      	strne	r2, [r3, #4]
 800f586:	e7eb      	b.n	800f560 <_malloc_r+0xa8>
 800f588:	4623      	mov	r3, r4
 800f58a:	6864      	ldr	r4, [r4, #4]
 800f58c:	e7ae      	b.n	800f4ec <_malloc_r+0x34>
 800f58e:	463c      	mov	r4, r7
 800f590:	687f      	ldr	r7, [r7, #4]
 800f592:	e7b6      	b.n	800f502 <_malloc_r+0x4a>
 800f594:	461a      	mov	r2, r3
 800f596:	685b      	ldr	r3, [r3, #4]
 800f598:	42a3      	cmp	r3, r4
 800f59a:	d1fb      	bne.n	800f594 <_malloc_r+0xdc>
 800f59c:	2300      	movs	r3, #0
 800f59e:	6053      	str	r3, [r2, #4]
 800f5a0:	e7de      	b.n	800f560 <_malloc_r+0xa8>
 800f5a2:	230c      	movs	r3, #12
 800f5a4:	6033      	str	r3, [r6, #0]
 800f5a6:	4630      	mov	r0, r6
 800f5a8:	f000 f80c 	bl	800f5c4 <__malloc_unlock>
 800f5ac:	e794      	b.n	800f4d8 <_malloc_r+0x20>
 800f5ae:	6005      	str	r5, [r0, #0]
 800f5b0:	e7d6      	b.n	800f560 <_malloc_r+0xa8>
 800f5b2:	bf00      	nop
 800f5b4:	2000215c 	.word	0x2000215c

0800f5b8 <__malloc_lock>:
 800f5b8:	4801      	ldr	r0, [pc, #4]	@ (800f5c0 <__malloc_lock+0x8>)
 800f5ba:	f000 b84b 	b.w	800f654 <__retarget_lock_acquire_recursive>
 800f5be:	bf00      	nop
 800f5c0:	2000229c 	.word	0x2000229c

0800f5c4 <__malloc_unlock>:
 800f5c4:	4801      	ldr	r0, [pc, #4]	@ (800f5cc <__malloc_unlock+0x8>)
 800f5c6:	f000 b846 	b.w	800f656 <__retarget_lock_release_recursive>
 800f5ca:	bf00      	nop
 800f5cc:	2000229c 	.word	0x2000229c

0800f5d0 <memset>:
 800f5d0:	4402      	add	r2, r0
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	d100      	bne.n	800f5da <memset+0xa>
 800f5d8:	4770      	bx	lr
 800f5da:	f803 1b01 	strb.w	r1, [r3], #1
 800f5de:	e7f9      	b.n	800f5d4 <memset+0x4>

0800f5e0 <_sbrk_r>:
 800f5e0:	b538      	push	{r3, r4, r5, lr}
 800f5e2:	4d06      	ldr	r5, [pc, #24]	@ (800f5fc <_sbrk_r+0x1c>)
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	4604      	mov	r4, r0
 800f5e8:	4608      	mov	r0, r1
 800f5ea:	602b      	str	r3, [r5, #0]
 800f5ec:	f7f7 fd3c 	bl	8007068 <_sbrk>
 800f5f0:	1c43      	adds	r3, r0, #1
 800f5f2:	d102      	bne.n	800f5fa <_sbrk_r+0x1a>
 800f5f4:	682b      	ldr	r3, [r5, #0]
 800f5f6:	b103      	cbz	r3, 800f5fa <_sbrk_r+0x1a>
 800f5f8:	6023      	str	r3, [r4, #0]
 800f5fa:	bd38      	pop	{r3, r4, r5, pc}
 800f5fc:	20002298 	.word	0x20002298

0800f600 <__errno>:
 800f600:	4b01      	ldr	r3, [pc, #4]	@ (800f608 <__errno+0x8>)
 800f602:	6818      	ldr	r0, [r3, #0]
 800f604:	4770      	bx	lr
 800f606:	bf00      	nop
 800f608:	20000148 	.word	0x20000148

0800f60c <__libc_init_array>:
 800f60c:	b570      	push	{r4, r5, r6, lr}
 800f60e:	4d0d      	ldr	r5, [pc, #52]	@ (800f644 <__libc_init_array+0x38>)
 800f610:	4c0d      	ldr	r4, [pc, #52]	@ (800f648 <__libc_init_array+0x3c>)
 800f612:	1b64      	subs	r4, r4, r5
 800f614:	10a4      	asrs	r4, r4, #2
 800f616:	2600      	movs	r6, #0
 800f618:	42a6      	cmp	r6, r4
 800f61a:	d109      	bne.n	800f630 <__libc_init_array+0x24>
 800f61c:	4d0b      	ldr	r5, [pc, #44]	@ (800f64c <__libc_init_array+0x40>)
 800f61e:	4c0c      	ldr	r4, [pc, #48]	@ (800f650 <__libc_init_array+0x44>)
 800f620:	f001 ff32 	bl	8011488 <_init>
 800f624:	1b64      	subs	r4, r4, r5
 800f626:	10a4      	asrs	r4, r4, #2
 800f628:	2600      	movs	r6, #0
 800f62a:	42a6      	cmp	r6, r4
 800f62c:	d105      	bne.n	800f63a <__libc_init_array+0x2e>
 800f62e:	bd70      	pop	{r4, r5, r6, pc}
 800f630:	f855 3b04 	ldr.w	r3, [r5], #4
 800f634:	4798      	blx	r3
 800f636:	3601      	adds	r6, #1
 800f638:	e7ee      	b.n	800f618 <__libc_init_array+0xc>
 800f63a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f63e:	4798      	blx	r3
 800f640:	3601      	adds	r6, #1
 800f642:	e7f2      	b.n	800f62a <__libc_init_array+0x1e>
 800f644:	08011ac8 	.word	0x08011ac8
 800f648:	08011ac8 	.word	0x08011ac8
 800f64c:	08011ac8 	.word	0x08011ac8
 800f650:	08011acc 	.word	0x08011acc

0800f654 <__retarget_lock_acquire_recursive>:
 800f654:	4770      	bx	lr

0800f656 <__retarget_lock_release_recursive>:
 800f656:	4770      	bx	lr

0800f658 <memcpy>:
 800f658:	440a      	add	r2, r1
 800f65a:	4291      	cmp	r1, r2
 800f65c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f660:	d100      	bne.n	800f664 <memcpy+0xc>
 800f662:	4770      	bx	lr
 800f664:	b510      	push	{r4, lr}
 800f666:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f66a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f66e:	4291      	cmp	r1, r2
 800f670:	d1f9      	bne.n	800f666 <memcpy+0xe>
 800f672:	bd10      	pop	{r4, pc}
 800f674:	0000      	movs	r0, r0
	...

0800f678 <cos>:
 800f678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f67a:	ec53 2b10 	vmov	r2, r3, d0
 800f67e:	4826      	ldr	r0, [pc, #152]	@ (800f718 <cos+0xa0>)
 800f680:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f684:	4281      	cmp	r1, r0
 800f686:	d806      	bhi.n	800f696 <cos+0x1e>
 800f688:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f710 <cos+0x98>
 800f68c:	b005      	add	sp, #20
 800f68e:	f85d eb04 	ldr.w	lr, [sp], #4
 800f692:	f000 b9bd 	b.w	800fa10 <__kernel_cos>
 800f696:	4821      	ldr	r0, [pc, #132]	@ (800f71c <cos+0xa4>)
 800f698:	4281      	cmp	r1, r0
 800f69a:	d908      	bls.n	800f6ae <cos+0x36>
 800f69c:	4610      	mov	r0, r2
 800f69e:	4619      	mov	r1, r3
 800f6a0:	f7f0 fdbe 	bl	8000220 <__aeabi_dsub>
 800f6a4:	ec41 0b10 	vmov	d0, r0, r1
 800f6a8:	b005      	add	sp, #20
 800f6aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f6ae:	4668      	mov	r0, sp
 800f6b0:	f000 fb32 	bl	800fd18 <__ieee754_rem_pio2>
 800f6b4:	f000 0003 	and.w	r0, r0, #3
 800f6b8:	2801      	cmp	r0, #1
 800f6ba:	d00b      	beq.n	800f6d4 <cos+0x5c>
 800f6bc:	2802      	cmp	r0, #2
 800f6be:	d015      	beq.n	800f6ec <cos+0x74>
 800f6c0:	b9d8      	cbnz	r0, 800f6fa <cos+0x82>
 800f6c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6c6:	ed9d 0b00 	vldr	d0, [sp]
 800f6ca:	f000 f9a1 	bl	800fa10 <__kernel_cos>
 800f6ce:	ec51 0b10 	vmov	r0, r1, d0
 800f6d2:	e7e7      	b.n	800f6a4 <cos+0x2c>
 800f6d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6d8:	ed9d 0b00 	vldr	d0, [sp]
 800f6dc:	f000 fa60 	bl	800fba0 <__kernel_sin>
 800f6e0:	ec53 2b10 	vmov	r2, r3, d0
 800f6e4:	4610      	mov	r0, r2
 800f6e6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f6ea:	e7db      	b.n	800f6a4 <cos+0x2c>
 800f6ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6f0:	ed9d 0b00 	vldr	d0, [sp]
 800f6f4:	f000 f98c 	bl	800fa10 <__kernel_cos>
 800f6f8:	e7f2      	b.n	800f6e0 <cos+0x68>
 800f6fa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6fe:	ed9d 0b00 	vldr	d0, [sp]
 800f702:	2001      	movs	r0, #1
 800f704:	f000 fa4c 	bl	800fba0 <__kernel_sin>
 800f708:	e7e1      	b.n	800f6ce <cos+0x56>
 800f70a:	bf00      	nop
 800f70c:	f3af 8000 	nop.w
	...
 800f718:	3fe921fb 	.word	0x3fe921fb
 800f71c:	7fefffff 	.word	0x7fefffff

0800f720 <sin>:
 800f720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f722:	ec53 2b10 	vmov	r2, r3, d0
 800f726:	4826      	ldr	r0, [pc, #152]	@ (800f7c0 <sin+0xa0>)
 800f728:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f72c:	4281      	cmp	r1, r0
 800f72e:	d807      	bhi.n	800f740 <sin+0x20>
 800f730:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800f7b8 <sin+0x98>
 800f734:	2000      	movs	r0, #0
 800f736:	b005      	add	sp, #20
 800f738:	f85d eb04 	ldr.w	lr, [sp], #4
 800f73c:	f000 ba30 	b.w	800fba0 <__kernel_sin>
 800f740:	4820      	ldr	r0, [pc, #128]	@ (800f7c4 <sin+0xa4>)
 800f742:	4281      	cmp	r1, r0
 800f744:	d908      	bls.n	800f758 <sin+0x38>
 800f746:	4610      	mov	r0, r2
 800f748:	4619      	mov	r1, r3
 800f74a:	f7f0 fd69 	bl	8000220 <__aeabi_dsub>
 800f74e:	ec41 0b10 	vmov	d0, r0, r1
 800f752:	b005      	add	sp, #20
 800f754:	f85d fb04 	ldr.w	pc, [sp], #4
 800f758:	4668      	mov	r0, sp
 800f75a:	f000 fadd 	bl	800fd18 <__ieee754_rem_pio2>
 800f75e:	f000 0003 	and.w	r0, r0, #3
 800f762:	2801      	cmp	r0, #1
 800f764:	d00c      	beq.n	800f780 <sin+0x60>
 800f766:	2802      	cmp	r0, #2
 800f768:	d011      	beq.n	800f78e <sin+0x6e>
 800f76a:	b9e8      	cbnz	r0, 800f7a8 <sin+0x88>
 800f76c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f770:	ed9d 0b00 	vldr	d0, [sp]
 800f774:	2001      	movs	r0, #1
 800f776:	f000 fa13 	bl	800fba0 <__kernel_sin>
 800f77a:	ec51 0b10 	vmov	r0, r1, d0
 800f77e:	e7e6      	b.n	800f74e <sin+0x2e>
 800f780:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f784:	ed9d 0b00 	vldr	d0, [sp]
 800f788:	f000 f942 	bl	800fa10 <__kernel_cos>
 800f78c:	e7f5      	b.n	800f77a <sin+0x5a>
 800f78e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f792:	ed9d 0b00 	vldr	d0, [sp]
 800f796:	2001      	movs	r0, #1
 800f798:	f000 fa02 	bl	800fba0 <__kernel_sin>
 800f79c:	ec53 2b10 	vmov	r2, r3, d0
 800f7a0:	4610      	mov	r0, r2
 800f7a2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f7a6:	e7d2      	b.n	800f74e <sin+0x2e>
 800f7a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f7ac:	ed9d 0b00 	vldr	d0, [sp]
 800f7b0:	f000 f92e 	bl	800fa10 <__kernel_cos>
 800f7b4:	e7f2      	b.n	800f79c <sin+0x7c>
 800f7b6:	bf00      	nop
	...
 800f7c0:	3fe921fb 	.word	0x3fe921fb
 800f7c4:	7fefffff 	.word	0x7fefffff

0800f7c8 <fmodf>:
 800f7c8:	b508      	push	{r3, lr}
 800f7ca:	ed2d 8b02 	vpush	{d8}
 800f7ce:	eef0 8a40 	vmov.f32	s17, s0
 800f7d2:	eeb0 8a60 	vmov.f32	s16, s1
 800f7d6:	f000 fd43 	bl	8010260 <__ieee754_fmodf>
 800f7da:	eef4 8a48 	vcmp.f32	s17, s16
 800f7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7e2:	d60c      	bvs.n	800f7fe <fmodf+0x36>
 800f7e4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f804 <fmodf+0x3c>
 800f7e8:	eeb4 8a68 	vcmp.f32	s16, s17
 800f7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7f0:	d105      	bne.n	800f7fe <fmodf+0x36>
 800f7f2:	f7ff ff05 	bl	800f600 <__errno>
 800f7f6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f7fa:	2321      	movs	r3, #33	@ 0x21
 800f7fc:	6003      	str	r3, [r0, #0]
 800f7fe:	ecbd 8b02 	vpop	{d8}
 800f802:	bd08      	pop	{r3, pc}
 800f804:	00000000 	.word	0x00000000

0800f808 <sqrtf>:
 800f808:	b508      	push	{r3, lr}
 800f80a:	ed2d 8b02 	vpush	{d8}
 800f80e:	eeb0 8a40 	vmov.f32	s16, s0
 800f812:	f000 f8f7 	bl	800fa04 <__ieee754_sqrtf>
 800f816:	eeb4 8a48 	vcmp.f32	s16, s16
 800f81a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f81e:	d60c      	bvs.n	800f83a <sqrtf+0x32>
 800f820:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f840 <sqrtf+0x38>
 800f824:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f82c:	d505      	bpl.n	800f83a <sqrtf+0x32>
 800f82e:	f7ff fee7 	bl	800f600 <__errno>
 800f832:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f836:	2321      	movs	r3, #33	@ 0x21
 800f838:	6003      	str	r3, [r0, #0]
 800f83a:	ecbd 8b02 	vpop	{d8}
 800f83e:	bd08      	pop	{r3, pc}
 800f840:	00000000 	.word	0x00000000

0800f844 <cosf>:
 800f844:	ee10 3a10 	vmov	r3, s0
 800f848:	b507      	push	{r0, r1, r2, lr}
 800f84a:	4a1e      	ldr	r2, [pc, #120]	@ (800f8c4 <cosf+0x80>)
 800f84c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f850:	4293      	cmp	r3, r2
 800f852:	d806      	bhi.n	800f862 <cosf+0x1e>
 800f854:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f8c8 <cosf+0x84>
 800f858:	b003      	add	sp, #12
 800f85a:	f85d eb04 	ldr.w	lr, [sp], #4
 800f85e:	f000 bc5f 	b.w	8010120 <__kernel_cosf>
 800f862:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f866:	d304      	bcc.n	800f872 <cosf+0x2e>
 800f868:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f86c:	b003      	add	sp, #12
 800f86e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f872:	4668      	mov	r0, sp
 800f874:	f000 fd76 	bl	8010364 <__ieee754_rem_pio2f>
 800f878:	f000 0003 	and.w	r0, r0, #3
 800f87c:	2801      	cmp	r0, #1
 800f87e:	d009      	beq.n	800f894 <cosf+0x50>
 800f880:	2802      	cmp	r0, #2
 800f882:	d010      	beq.n	800f8a6 <cosf+0x62>
 800f884:	b9b0      	cbnz	r0, 800f8b4 <cosf+0x70>
 800f886:	eddd 0a01 	vldr	s1, [sp, #4]
 800f88a:	ed9d 0a00 	vldr	s0, [sp]
 800f88e:	f000 fc47 	bl	8010120 <__kernel_cosf>
 800f892:	e7eb      	b.n	800f86c <cosf+0x28>
 800f894:	eddd 0a01 	vldr	s1, [sp, #4]
 800f898:	ed9d 0a00 	vldr	s0, [sp]
 800f89c:	f000 fc98 	bl	80101d0 <__kernel_sinf>
 800f8a0:	eeb1 0a40 	vneg.f32	s0, s0
 800f8a4:	e7e2      	b.n	800f86c <cosf+0x28>
 800f8a6:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8aa:	ed9d 0a00 	vldr	s0, [sp]
 800f8ae:	f000 fc37 	bl	8010120 <__kernel_cosf>
 800f8b2:	e7f5      	b.n	800f8a0 <cosf+0x5c>
 800f8b4:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8b8:	ed9d 0a00 	vldr	s0, [sp]
 800f8bc:	2001      	movs	r0, #1
 800f8be:	f000 fc87 	bl	80101d0 <__kernel_sinf>
 800f8c2:	e7d3      	b.n	800f86c <cosf+0x28>
 800f8c4:	3f490fd8 	.word	0x3f490fd8
 800f8c8:	00000000 	.word	0x00000000

0800f8cc <sinf>:
 800f8cc:	ee10 3a10 	vmov	r3, s0
 800f8d0:	b507      	push	{r0, r1, r2, lr}
 800f8d2:	4a1f      	ldr	r2, [pc, #124]	@ (800f950 <sinf+0x84>)
 800f8d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d807      	bhi.n	800f8ec <sinf+0x20>
 800f8dc:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f954 <sinf+0x88>
 800f8e0:	2000      	movs	r0, #0
 800f8e2:	b003      	add	sp, #12
 800f8e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8e8:	f000 bc72 	b.w	80101d0 <__kernel_sinf>
 800f8ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f8f0:	d304      	bcc.n	800f8fc <sinf+0x30>
 800f8f2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f8f6:	b003      	add	sp, #12
 800f8f8:	f85d fb04 	ldr.w	pc, [sp], #4
 800f8fc:	4668      	mov	r0, sp
 800f8fe:	f000 fd31 	bl	8010364 <__ieee754_rem_pio2f>
 800f902:	f000 0003 	and.w	r0, r0, #3
 800f906:	2801      	cmp	r0, #1
 800f908:	d00a      	beq.n	800f920 <sinf+0x54>
 800f90a:	2802      	cmp	r0, #2
 800f90c:	d00f      	beq.n	800f92e <sinf+0x62>
 800f90e:	b9c0      	cbnz	r0, 800f942 <sinf+0x76>
 800f910:	eddd 0a01 	vldr	s1, [sp, #4]
 800f914:	ed9d 0a00 	vldr	s0, [sp]
 800f918:	2001      	movs	r0, #1
 800f91a:	f000 fc59 	bl	80101d0 <__kernel_sinf>
 800f91e:	e7ea      	b.n	800f8f6 <sinf+0x2a>
 800f920:	eddd 0a01 	vldr	s1, [sp, #4]
 800f924:	ed9d 0a00 	vldr	s0, [sp]
 800f928:	f000 fbfa 	bl	8010120 <__kernel_cosf>
 800f92c:	e7e3      	b.n	800f8f6 <sinf+0x2a>
 800f92e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f932:	ed9d 0a00 	vldr	s0, [sp]
 800f936:	2001      	movs	r0, #1
 800f938:	f000 fc4a 	bl	80101d0 <__kernel_sinf>
 800f93c:	eeb1 0a40 	vneg.f32	s0, s0
 800f940:	e7d9      	b.n	800f8f6 <sinf+0x2a>
 800f942:	eddd 0a01 	vldr	s1, [sp, #4]
 800f946:	ed9d 0a00 	vldr	s0, [sp]
 800f94a:	f000 fbe9 	bl	8010120 <__kernel_cosf>
 800f94e:	e7f5      	b.n	800f93c <sinf+0x70>
 800f950:	3f490fd8 	.word	0x3f490fd8
 800f954:	00000000 	.word	0x00000000

0800f958 <fmaxf>:
 800f958:	b508      	push	{r3, lr}
 800f95a:	ed2d 8b02 	vpush	{d8}
 800f95e:	eeb0 8a40 	vmov.f32	s16, s0
 800f962:	eef0 8a60 	vmov.f32	s17, s1
 800f966:	f000 f831 	bl	800f9cc <__fpclassifyf>
 800f96a:	b930      	cbnz	r0, 800f97a <fmaxf+0x22>
 800f96c:	eeb0 8a68 	vmov.f32	s16, s17
 800f970:	eeb0 0a48 	vmov.f32	s0, s16
 800f974:	ecbd 8b02 	vpop	{d8}
 800f978:	bd08      	pop	{r3, pc}
 800f97a:	eeb0 0a68 	vmov.f32	s0, s17
 800f97e:	f000 f825 	bl	800f9cc <__fpclassifyf>
 800f982:	2800      	cmp	r0, #0
 800f984:	d0f4      	beq.n	800f970 <fmaxf+0x18>
 800f986:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f98e:	dded      	ble.n	800f96c <fmaxf+0x14>
 800f990:	e7ee      	b.n	800f970 <fmaxf+0x18>

0800f992 <fminf>:
 800f992:	b508      	push	{r3, lr}
 800f994:	ed2d 8b02 	vpush	{d8}
 800f998:	eeb0 8a40 	vmov.f32	s16, s0
 800f99c:	eef0 8a60 	vmov.f32	s17, s1
 800f9a0:	f000 f814 	bl	800f9cc <__fpclassifyf>
 800f9a4:	b930      	cbnz	r0, 800f9b4 <fminf+0x22>
 800f9a6:	eeb0 8a68 	vmov.f32	s16, s17
 800f9aa:	eeb0 0a48 	vmov.f32	s0, s16
 800f9ae:	ecbd 8b02 	vpop	{d8}
 800f9b2:	bd08      	pop	{r3, pc}
 800f9b4:	eeb0 0a68 	vmov.f32	s0, s17
 800f9b8:	f000 f808 	bl	800f9cc <__fpclassifyf>
 800f9bc:	2800      	cmp	r0, #0
 800f9be:	d0f4      	beq.n	800f9aa <fminf+0x18>
 800f9c0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f9c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9c8:	d5ed      	bpl.n	800f9a6 <fminf+0x14>
 800f9ca:	e7ee      	b.n	800f9aa <fminf+0x18>

0800f9cc <__fpclassifyf>:
 800f9cc:	ee10 3a10 	vmov	r3, s0
 800f9d0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800f9d4:	d00d      	beq.n	800f9f2 <__fpclassifyf+0x26>
 800f9d6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800f9da:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800f9de:	d30a      	bcc.n	800f9f6 <__fpclassifyf+0x2a>
 800f9e0:	4b07      	ldr	r3, [pc, #28]	@ (800fa00 <__fpclassifyf+0x34>)
 800f9e2:	1e42      	subs	r2, r0, #1
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d908      	bls.n	800f9fa <__fpclassifyf+0x2e>
 800f9e8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800f9ec:	4258      	negs	r0, r3
 800f9ee:	4158      	adcs	r0, r3
 800f9f0:	4770      	bx	lr
 800f9f2:	2002      	movs	r0, #2
 800f9f4:	4770      	bx	lr
 800f9f6:	2004      	movs	r0, #4
 800f9f8:	4770      	bx	lr
 800f9fa:	2003      	movs	r0, #3
 800f9fc:	4770      	bx	lr
 800f9fe:	bf00      	nop
 800fa00:	007ffffe 	.word	0x007ffffe

0800fa04 <__ieee754_sqrtf>:
 800fa04:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800fa08:	4770      	bx	lr
 800fa0a:	0000      	movs	r0, r0
 800fa0c:	0000      	movs	r0, r0
	...

0800fa10 <__kernel_cos>:
 800fa10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa14:	ec57 6b10 	vmov	r6, r7, d0
 800fa18:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fa1c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800fa20:	ed8d 1b00 	vstr	d1, [sp]
 800fa24:	d206      	bcs.n	800fa34 <__kernel_cos+0x24>
 800fa26:	4630      	mov	r0, r6
 800fa28:	4639      	mov	r1, r7
 800fa2a:	f7f1 f84b 	bl	8000ac4 <__aeabi_d2iz>
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	f000 8088 	beq.w	800fb44 <__kernel_cos+0x134>
 800fa34:	4632      	mov	r2, r6
 800fa36:	463b      	mov	r3, r7
 800fa38:	4630      	mov	r0, r6
 800fa3a:	4639      	mov	r1, r7
 800fa3c:	f7f0 fda8 	bl	8000590 <__aeabi_dmul>
 800fa40:	4b51      	ldr	r3, [pc, #324]	@ (800fb88 <__kernel_cos+0x178>)
 800fa42:	2200      	movs	r2, #0
 800fa44:	4604      	mov	r4, r0
 800fa46:	460d      	mov	r5, r1
 800fa48:	f7f0 fda2 	bl	8000590 <__aeabi_dmul>
 800fa4c:	a340      	add	r3, pc, #256	@ (adr r3, 800fb50 <__kernel_cos+0x140>)
 800fa4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa52:	4682      	mov	sl, r0
 800fa54:	468b      	mov	fp, r1
 800fa56:	4620      	mov	r0, r4
 800fa58:	4629      	mov	r1, r5
 800fa5a:	f7f0 fd99 	bl	8000590 <__aeabi_dmul>
 800fa5e:	a33e      	add	r3, pc, #248	@ (adr r3, 800fb58 <__kernel_cos+0x148>)
 800fa60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa64:	f7f0 fbde 	bl	8000224 <__adddf3>
 800fa68:	4622      	mov	r2, r4
 800fa6a:	462b      	mov	r3, r5
 800fa6c:	f7f0 fd90 	bl	8000590 <__aeabi_dmul>
 800fa70:	a33b      	add	r3, pc, #236	@ (adr r3, 800fb60 <__kernel_cos+0x150>)
 800fa72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa76:	f7f0 fbd3 	bl	8000220 <__aeabi_dsub>
 800fa7a:	4622      	mov	r2, r4
 800fa7c:	462b      	mov	r3, r5
 800fa7e:	f7f0 fd87 	bl	8000590 <__aeabi_dmul>
 800fa82:	a339      	add	r3, pc, #228	@ (adr r3, 800fb68 <__kernel_cos+0x158>)
 800fa84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa88:	f7f0 fbcc 	bl	8000224 <__adddf3>
 800fa8c:	4622      	mov	r2, r4
 800fa8e:	462b      	mov	r3, r5
 800fa90:	f7f0 fd7e 	bl	8000590 <__aeabi_dmul>
 800fa94:	a336      	add	r3, pc, #216	@ (adr r3, 800fb70 <__kernel_cos+0x160>)
 800fa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa9a:	f7f0 fbc1 	bl	8000220 <__aeabi_dsub>
 800fa9e:	4622      	mov	r2, r4
 800faa0:	462b      	mov	r3, r5
 800faa2:	f7f0 fd75 	bl	8000590 <__aeabi_dmul>
 800faa6:	a334      	add	r3, pc, #208	@ (adr r3, 800fb78 <__kernel_cos+0x168>)
 800faa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faac:	f7f0 fbba 	bl	8000224 <__adddf3>
 800fab0:	4622      	mov	r2, r4
 800fab2:	462b      	mov	r3, r5
 800fab4:	f7f0 fd6c 	bl	8000590 <__aeabi_dmul>
 800fab8:	4622      	mov	r2, r4
 800faba:	462b      	mov	r3, r5
 800fabc:	f7f0 fd68 	bl	8000590 <__aeabi_dmul>
 800fac0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fac4:	4604      	mov	r4, r0
 800fac6:	460d      	mov	r5, r1
 800fac8:	4630      	mov	r0, r6
 800faca:	4639      	mov	r1, r7
 800facc:	f7f0 fd60 	bl	8000590 <__aeabi_dmul>
 800fad0:	460b      	mov	r3, r1
 800fad2:	4602      	mov	r2, r0
 800fad4:	4629      	mov	r1, r5
 800fad6:	4620      	mov	r0, r4
 800fad8:	f7f0 fba2 	bl	8000220 <__aeabi_dsub>
 800fadc:	4b2b      	ldr	r3, [pc, #172]	@ (800fb8c <__kernel_cos+0x17c>)
 800fade:	4598      	cmp	r8, r3
 800fae0:	4606      	mov	r6, r0
 800fae2:	460f      	mov	r7, r1
 800fae4:	d810      	bhi.n	800fb08 <__kernel_cos+0xf8>
 800fae6:	4602      	mov	r2, r0
 800fae8:	460b      	mov	r3, r1
 800faea:	4650      	mov	r0, sl
 800faec:	4659      	mov	r1, fp
 800faee:	f7f0 fb97 	bl	8000220 <__aeabi_dsub>
 800faf2:	460b      	mov	r3, r1
 800faf4:	4926      	ldr	r1, [pc, #152]	@ (800fb90 <__kernel_cos+0x180>)
 800faf6:	4602      	mov	r2, r0
 800faf8:	2000      	movs	r0, #0
 800fafa:	f7f0 fb91 	bl	8000220 <__aeabi_dsub>
 800fafe:	ec41 0b10 	vmov	d0, r0, r1
 800fb02:	b003      	add	sp, #12
 800fb04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb08:	4b22      	ldr	r3, [pc, #136]	@ (800fb94 <__kernel_cos+0x184>)
 800fb0a:	4921      	ldr	r1, [pc, #132]	@ (800fb90 <__kernel_cos+0x180>)
 800fb0c:	4598      	cmp	r8, r3
 800fb0e:	bf8c      	ite	hi
 800fb10:	4d21      	ldrhi	r5, [pc, #132]	@ (800fb98 <__kernel_cos+0x188>)
 800fb12:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800fb16:	2400      	movs	r4, #0
 800fb18:	4622      	mov	r2, r4
 800fb1a:	462b      	mov	r3, r5
 800fb1c:	2000      	movs	r0, #0
 800fb1e:	f7f0 fb7f 	bl	8000220 <__aeabi_dsub>
 800fb22:	4622      	mov	r2, r4
 800fb24:	4680      	mov	r8, r0
 800fb26:	4689      	mov	r9, r1
 800fb28:	462b      	mov	r3, r5
 800fb2a:	4650      	mov	r0, sl
 800fb2c:	4659      	mov	r1, fp
 800fb2e:	f7f0 fb77 	bl	8000220 <__aeabi_dsub>
 800fb32:	4632      	mov	r2, r6
 800fb34:	463b      	mov	r3, r7
 800fb36:	f7f0 fb73 	bl	8000220 <__aeabi_dsub>
 800fb3a:	4602      	mov	r2, r0
 800fb3c:	460b      	mov	r3, r1
 800fb3e:	4640      	mov	r0, r8
 800fb40:	4649      	mov	r1, r9
 800fb42:	e7da      	b.n	800fafa <__kernel_cos+0xea>
 800fb44:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800fb80 <__kernel_cos+0x170>
 800fb48:	e7db      	b.n	800fb02 <__kernel_cos+0xf2>
 800fb4a:	bf00      	nop
 800fb4c:	f3af 8000 	nop.w
 800fb50:	be8838d4 	.word	0xbe8838d4
 800fb54:	bda8fae9 	.word	0xbda8fae9
 800fb58:	bdb4b1c4 	.word	0xbdb4b1c4
 800fb5c:	3e21ee9e 	.word	0x3e21ee9e
 800fb60:	809c52ad 	.word	0x809c52ad
 800fb64:	3e927e4f 	.word	0x3e927e4f
 800fb68:	19cb1590 	.word	0x19cb1590
 800fb6c:	3efa01a0 	.word	0x3efa01a0
 800fb70:	16c15177 	.word	0x16c15177
 800fb74:	3f56c16c 	.word	0x3f56c16c
 800fb78:	5555554c 	.word	0x5555554c
 800fb7c:	3fa55555 	.word	0x3fa55555
 800fb80:	00000000 	.word	0x00000000
 800fb84:	3ff00000 	.word	0x3ff00000
 800fb88:	3fe00000 	.word	0x3fe00000
 800fb8c:	3fd33332 	.word	0x3fd33332
 800fb90:	3ff00000 	.word	0x3ff00000
 800fb94:	3fe90000 	.word	0x3fe90000
 800fb98:	3fd20000 	.word	0x3fd20000
 800fb9c:	00000000 	.word	0x00000000

0800fba0 <__kernel_sin>:
 800fba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fba4:	ec55 4b10 	vmov	r4, r5, d0
 800fba8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800fbac:	b085      	sub	sp, #20
 800fbae:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800fbb2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800fbb6:	4680      	mov	r8, r0
 800fbb8:	d205      	bcs.n	800fbc6 <__kernel_sin+0x26>
 800fbba:	4620      	mov	r0, r4
 800fbbc:	4629      	mov	r1, r5
 800fbbe:	f7f0 ff81 	bl	8000ac4 <__aeabi_d2iz>
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	d052      	beq.n	800fc6c <__kernel_sin+0xcc>
 800fbc6:	4622      	mov	r2, r4
 800fbc8:	462b      	mov	r3, r5
 800fbca:	4620      	mov	r0, r4
 800fbcc:	4629      	mov	r1, r5
 800fbce:	f7f0 fcdf 	bl	8000590 <__aeabi_dmul>
 800fbd2:	4682      	mov	sl, r0
 800fbd4:	468b      	mov	fp, r1
 800fbd6:	4602      	mov	r2, r0
 800fbd8:	460b      	mov	r3, r1
 800fbda:	4620      	mov	r0, r4
 800fbdc:	4629      	mov	r1, r5
 800fbde:	f7f0 fcd7 	bl	8000590 <__aeabi_dmul>
 800fbe2:	a342      	add	r3, pc, #264	@ (adr r3, 800fcec <__kernel_sin+0x14c>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	e9cd 0100 	strd	r0, r1, [sp]
 800fbec:	4650      	mov	r0, sl
 800fbee:	4659      	mov	r1, fp
 800fbf0:	f7f0 fcce 	bl	8000590 <__aeabi_dmul>
 800fbf4:	a33f      	add	r3, pc, #252	@ (adr r3, 800fcf4 <__kernel_sin+0x154>)
 800fbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfa:	f7f0 fb11 	bl	8000220 <__aeabi_dsub>
 800fbfe:	4652      	mov	r2, sl
 800fc00:	465b      	mov	r3, fp
 800fc02:	f7f0 fcc5 	bl	8000590 <__aeabi_dmul>
 800fc06:	a33d      	add	r3, pc, #244	@ (adr r3, 800fcfc <__kernel_sin+0x15c>)
 800fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0c:	f7f0 fb0a 	bl	8000224 <__adddf3>
 800fc10:	4652      	mov	r2, sl
 800fc12:	465b      	mov	r3, fp
 800fc14:	f7f0 fcbc 	bl	8000590 <__aeabi_dmul>
 800fc18:	a33a      	add	r3, pc, #232	@ (adr r3, 800fd04 <__kernel_sin+0x164>)
 800fc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1e:	f7f0 faff 	bl	8000220 <__aeabi_dsub>
 800fc22:	4652      	mov	r2, sl
 800fc24:	465b      	mov	r3, fp
 800fc26:	f7f0 fcb3 	bl	8000590 <__aeabi_dmul>
 800fc2a:	a338      	add	r3, pc, #224	@ (adr r3, 800fd0c <__kernel_sin+0x16c>)
 800fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc30:	f7f0 faf8 	bl	8000224 <__adddf3>
 800fc34:	4606      	mov	r6, r0
 800fc36:	460f      	mov	r7, r1
 800fc38:	f1b8 0f00 	cmp.w	r8, #0
 800fc3c:	d11b      	bne.n	800fc76 <__kernel_sin+0xd6>
 800fc3e:	4602      	mov	r2, r0
 800fc40:	460b      	mov	r3, r1
 800fc42:	4650      	mov	r0, sl
 800fc44:	4659      	mov	r1, fp
 800fc46:	f7f0 fca3 	bl	8000590 <__aeabi_dmul>
 800fc4a:	a325      	add	r3, pc, #148	@ (adr r3, 800fce0 <__kernel_sin+0x140>)
 800fc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc50:	f7f0 fae6 	bl	8000220 <__aeabi_dsub>
 800fc54:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc58:	f7f0 fc9a 	bl	8000590 <__aeabi_dmul>
 800fc5c:	4602      	mov	r2, r0
 800fc5e:	460b      	mov	r3, r1
 800fc60:	4620      	mov	r0, r4
 800fc62:	4629      	mov	r1, r5
 800fc64:	f7f0 fade 	bl	8000224 <__adddf3>
 800fc68:	4604      	mov	r4, r0
 800fc6a:	460d      	mov	r5, r1
 800fc6c:	ec45 4b10 	vmov	d0, r4, r5
 800fc70:	b005      	add	sp, #20
 800fc72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc7a:	4b1b      	ldr	r3, [pc, #108]	@ (800fce8 <__kernel_sin+0x148>)
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	f7f0 fc87 	bl	8000590 <__aeabi_dmul>
 800fc82:	4632      	mov	r2, r6
 800fc84:	4680      	mov	r8, r0
 800fc86:	4689      	mov	r9, r1
 800fc88:	463b      	mov	r3, r7
 800fc8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc8e:	f7f0 fc7f 	bl	8000590 <__aeabi_dmul>
 800fc92:	4602      	mov	r2, r0
 800fc94:	460b      	mov	r3, r1
 800fc96:	4640      	mov	r0, r8
 800fc98:	4649      	mov	r1, r9
 800fc9a:	f7f0 fac1 	bl	8000220 <__aeabi_dsub>
 800fc9e:	4652      	mov	r2, sl
 800fca0:	465b      	mov	r3, fp
 800fca2:	f7f0 fc75 	bl	8000590 <__aeabi_dmul>
 800fca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fcaa:	f7f0 fab9 	bl	8000220 <__aeabi_dsub>
 800fcae:	a30c      	add	r3, pc, #48	@ (adr r3, 800fce0 <__kernel_sin+0x140>)
 800fcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb4:	4606      	mov	r6, r0
 800fcb6:	460f      	mov	r7, r1
 800fcb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fcbc:	f7f0 fc68 	bl	8000590 <__aeabi_dmul>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	460b      	mov	r3, r1
 800fcc4:	4630      	mov	r0, r6
 800fcc6:	4639      	mov	r1, r7
 800fcc8:	f7f0 faac 	bl	8000224 <__adddf3>
 800fccc:	4602      	mov	r2, r0
 800fcce:	460b      	mov	r3, r1
 800fcd0:	4620      	mov	r0, r4
 800fcd2:	4629      	mov	r1, r5
 800fcd4:	f7f0 faa4 	bl	8000220 <__aeabi_dsub>
 800fcd8:	e7c6      	b.n	800fc68 <__kernel_sin+0xc8>
 800fcda:	bf00      	nop
 800fcdc:	f3af 8000 	nop.w
 800fce0:	55555549 	.word	0x55555549
 800fce4:	3fc55555 	.word	0x3fc55555
 800fce8:	3fe00000 	.word	0x3fe00000
 800fcec:	5acfd57c 	.word	0x5acfd57c
 800fcf0:	3de5d93a 	.word	0x3de5d93a
 800fcf4:	8a2b9ceb 	.word	0x8a2b9ceb
 800fcf8:	3e5ae5e6 	.word	0x3e5ae5e6
 800fcfc:	57b1fe7d 	.word	0x57b1fe7d
 800fd00:	3ec71de3 	.word	0x3ec71de3
 800fd04:	19c161d5 	.word	0x19c161d5
 800fd08:	3f2a01a0 	.word	0x3f2a01a0
 800fd0c:	1110f8a6 	.word	0x1110f8a6
 800fd10:	3f811111 	.word	0x3f811111
 800fd14:	00000000 	.word	0x00000000

0800fd18 <__ieee754_rem_pio2>:
 800fd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd1c:	ec57 6b10 	vmov	r6, r7, d0
 800fd20:	4bc5      	ldr	r3, [pc, #788]	@ (8010038 <__ieee754_rem_pio2+0x320>)
 800fd22:	b08d      	sub	sp, #52	@ 0x34
 800fd24:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fd28:	4598      	cmp	r8, r3
 800fd2a:	4604      	mov	r4, r0
 800fd2c:	9704      	str	r7, [sp, #16]
 800fd2e:	d807      	bhi.n	800fd40 <__ieee754_rem_pio2+0x28>
 800fd30:	2200      	movs	r2, #0
 800fd32:	2300      	movs	r3, #0
 800fd34:	ed80 0b00 	vstr	d0, [r0]
 800fd38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fd3c:	2500      	movs	r5, #0
 800fd3e:	e028      	b.n	800fd92 <__ieee754_rem_pio2+0x7a>
 800fd40:	4bbe      	ldr	r3, [pc, #760]	@ (801003c <__ieee754_rem_pio2+0x324>)
 800fd42:	4598      	cmp	r8, r3
 800fd44:	d878      	bhi.n	800fe38 <__ieee754_rem_pio2+0x120>
 800fd46:	9b04      	ldr	r3, [sp, #16]
 800fd48:	4dbd      	ldr	r5, [pc, #756]	@ (8010040 <__ieee754_rem_pio2+0x328>)
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	4630      	mov	r0, r6
 800fd4e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8010000 <__ieee754_rem_pio2+0x2e8>)
 800fd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd54:	4639      	mov	r1, r7
 800fd56:	dd38      	ble.n	800fdca <__ieee754_rem_pio2+0xb2>
 800fd58:	f7f0 fa62 	bl	8000220 <__aeabi_dsub>
 800fd5c:	45a8      	cmp	r8, r5
 800fd5e:	4606      	mov	r6, r0
 800fd60:	460f      	mov	r7, r1
 800fd62:	d01a      	beq.n	800fd9a <__ieee754_rem_pio2+0x82>
 800fd64:	a3a8      	add	r3, pc, #672	@ (adr r3, 8010008 <__ieee754_rem_pio2+0x2f0>)
 800fd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6a:	f7f0 fa59 	bl	8000220 <__aeabi_dsub>
 800fd6e:	4602      	mov	r2, r0
 800fd70:	460b      	mov	r3, r1
 800fd72:	4680      	mov	r8, r0
 800fd74:	4689      	mov	r9, r1
 800fd76:	4630      	mov	r0, r6
 800fd78:	4639      	mov	r1, r7
 800fd7a:	f7f0 fa51 	bl	8000220 <__aeabi_dsub>
 800fd7e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8010008 <__ieee754_rem_pio2+0x2f0>)
 800fd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd84:	f7f0 fa4c 	bl	8000220 <__aeabi_dsub>
 800fd88:	e9c4 8900 	strd	r8, r9, [r4]
 800fd8c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fd90:	2501      	movs	r5, #1
 800fd92:	4628      	mov	r0, r5
 800fd94:	b00d      	add	sp, #52	@ 0x34
 800fd96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd9a:	a39d      	add	r3, pc, #628	@ (adr r3, 8010010 <__ieee754_rem_pio2+0x2f8>)
 800fd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda0:	f7f0 fa3e 	bl	8000220 <__aeabi_dsub>
 800fda4:	a39c      	add	r3, pc, #624	@ (adr r3, 8010018 <__ieee754_rem_pio2+0x300>)
 800fda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdaa:	4606      	mov	r6, r0
 800fdac:	460f      	mov	r7, r1
 800fdae:	f7f0 fa37 	bl	8000220 <__aeabi_dsub>
 800fdb2:	4602      	mov	r2, r0
 800fdb4:	460b      	mov	r3, r1
 800fdb6:	4680      	mov	r8, r0
 800fdb8:	4689      	mov	r9, r1
 800fdba:	4630      	mov	r0, r6
 800fdbc:	4639      	mov	r1, r7
 800fdbe:	f7f0 fa2f 	bl	8000220 <__aeabi_dsub>
 800fdc2:	a395      	add	r3, pc, #596	@ (adr r3, 8010018 <__ieee754_rem_pio2+0x300>)
 800fdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc8:	e7dc      	b.n	800fd84 <__ieee754_rem_pio2+0x6c>
 800fdca:	f7f0 fa2b 	bl	8000224 <__adddf3>
 800fdce:	45a8      	cmp	r8, r5
 800fdd0:	4606      	mov	r6, r0
 800fdd2:	460f      	mov	r7, r1
 800fdd4:	d018      	beq.n	800fe08 <__ieee754_rem_pio2+0xf0>
 800fdd6:	a38c      	add	r3, pc, #560	@ (adr r3, 8010008 <__ieee754_rem_pio2+0x2f0>)
 800fdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fddc:	f7f0 fa22 	bl	8000224 <__adddf3>
 800fde0:	4602      	mov	r2, r0
 800fde2:	460b      	mov	r3, r1
 800fde4:	4680      	mov	r8, r0
 800fde6:	4689      	mov	r9, r1
 800fde8:	4630      	mov	r0, r6
 800fdea:	4639      	mov	r1, r7
 800fdec:	f7f0 fa18 	bl	8000220 <__aeabi_dsub>
 800fdf0:	a385      	add	r3, pc, #532	@ (adr r3, 8010008 <__ieee754_rem_pio2+0x2f0>)
 800fdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf6:	f7f0 fa15 	bl	8000224 <__adddf3>
 800fdfa:	f04f 35ff 	mov.w	r5, #4294967295
 800fdfe:	e9c4 8900 	strd	r8, r9, [r4]
 800fe02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe06:	e7c4      	b.n	800fd92 <__ieee754_rem_pio2+0x7a>
 800fe08:	a381      	add	r3, pc, #516	@ (adr r3, 8010010 <__ieee754_rem_pio2+0x2f8>)
 800fe0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0e:	f7f0 fa09 	bl	8000224 <__adddf3>
 800fe12:	a381      	add	r3, pc, #516	@ (adr r3, 8010018 <__ieee754_rem_pio2+0x300>)
 800fe14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe18:	4606      	mov	r6, r0
 800fe1a:	460f      	mov	r7, r1
 800fe1c:	f7f0 fa02 	bl	8000224 <__adddf3>
 800fe20:	4602      	mov	r2, r0
 800fe22:	460b      	mov	r3, r1
 800fe24:	4680      	mov	r8, r0
 800fe26:	4689      	mov	r9, r1
 800fe28:	4630      	mov	r0, r6
 800fe2a:	4639      	mov	r1, r7
 800fe2c:	f7f0 f9f8 	bl	8000220 <__aeabi_dsub>
 800fe30:	a379      	add	r3, pc, #484	@ (adr r3, 8010018 <__ieee754_rem_pio2+0x300>)
 800fe32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe36:	e7de      	b.n	800fdf6 <__ieee754_rem_pio2+0xde>
 800fe38:	4b82      	ldr	r3, [pc, #520]	@ (8010044 <__ieee754_rem_pio2+0x32c>)
 800fe3a:	4598      	cmp	r8, r3
 800fe3c:	f200 80d1 	bhi.w	800ffe2 <__ieee754_rem_pio2+0x2ca>
 800fe40:	f000 f966 	bl	8010110 <fabs>
 800fe44:	ec57 6b10 	vmov	r6, r7, d0
 800fe48:	a375      	add	r3, pc, #468	@ (adr r3, 8010020 <__ieee754_rem_pio2+0x308>)
 800fe4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4e:	4630      	mov	r0, r6
 800fe50:	4639      	mov	r1, r7
 800fe52:	f7f0 fb9d 	bl	8000590 <__aeabi_dmul>
 800fe56:	4b7c      	ldr	r3, [pc, #496]	@ (8010048 <__ieee754_rem_pio2+0x330>)
 800fe58:	2200      	movs	r2, #0
 800fe5a:	f7f0 f9e3 	bl	8000224 <__adddf3>
 800fe5e:	f7f0 fe31 	bl	8000ac4 <__aeabi_d2iz>
 800fe62:	4605      	mov	r5, r0
 800fe64:	f7f0 fb2a 	bl	80004bc <__aeabi_i2d>
 800fe68:	4602      	mov	r2, r0
 800fe6a:	460b      	mov	r3, r1
 800fe6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fe70:	a363      	add	r3, pc, #396	@ (adr r3, 8010000 <__ieee754_rem_pio2+0x2e8>)
 800fe72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe76:	f7f0 fb8b 	bl	8000590 <__aeabi_dmul>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	460b      	mov	r3, r1
 800fe7e:	4630      	mov	r0, r6
 800fe80:	4639      	mov	r1, r7
 800fe82:	f7f0 f9cd 	bl	8000220 <__aeabi_dsub>
 800fe86:	a360      	add	r3, pc, #384	@ (adr r3, 8010008 <__ieee754_rem_pio2+0x2f0>)
 800fe88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8c:	4682      	mov	sl, r0
 800fe8e:	468b      	mov	fp, r1
 800fe90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe94:	f7f0 fb7c 	bl	8000590 <__aeabi_dmul>
 800fe98:	2d1f      	cmp	r5, #31
 800fe9a:	4606      	mov	r6, r0
 800fe9c:	460f      	mov	r7, r1
 800fe9e:	dc0c      	bgt.n	800feba <__ieee754_rem_pio2+0x1a2>
 800fea0:	4b6a      	ldr	r3, [pc, #424]	@ (801004c <__ieee754_rem_pio2+0x334>)
 800fea2:	1e6a      	subs	r2, r5, #1
 800fea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fea8:	4543      	cmp	r3, r8
 800feaa:	d006      	beq.n	800feba <__ieee754_rem_pio2+0x1a2>
 800feac:	4632      	mov	r2, r6
 800feae:	463b      	mov	r3, r7
 800feb0:	4650      	mov	r0, sl
 800feb2:	4659      	mov	r1, fp
 800feb4:	f7f0 f9b4 	bl	8000220 <__aeabi_dsub>
 800feb8:	e00e      	b.n	800fed8 <__ieee754_rem_pio2+0x1c0>
 800feba:	463b      	mov	r3, r7
 800febc:	4632      	mov	r2, r6
 800febe:	4650      	mov	r0, sl
 800fec0:	4659      	mov	r1, fp
 800fec2:	f7f0 f9ad 	bl	8000220 <__aeabi_dsub>
 800fec6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800feca:	9305      	str	r3, [sp, #20]
 800fecc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fed0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800fed4:	2b10      	cmp	r3, #16
 800fed6:	dc02      	bgt.n	800fede <__ieee754_rem_pio2+0x1c6>
 800fed8:	e9c4 0100 	strd	r0, r1, [r4]
 800fedc:	e039      	b.n	800ff52 <__ieee754_rem_pio2+0x23a>
 800fede:	a34c      	add	r3, pc, #304	@ (adr r3, 8010010 <__ieee754_rem_pio2+0x2f8>)
 800fee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fee8:	f7f0 fb52 	bl	8000590 <__aeabi_dmul>
 800feec:	4606      	mov	r6, r0
 800feee:	460f      	mov	r7, r1
 800fef0:	4602      	mov	r2, r0
 800fef2:	460b      	mov	r3, r1
 800fef4:	4650      	mov	r0, sl
 800fef6:	4659      	mov	r1, fp
 800fef8:	f7f0 f992 	bl	8000220 <__aeabi_dsub>
 800fefc:	4602      	mov	r2, r0
 800fefe:	460b      	mov	r3, r1
 800ff00:	4680      	mov	r8, r0
 800ff02:	4689      	mov	r9, r1
 800ff04:	4650      	mov	r0, sl
 800ff06:	4659      	mov	r1, fp
 800ff08:	f7f0 f98a 	bl	8000220 <__aeabi_dsub>
 800ff0c:	4632      	mov	r2, r6
 800ff0e:	463b      	mov	r3, r7
 800ff10:	f7f0 f986 	bl	8000220 <__aeabi_dsub>
 800ff14:	a340      	add	r3, pc, #256	@ (adr r3, 8010018 <__ieee754_rem_pio2+0x300>)
 800ff16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff1a:	4606      	mov	r6, r0
 800ff1c:	460f      	mov	r7, r1
 800ff1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff22:	f7f0 fb35 	bl	8000590 <__aeabi_dmul>
 800ff26:	4632      	mov	r2, r6
 800ff28:	463b      	mov	r3, r7
 800ff2a:	f7f0 f979 	bl	8000220 <__aeabi_dsub>
 800ff2e:	4602      	mov	r2, r0
 800ff30:	460b      	mov	r3, r1
 800ff32:	4606      	mov	r6, r0
 800ff34:	460f      	mov	r7, r1
 800ff36:	4640      	mov	r0, r8
 800ff38:	4649      	mov	r1, r9
 800ff3a:	f7f0 f971 	bl	8000220 <__aeabi_dsub>
 800ff3e:	9a05      	ldr	r2, [sp, #20]
 800ff40:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ff44:	1ad3      	subs	r3, r2, r3
 800ff46:	2b31      	cmp	r3, #49	@ 0x31
 800ff48:	dc20      	bgt.n	800ff8c <__ieee754_rem_pio2+0x274>
 800ff4a:	e9c4 0100 	strd	r0, r1, [r4]
 800ff4e:	46c2      	mov	sl, r8
 800ff50:	46cb      	mov	fp, r9
 800ff52:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ff56:	4650      	mov	r0, sl
 800ff58:	4642      	mov	r2, r8
 800ff5a:	464b      	mov	r3, r9
 800ff5c:	4659      	mov	r1, fp
 800ff5e:	f7f0 f95f 	bl	8000220 <__aeabi_dsub>
 800ff62:	463b      	mov	r3, r7
 800ff64:	4632      	mov	r2, r6
 800ff66:	f7f0 f95b 	bl	8000220 <__aeabi_dsub>
 800ff6a:	9b04      	ldr	r3, [sp, #16]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ff72:	f6bf af0e 	bge.w	800fd92 <__ieee754_rem_pio2+0x7a>
 800ff76:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800ff7a:	6063      	str	r3, [r4, #4]
 800ff7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff80:	f8c4 8000 	str.w	r8, [r4]
 800ff84:	60a0      	str	r0, [r4, #8]
 800ff86:	60e3      	str	r3, [r4, #12]
 800ff88:	426d      	negs	r5, r5
 800ff8a:	e702      	b.n	800fd92 <__ieee754_rem_pio2+0x7a>
 800ff8c:	a326      	add	r3, pc, #152	@ (adr r3, 8010028 <__ieee754_rem_pio2+0x310>)
 800ff8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff96:	f7f0 fafb 	bl	8000590 <__aeabi_dmul>
 800ff9a:	4606      	mov	r6, r0
 800ff9c:	460f      	mov	r7, r1
 800ff9e:	4602      	mov	r2, r0
 800ffa0:	460b      	mov	r3, r1
 800ffa2:	4640      	mov	r0, r8
 800ffa4:	4649      	mov	r1, r9
 800ffa6:	f7f0 f93b 	bl	8000220 <__aeabi_dsub>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	460b      	mov	r3, r1
 800ffae:	4682      	mov	sl, r0
 800ffb0:	468b      	mov	fp, r1
 800ffb2:	4640      	mov	r0, r8
 800ffb4:	4649      	mov	r1, r9
 800ffb6:	f7f0 f933 	bl	8000220 <__aeabi_dsub>
 800ffba:	4632      	mov	r2, r6
 800ffbc:	463b      	mov	r3, r7
 800ffbe:	f7f0 f92f 	bl	8000220 <__aeabi_dsub>
 800ffc2:	a31b      	add	r3, pc, #108	@ (adr r3, 8010030 <__ieee754_rem_pio2+0x318>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	4606      	mov	r6, r0
 800ffca:	460f      	mov	r7, r1
 800ffcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffd0:	f7f0 fade 	bl	8000590 <__aeabi_dmul>
 800ffd4:	4632      	mov	r2, r6
 800ffd6:	463b      	mov	r3, r7
 800ffd8:	f7f0 f922 	bl	8000220 <__aeabi_dsub>
 800ffdc:	4606      	mov	r6, r0
 800ffde:	460f      	mov	r7, r1
 800ffe0:	e764      	b.n	800feac <__ieee754_rem_pio2+0x194>
 800ffe2:	4b1b      	ldr	r3, [pc, #108]	@ (8010050 <__ieee754_rem_pio2+0x338>)
 800ffe4:	4598      	cmp	r8, r3
 800ffe6:	d935      	bls.n	8010054 <__ieee754_rem_pio2+0x33c>
 800ffe8:	4632      	mov	r2, r6
 800ffea:	463b      	mov	r3, r7
 800ffec:	4630      	mov	r0, r6
 800ffee:	4639      	mov	r1, r7
 800fff0:	f7f0 f916 	bl	8000220 <__aeabi_dsub>
 800fff4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fff8:	e9c4 0100 	strd	r0, r1, [r4]
 800fffc:	e69e      	b.n	800fd3c <__ieee754_rem_pio2+0x24>
 800fffe:	bf00      	nop
 8010000:	54400000 	.word	0x54400000
 8010004:	3ff921fb 	.word	0x3ff921fb
 8010008:	1a626331 	.word	0x1a626331
 801000c:	3dd0b461 	.word	0x3dd0b461
 8010010:	1a600000 	.word	0x1a600000
 8010014:	3dd0b461 	.word	0x3dd0b461
 8010018:	2e037073 	.word	0x2e037073
 801001c:	3ba3198a 	.word	0x3ba3198a
 8010020:	6dc9c883 	.word	0x6dc9c883
 8010024:	3fe45f30 	.word	0x3fe45f30
 8010028:	2e000000 	.word	0x2e000000
 801002c:	3ba3198a 	.word	0x3ba3198a
 8010030:	252049c1 	.word	0x252049c1
 8010034:	397b839a 	.word	0x397b839a
 8010038:	3fe921fb 	.word	0x3fe921fb
 801003c:	4002d97b 	.word	0x4002d97b
 8010040:	3ff921fb 	.word	0x3ff921fb
 8010044:	413921fb 	.word	0x413921fb
 8010048:	3fe00000 	.word	0x3fe00000
 801004c:	08011510 	.word	0x08011510
 8010050:	7fefffff 	.word	0x7fefffff
 8010054:	ea4f 5528 	mov.w	r5, r8, asr #20
 8010058:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801005c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8010060:	4630      	mov	r0, r6
 8010062:	460f      	mov	r7, r1
 8010064:	f7f0 fd2e 	bl	8000ac4 <__aeabi_d2iz>
 8010068:	f7f0 fa28 	bl	80004bc <__aeabi_i2d>
 801006c:	4602      	mov	r2, r0
 801006e:	460b      	mov	r3, r1
 8010070:	4630      	mov	r0, r6
 8010072:	4639      	mov	r1, r7
 8010074:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010078:	f7f0 f8d2 	bl	8000220 <__aeabi_dsub>
 801007c:	4b22      	ldr	r3, [pc, #136]	@ (8010108 <__ieee754_rem_pio2+0x3f0>)
 801007e:	2200      	movs	r2, #0
 8010080:	f7f0 fa86 	bl	8000590 <__aeabi_dmul>
 8010084:	460f      	mov	r7, r1
 8010086:	4606      	mov	r6, r0
 8010088:	f7f0 fd1c 	bl	8000ac4 <__aeabi_d2iz>
 801008c:	f7f0 fa16 	bl	80004bc <__aeabi_i2d>
 8010090:	4602      	mov	r2, r0
 8010092:	460b      	mov	r3, r1
 8010094:	4630      	mov	r0, r6
 8010096:	4639      	mov	r1, r7
 8010098:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801009c:	f7f0 f8c0 	bl	8000220 <__aeabi_dsub>
 80100a0:	4b19      	ldr	r3, [pc, #100]	@ (8010108 <__ieee754_rem_pio2+0x3f0>)
 80100a2:	2200      	movs	r2, #0
 80100a4:	f7f0 fa74 	bl	8000590 <__aeabi_dmul>
 80100a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80100ac:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80100b0:	f04f 0803 	mov.w	r8, #3
 80100b4:	2600      	movs	r6, #0
 80100b6:	2700      	movs	r7, #0
 80100b8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80100bc:	4632      	mov	r2, r6
 80100be:	463b      	mov	r3, r7
 80100c0:	46c2      	mov	sl, r8
 80100c2:	f108 38ff 	add.w	r8, r8, #4294967295
 80100c6:	f7f0 fccb 	bl	8000a60 <__aeabi_dcmpeq>
 80100ca:	2800      	cmp	r0, #0
 80100cc:	d1f4      	bne.n	80100b8 <__ieee754_rem_pio2+0x3a0>
 80100ce:	4b0f      	ldr	r3, [pc, #60]	@ (801010c <__ieee754_rem_pio2+0x3f4>)
 80100d0:	9301      	str	r3, [sp, #4]
 80100d2:	2302      	movs	r3, #2
 80100d4:	9300      	str	r3, [sp, #0]
 80100d6:	462a      	mov	r2, r5
 80100d8:	4653      	mov	r3, sl
 80100da:	4621      	mov	r1, r4
 80100dc:	a806      	add	r0, sp, #24
 80100de:	f000 fb5b 	bl	8010798 <__kernel_rem_pio2>
 80100e2:	9b04      	ldr	r3, [sp, #16]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	4605      	mov	r5, r0
 80100e8:	f6bf ae53 	bge.w	800fd92 <__ieee754_rem_pio2+0x7a>
 80100ec:	e9d4 2100 	ldrd	r2, r1, [r4]
 80100f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80100f4:	e9c4 2300 	strd	r2, r3, [r4]
 80100f8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80100fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010100:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010104:	e740      	b.n	800ff88 <__ieee754_rem_pio2+0x270>
 8010106:	bf00      	nop
 8010108:	41700000 	.word	0x41700000
 801010c:	08011590 	.word	0x08011590

08010110 <fabs>:
 8010110:	ec51 0b10 	vmov	r0, r1, d0
 8010114:	4602      	mov	r2, r0
 8010116:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801011a:	ec43 2b10 	vmov	d0, r2, r3
 801011e:	4770      	bx	lr

08010120 <__kernel_cosf>:
 8010120:	ee10 3a10 	vmov	r3, s0
 8010124:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010128:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801012c:	eef0 6a40 	vmov.f32	s13, s0
 8010130:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010134:	d204      	bcs.n	8010140 <__kernel_cosf+0x20>
 8010136:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801013a:	ee17 2a90 	vmov	r2, s15
 801013e:	b342      	cbz	r2, 8010192 <__kernel_cosf+0x72>
 8010140:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010144:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80101b0 <__kernel_cosf+0x90>
 8010148:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80101b4 <__kernel_cosf+0x94>
 801014c:	4a1a      	ldr	r2, [pc, #104]	@ (80101b8 <__kernel_cosf+0x98>)
 801014e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010152:	4293      	cmp	r3, r2
 8010154:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80101bc <__kernel_cosf+0x9c>
 8010158:	eee6 7a07 	vfma.f32	s15, s12, s14
 801015c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80101c0 <__kernel_cosf+0xa0>
 8010160:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010164:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80101c4 <__kernel_cosf+0xa4>
 8010168:	eee6 7a07 	vfma.f32	s15, s12, s14
 801016c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80101c8 <__kernel_cosf+0xa8>
 8010170:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010174:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8010178:	ee26 6a07 	vmul.f32	s12, s12, s14
 801017c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010180:	eee7 0a06 	vfma.f32	s1, s14, s12
 8010184:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010188:	d804      	bhi.n	8010194 <__kernel_cosf+0x74>
 801018a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801018e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010192:	4770      	bx	lr
 8010194:	4a0d      	ldr	r2, [pc, #52]	@ (80101cc <__kernel_cosf+0xac>)
 8010196:	4293      	cmp	r3, r2
 8010198:	bf9a      	itte	ls
 801019a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801019e:	ee07 3a10 	vmovls	s14, r3
 80101a2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80101a6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80101aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101ae:	e7ec      	b.n	801018a <__kernel_cosf+0x6a>
 80101b0:	ad47d74e 	.word	0xad47d74e
 80101b4:	310f74f6 	.word	0x310f74f6
 80101b8:	3e999999 	.word	0x3e999999
 80101bc:	b493f27c 	.word	0xb493f27c
 80101c0:	37d00d01 	.word	0x37d00d01
 80101c4:	bab60b61 	.word	0xbab60b61
 80101c8:	3d2aaaab 	.word	0x3d2aaaab
 80101cc:	3f480000 	.word	0x3f480000

080101d0 <__kernel_sinf>:
 80101d0:	ee10 3a10 	vmov	r3, s0
 80101d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80101d8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80101dc:	d204      	bcs.n	80101e8 <__kernel_sinf+0x18>
 80101de:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80101e2:	ee17 3a90 	vmov	r3, s15
 80101e6:	b35b      	cbz	r3, 8010240 <__kernel_sinf+0x70>
 80101e8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80101ec:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010244 <__kernel_sinf+0x74>
 80101f0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010248 <__kernel_sinf+0x78>
 80101f4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80101f8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801024c <__kernel_sinf+0x7c>
 80101fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010200:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010250 <__kernel_sinf+0x80>
 8010204:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010208:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010254 <__kernel_sinf+0x84>
 801020c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010210:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010214:	b930      	cbnz	r0, 8010224 <__kernel_sinf+0x54>
 8010216:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8010258 <__kernel_sinf+0x88>
 801021a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801021e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010222:	4770      	bx	lr
 8010224:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010228:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801022c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010230:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010234:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801025c <__kernel_sinf+0x8c>
 8010238:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801023c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010240:	4770      	bx	lr
 8010242:	bf00      	nop
 8010244:	2f2ec9d3 	.word	0x2f2ec9d3
 8010248:	b2d72f34 	.word	0xb2d72f34
 801024c:	3638ef1b 	.word	0x3638ef1b
 8010250:	b9500d01 	.word	0xb9500d01
 8010254:	3c088889 	.word	0x3c088889
 8010258:	be2aaaab 	.word	0xbe2aaaab
 801025c:	3e2aaaab 	.word	0x3e2aaaab

08010260 <__ieee754_fmodf>:
 8010260:	b570      	push	{r4, r5, r6, lr}
 8010262:	ee10 6a90 	vmov	r6, s1
 8010266:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801026a:	1e5a      	subs	r2, r3, #1
 801026c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010270:	d206      	bcs.n	8010280 <__ieee754_fmodf+0x20>
 8010272:	ee10 4a10 	vmov	r4, s0
 8010276:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 801027a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801027e:	d304      	bcc.n	801028a <__ieee754_fmodf+0x2a>
 8010280:	ee60 0a20 	vmul.f32	s1, s0, s1
 8010284:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8010288:	bd70      	pop	{r4, r5, r6, pc}
 801028a:	4299      	cmp	r1, r3
 801028c:	dbfc      	blt.n	8010288 <__ieee754_fmodf+0x28>
 801028e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8010292:	d105      	bne.n	80102a0 <__ieee754_fmodf+0x40>
 8010294:	4b32      	ldr	r3, [pc, #200]	@ (8010360 <__ieee754_fmodf+0x100>)
 8010296:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 801029a:	ed93 0a00 	vldr	s0, [r3]
 801029e:	e7f3      	b.n	8010288 <__ieee754_fmodf+0x28>
 80102a0:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80102a4:	d146      	bne.n	8010334 <__ieee754_fmodf+0xd4>
 80102a6:	020a      	lsls	r2, r1, #8
 80102a8:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 80102ac:	2a00      	cmp	r2, #0
 80102ae:	dc3e      	bgt.n	801032e <__ieee754_fmodf+0xce>
 80102b0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80102b4:	bf01      	itttt	eq
 80102b6:	021a      	lsleq	r2, r3, #8
 80102b8:	fab2 f282 	clzeq	r2, r2
 80102bc:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 80102c0:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 80102c4:	bf16      	itet	ne
 80102c6:	15da      	asrne	r2, r3, #23
 80102c8:	3282      	addeq	r2, #130	@ 0x82
 80102ca:	3a7f      	subne	r2, #127	@ 0x7f
 80102cc:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 80102d0:	bfbb      	ittet	lt
 80102d2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80102d6:	1a24      	sublt	r4, r4, r0
 80102d8:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 80102dc:	40a1      	lsllt	r1, r4
 80102de:	bfa8      	it	ge
 80102e0:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 80102e4:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80102e8:	bfb5      	itete	lt
 80102ea:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80102ee:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 80102f2:	1aa4      	sublt	r4, r4, r2
 80102f4:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 80102f8:	bfb8      	it	lt
 80102fa:	fa03 f404 	lsllt.w	r4, r3, r4
 80102fe:	1a80      	subs	r0, r0, r2
 8010300:	1b0b      	subs	r3, r1, r4
 8010302:	b9d0      	cbnz	r0, 801033a <__ieee754_fmodf+0xda>
 8010304:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8010308:	bf28      	it	cs
 801030a:	460b      	movcs	r3, r1
 801030c:	2b00      	cmp	r3, #0
 801030e:	d0c1      	beq.n	8010294 <__ieee754_fmodf+0x34>
 8010310:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010314:	db19      	blt.n	801034a <__ieee754_fmodf+0xea>
 8010316:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 801031a:	db19      	blt.n	8010350 <__ieee754_fmodf+0xf0>
 801031c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8010320:	327f      	adds	r2, #127	@ 0x7f
 8010322:	432b      	orrs	r3, r5
 8010324:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8010328:	ee00 3a10 	vmov	s0, r3
 801032c:	e7ac      	b.n	8010288 <__ieee754_fmodf+0x28>
 801032e:	3801      	subs	r0, #1
 8010330:	0052      	lsls	r2, r2, #1
 8010332:	e7bb      	b.n	80102ac <__ieee754_fmodf+0x4c>
 8010334:	15c8      	asrs	r0, r1, #23
 8010336:	387f      	subs	r0, #127	@ 0x7f
 8010338:	e7ba      	b.n	80102b0 <__ieee754_fmodf+0x50>
 801033a:	2b00      	cmp	r3, #0
 801033c:	da02      	bge.n	8010344 <__ieee754_fmodf+0xe4>
 801033e:	0049      	lsls	r1, r1, #1
 8010340:	3801      	subs	r0, #1
 8010342:	e7dd      	b.n	8010300 <__ieee754_fmodf+0xa0>
 8010344:	d0a6      	beq.n	8010294 <__ieee754_fmodf+0x34>
 8010346:	0059      	lsls	r1, r3, #1
 8010348:	e7fa      	b.n	8010340 <__ieee754_fmodf+0xe0>
 801034a:	005b      	lsls	r3, r3, #1
 801034c:	3a01      	subs	r2, #1
 801034e:	e7df      	b.n	8010310 <__ieee754_fmodf+0xb0>
 8010350:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8010354:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8010358:	3282      	adds	r2, #130	@ 0x82
 801035a:	4113      	asrs	r3, r2
 801035c:	432b      	orrs	r3, r5
 801035e:	e7e3      	b.n	8010328 <__ieee754_fmodf+0xc8>
 8010360:	08011698 	.word	0x08011698

08010364 <__ieee754_rem_pio2f>:
 8010364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010366:	ee10 6a10 	vmov	r6, s0
 801036a:	4b88      	ldr	r3, [pc, #544]	@ (801058c <__ieee754_rem_pio2f+0x228>)
 801036c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8010370:	429d      	cmp	r5, r3
 8010372:	b087      	sub	sp, #28
 8010374:	4604      	mov	r4, r0
 8010376:	d805      	bhi.n	8010384 <__ieee754_rem_pio2f+0x20>
 8010378:	2300      	movs	r3, #0
 801037a:	ed80 0a00 	vstr	s0, [r0]
 801037e:	6043      	str	r3, [r0, #4]
 8010380:	2000      	movs	r0, #0
 8010382:	e022      	b.n	80103ca <__ieee754_rem_pio2f+0x66>
 8010384:	4b82      	ldr	r3, [pc, #520]	@ (8010590 <__ieee754_rem_pio2f+0x22c>)
 8010386:	429d      	cmp	r5, r3
 8010388:	d83a      	bhi.n	8010400 <__ieee754_rem_pio2f+0x9c>
 801038a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801038e:	2e00      	cmp	r6, #0
 8010390:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8010594 <__ieee754_rem_pio2f+0x230>
 8010394:	4a80      	ldr	r2, [pc, #512]	@ (8010598 <__ieee754_rem_pio2f+0x234>)
 8010396:	f023 030f 	bic.w	r3, r3, #15
 801039a:	dd18      	ble.n	80103ce <__ieee754_rem_pio2f+0x6a>
 801039c:	4293      	cmp	r3, r2
 801039e:	ee70 7a47 	vsub.f32	s15, s0, s14
 80103a2:	bf09      	itett	eq
 80103a4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 801059c <__ieee754_rem_pio2f+0x238>
 80103a8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80105a0 <__ieee754_rem_pio2f+0x23c>
 80103ac:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80105a4 <__ieee754_rem_pio2f+0x240>
 80103b0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80103b4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80103b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103bc:	ed80 7a00 	vstr	s14, [r0]
 80103c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80103c4:	edc0 7a01 	vstr	s15, [r0, #4]
 80103c8:	2001      	movs	r0, #1
 80103ca:	b007      	add	sp, #28
 80103cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103ce:	4293      	cmp	r3, r2
 80103d0:	ee70 7a07 	vadd.f32	s15, s0, s14
 80103d4:	bf09      	itett	eq
 80103d6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 801059c <__ieee754_rem_pio2f+0x238>
 80103da:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80105a0 <__ieee754_rem_pio2f+0x23c>
 80103de:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80105a4 <__ieee754_rem_pio2f+0x240>
 80103e2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80103e6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80103ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103ee:	ed80 7a00 	vstr	s14, [r0]
 80103f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103f6:	edc0 7a01 	vstr	s15, [r0, #4]
 80103fa:	f04f 30ff 	mov.w	r0, #4294967295
 80103fe:	e7e4      	b.n	80103ca <__ieee754_rem_pio2f+0x66>
 8010400:	4b69      	ldr	r3, [pc, #420]	@ (80105a8 <__ieee754_rem_pio2f+0x244>)
 8010402:	429d      	cmp	r5, r3
 8010404:	d873      	bhi.n	80104ee <__ieee754_rem_pio2f+0x18a>
 8010406:	f000 f8dd 	bl	80105c4 <fabsf>
 801040a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80105ac <__ieee754_rem_pio2f+0x248>
 801040e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010412:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010416:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801041a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801041e:	ee17 0a90 	vmov	r0, s15
 8010422:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010594 <__ieee754_rem_pio2f+0x230>
 8010426:	eea7 0a67 	vfms.f32	s0, s14, s15
 801042a:	281f      	cmp	r0, #31
 801042c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80105a0 <__ieee754_rem_pio2f+0x23c>
 8010430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010434:	eeb1 6a47 	vneg.f32	s12, s14
 8010438:	ee70 6a67 	vsub.f32	s13, s0, s15
 801043c:	ee16 1a90 	vmov	r1, s13
 8010440:	dc09      	bgt.n	8010456 <__ieee754_rem_pio2f+0xf2>
 8010442:	4a5b      	ldr	r2, [pc, #364]	@ (80105b0 <__ieee754_rem_pio2f+0x24c>)
 8010444:	1e47      	subs	r7, r0, #1
 8010446:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801044a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801044e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010452:	4293      	cmp	r3, r2
 8010454:	d107      	bne.n	8010466 <__ieee754_rem_pio2f+0x102>
 8010456:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801045a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801045e:	2a08      	cmp	r2, #8
 8010460:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8010464:	dc14      	bgt.n	8010490 <__ieee754_rem_pio2f+0x12c>
 8010466:	6021      	str	r1, [r4, #0]
 8010468:	ed94 7a00 	vldr	s14, [r4]
 801046c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8010470:	2e00      	cmp	r6, #0
 8010472:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010476:	ed84 0a01 	vstr	s0, [r4, #4]
 801047a:	daa6      	bge.n	80103ca <__ieee754_rem_pio2f+0x66>
 801047c:	eeb1 7a47 	vneg.f32	s14, s14
 8010480:	eeb1 0a40 	vneg.f32	s0, s0
 8010484:	ed84 7a00 	vstr	s14, [r4]
 8010488:	ed84 0a01 	vstr	s0, [r4, #4]
 801048c:	4240      	negs	r0, r0
 801048e:	e79c      	b.n	80103ca <__ieee754_rem_pio2f+0x66>
 8010490:	eddf 5a42 	vldr	s11, [pc, #264]	@ 801059c <__ieee754_rem_pio2f+0x238>
 8010494:	eef0 6a40 	vmov.f32	s13, s0
 8010498:	eee6 6a25 	vfma.f32	s13, s12, s11
 801049c:	ee70 7a66 	vsub.f32	s15, s0, s13
 80104a0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80104a4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80105a4 <__ieee754_rem_pio2f+0x240>
 80104a8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80104ac:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80104b0:	ee15 2a90 	vmov	r2, s11
 80104b4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80104b8:	1a5b      	subs	r3, r3, r1
 80104ba:	2b19      	cmp	r3, #25
 80104bc:	dc04      	bgt.n	80104c8 <__ieee754_rem_pio2f+0x164>
 80104be:	edc4 5a00 	vstr	s11, [r4]
 80104c2:	eeb0 0a66 	vmov.f32	s0, s13
 80104c6:	e7cf      	b.n	8010468 <__ieee754_rem_pio2f+0x104>
 80104c8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80105b4 <__ieee754_rem_pio2f+0x250>
 80104cc:	eeb0 0a66 	vmov.f32	s0, s13
 80104d0:	eea6 0a25 	vfma.f32	s0, s12, s11
 80104d4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80104d8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80105b8 <__ieee754_rem_pio2f+0x254>
 80104dc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80104e0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80104e4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80104e8:	ed84 7a00 	vstr	s14, [r4]
 80104ec:	e7bc      	b.n	8010468 <__ieee754_rem_pio2f+0x104>
 80104ee:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80104f2:	d306      	bcc.n	8010502 <__ieee754_rem_pio2f+0x19e>
 80104f4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80104f8:	edc0 7a01 	vstr	s15, [r0, #4]
 80104fc:	edc0 7a00 	vstr	s15, [r0]
 8010500:	e73e      	b.n	8010380 <__ieee754_rem_pio2f+0x1c>
 8010502:	15ea      	asrs	r2, r5, #23
 8010504:	3a86      	subs	r2, #134	@ 0x86
 8010506:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801050a:	ee07 3a90 	vmov	s15, r3
 801050e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010512:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80105bc <__ieee754_rem_pio2f+0x258>
 8010516:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801051a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801051e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8010522:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010526:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801052a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801052e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010532:	ed8d 7a04 	vstr	s14, [sp, #16]
 8010536:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801053a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801053e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010542:	edcd 7a05 	vstr	s15, [sp, #20]
 8010546:	d11e      	bne.n	8010586 <__ieee754_rem_pio2f+0x222>
 8010548:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801054c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010550:	bf0c      	ite	eq
 8010552:	2301      	moveq	r3, #1
 8010554:	2302      	movne	r3, #2
 8010556:	491a      	ldr	r1, [pc, #104]	@ (80105c0 <__ieee754_rem_pio2f+0x25c>)
 8010558:	9101      	str	r1, [sp, #4]
 801055a:	2102      	movs	r1, #2
 801055c:	9100      	str	r1, [sp, #0]
 801055e:	a803      	add	r0, sp, #12
 8010560:	4621      	mov	r1, r4
 8010562:	f000 fc69 	bl	8010e38 <__kernel_rem_pio2f>
 8010566:	2e00      	cmp	r6, #0
 8010568:	f6bf af2f 	bge.w	80103ca <__ieee754_rem_pio2f+0x66>
 801056c:	edd4 7a00 	vldr	s15, [r4]
 8010570:	eef1 7a67 	vneg.f32	s15, s15
 8010574:	edc4 7a00 	vstr	s15, [r4]
 8010578:	edd4 7a01 	vldr	s15, [r4, #4]
 801057c:	eef1 7a67 	vneg.f32	s15, s15
 8010580:	edc4 7a01 	vstr	s15, [r4, #4]
 8010584:	e782      	b.n	801048c <__ieee754_rem_pio2f+0x128>
 8010586:	2303      	movs	r3, #3
 8010588:	e7e5      	b.n	8010556 <__ieee754_rem_pio2f+0x1f2>
 801058a:	bf00      	nop
 801058c:	3f490fd8 	.word	0x3f490fd8
 8010590:	4016cbe3 	.word	0x4016cbe3
 8010594:	3fc90f80 	.word	0x3fc90f80
 8010598:	3fc90fd0 	.word	0x3fc90fd0
 801059c:	37354400 	.word	0x37354400
 80105a0:	37354443 	.word	0x37354443
 80105a4:	2e85a308 	.word	0x2e85a308
 80105a8:	43490f80 	.word	0x43490f80
 80105ac:	3f22f984 	.word	0x3f22f984
 80105b0:	080116a0 	.word	0x080116a0
 80105b4:	2e85a300 	.word	0x2e85a300
 80105b8:	248d3132 	.word	0x248d3132
 80105bc:	43800000 	.word	0x43800000
 80105c0:	08011720 	.word	0x08011720

080105c4 <fabsf>:
 80105c4:	ee10 3a10 	vmov	r3, s0
 80105c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80105cc:	ee00 3a10 	vmov	s0, r3
 80105d0:	4770      	bx	lr
 80105d2:	0000      	movs	r0, r0
 80105d4:	0000      	movs	r0, r0
	...

080105d8 <scalbn>:
 80105d8:	b570      	push	{r4, r5, r6, lr}
 80105da:	ec55 4b10 	vmov	r4, r5, d0
 80105de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80105e2:	4606      	mov	r6, r0
 80105e4:	462b      	mov	r3, r5
 80105e6:	b991      	cbnz	r1, 801060e <scalbn+0x36>
 80105e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80105ec:	4323      	orrs	r3, r4
 80105ee:	d03b      	beq.n	8010668 <scalbn+0x90>
 80105f0:	4b33      	ldr	r3, [pc, #204]	@ (80106c0 <scalbn+0xe8>)
 80105f2:	4620      	mov	r0, r4
 80105f4:	4629      	mov	r1, r5
 80105f6:	2200      	movs	r2, #0
 80105f8:	f7ef ffca 	bl	8000590 <__aeabi_dmul>
 80105fc:	4b31      	ldr	r3, [pc, #196]	@ (80106c4 <scalbn+0xec>)
 80105fe:	429e      	cmp	r6, r3
 8010600:	4604      	mov	r4, r0
 8010602:	460d      	mov	r5, r1
 8010604:	da0f      	bge.n	8010626 <scalbn+0x4e>
 8010606:	a326      	add	r3, pc, #152	@ (adr r3, 80106a0 <scalbn+0xc8>)
 8010608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801060c:	e01e      	b.n	801064c <scalbn+0x74>
 801060e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010612:	4291      	cmp	r1, r2
 8010614:	d10b      	bne.n	801062e <scalbn+0x56>
 8010616:	4622      	mov	r2, r4
 8010618:	4620      	mov	r0, r4
 801061a:	4629      	mov	r1, r5
 801061c:	f7ef fe02 	bl	8000224 <__adddf3>
 8010620:	4604      	mov	r4, r0
 8010622:	460d      	mov	r5, r1
 8010624:	e020      	b.n	8010668 <scalbn+0x90>
 8010626:	460b      	mov	r3, r1
 8010628:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801062c:	3936      	subs	r1, #54	@ 0x36
 801062e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010632:	4296      	cmp	r6, r2
 8010634:	dd0d      	ble.n	8010652 <scalbn+0x7a>
 8010636:	2d00      	cmp	r5, #0
 8010638:	a11b      	add	r1, pc, #108	@ (adr r1, 80106a8 <scalbn+0xd0>)
 801063a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801063e:	da02      	bge.n	8010646 <scalbn+0x6e>
 8010640:	a11b      	add	r1, pc, #108	@ (adr r1, 80106b0 <scalbn+0xd8>)
 8010642:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010646:	a318      	add	r3, pc, #96	@ (adr r3, 80106a8 <scalbn+0xd0>)
 8010648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801064c:	f7ef ffa0 	bl	8000590 <__aeabi_dmul>
 8010650:	e7e6      	b.n	8010620 <scalbn+0x48>
 8010652:	1872      	adds	r2, r6, r1
 8010654:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010658:	428a      	cmp	r2, r1
 801065a:	dcec      	bgt.n	8010636 <scalbn+0x5e>
 801065c:	2a00      	cmp	r2, #0
 801065e:	dd06      	ble.n	801066e <scalbn+0x96>
 8010660:	f36f 531e 	bfc	r3, #20, #11
 8010664:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010668:	ec45 4b10 	vmov	d0, r4, r5
 801066c:	bd70      	pop	{r4, r5, r6, pc}
 801066e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010672:	da08      	bge.n	8010686 <scalbn+0xae>
 8010674:	2d00      	cmp	r5, #0
 8010676:	a10a      	add	r1, pc, #40	@ (adr r1, 80106a0 <scalbn+0xc8>)
 8010678:	e9d1 0100 	ldrd	r0, r1, [r1]
 801067c:	dac3      	bge.n	8010606 <scalbn+0x2e>
 801067e:	a10e      	add	r1, pc, #56	@ (adr r1, 80106b8 <scalbn+0xe0>)
 8010680:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010684:	e7bf      	b.n	8010606 <scalbn+0x2e>
 8010686:	3236      	adds	r2, #54	@ 0x36
 8010688:	f36f 531e 	bfc	r3, #20, #11
 801068c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010690:	4620      	mov	r0, r4
 8010692:	4b0d      	ldr	r3, [pc, #52]	@ (80106c8 <scalbn+0xf0>)
 8010694:	4629      	mov	r1, r5
 8010696:	2200      	movs	r2, #0
 8010698:	e7d8      	b.n	801064c <scalbn+0x74>
 801069a:	bf00      	nop
 801069c:	f3af 8000 	nop.w
 80106a0:	c2f8f359 	.word	0xc2f8f359
 80106a4:	01a56e1f 	.word	0x01a56e1f
 80106a8:	8800759c 	.word	0x8800759c
 80106ac:	7e37e43c 	.word	0x7e37e43c
 80106b0:	8800759c 	.word	0x8800759c
 80106b4:	fe37e43c 	.word	0xfe37e43c
 80106b8:	c2f8f359 	.word	0xc2f8f359
 80106bc:	81a56e1f 	.word	0x81a56e1f
 80106c0:	43500000 	.word	0x43500000
 80106c4:	ffff3cb0 	.word	0xffff3cb0
 80106c8:	3c900000 	.word	0x3c900000

080106cc <scalbnf>:
 80106cc:	ee10 3a10 	vmov	r3, s0
 80106d0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80106d4:	d02b      	beq.n	801072e <scalbnf+0x62>
 80106d6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80106da:	d302      	bcc.n	80106e2 <scalbnf+0x16>
 80106dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80106e0:	4770      	bx	lr
 80106e2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80106e6:	d123      	bne.n	8010730 <scalbnf+0x64>
 80106e8:	4b24      	ldr	r3, [pc, #144]	@ (801077c <scalbnf+0xb0>)
 80106ea:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010780 <scalbnf+0xb4>
 80106ee:	4298      	cmp	r0, r3
 80106f0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80106f4:	db17      	blt.n	8010726 <scalbnf+0x5a>
 80106f6:	ee10 3a10 	vmov	r3, s0
 80106fa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80106fe:	3a19      	subs	r2, #25
 8010700:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010704:	4288      	cmp	r0, r1
 8010706:	dd15      	ble.n	8010734 <scalbnf+0x68>
 8010708:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010784 <scalbnf+0xb8>
 801070c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010788 <scalbnf+0xbc>
 8010710:	ee10 3a10 	vmov	r3, s0
 8010714:	eeb0 7a67 	vmov.f32	s14, s15
 8010718:	2b00      	cmp	r3, #0
 801071a:	bfb8      	it	lt
 801071c:	eef0 7a66 	vmovlt.f32	s15, s13
 8010720:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010724:	4770      	bx	lr
 8010726:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801078c <scalbnf+0xc0>
 801072a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801072e:	4770      	bx	lr
 8010730:	0dd2      	lsrs	r2, r2, #23
 8010732:	e7e5      	b.n	8010700 <scalbnf+0x34>
 8010734:	4410      	add	r0, r2
 8010736:	28fe      	cmp	r0, #254	@ 0xfe
 8010738:	dce6      	bgt.n	8010708 <scalbnf+0x3c>
 801073a:	2800      	cmp	r0, #0
 801073c:	dd06      	ble.n	801074c <scalbnf+0x80>
 801073e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010742:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010746:	ee00 3a10 	vmov	s0, r3
 801074a:	4770      	bx	lr
 801074c:	f110 0f16 	cmn.w	r0, #22
 8010750:	da09      	bge.n	8010766 <scalbnf+0x9a>
 8010752:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801078c <scalbnf+0xc0>
 8010756:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010790 <scalbnf+0xc4>
 801075a:	ee10 3a10 	vmov	r3, s0
 801075e:	eeb0 7a67 	vmov.f32	s14, s15
 8010762:	2b00      	cmp	r3, #0
 8010764:	e7d9      	b.n	801071a <scalbnf+0x4e>
 8010766:	3019      	adds	r0, #25
 8010768:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801076c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010770:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010794 <scalbnf+0xc8>
 8010774:	ee07 3a90 	vmov	s15, r3
 8010778:	e7d7      	b.n	801072a <scalbnf+0x5e>
 801077a:	bf00      	nop
 801077c:	ffff3cb0 	.word	0xffff3cb0
 8010780:	4c000000 	.word	0x4c000000
 8010784:	7149f2ca 	.word	0x7149f2ca
 8010788:	f149f2ca 	.word	0xf149f2ca
 801078c:	0da24260 	.word	0x0da24260
 8010790:	8da24260 	.word	0x8da24260
 8010794:	33000000 	.word	0x33000000

08010798 <__kernel_rem_pio2>:
 8010798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801079c:	ed2d 8b02 	vpush	{d8}
 80107a0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80107a4:	f112 0f14 	cmn.w	r2, #20
 80107a8:	9306      	str	r3, [sp, #24]
 80107aa:	9104      	str	r1, [sp, #16]
 80107ac:	4bc2      	ldr	r3, [pc, #776]	@ (8010ab8 <__kernel_rem_pio2+0x320>)
 80107ae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80107b0:	9008      	str	r0, [sp, #32]
 80107b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80107b6:	9300      	str	r3, [sp, #0]
 80107b8:	9b06      	ldr	r3, [sp, #24]
 80107ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80107be:	bfa8      	it	ge
 80107c0:	1ed4      	subge	r4, r2, #3
 80107c2:	9305      	str	r3, [sp, #20]
 80107c4:	bfb2      	itee	lt
 80107c6:	2400      	movlt	r4, #0
 80107c8:	2318      	movge	r3, #24
 80107ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80107ce:	f06f 0317 	mvn.w	r3, #23
 80107d2:	fb04 3303 	mla	r3, r4, r3, r3
 80107d6:	eb03 0b02 	add.w	fp, r3, r2
 80107da:	9b00      	ldr	r3, [sp, #0]
 80107dc:	9a05      	ldr	r2, [sp, #20]
 80107de:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8010aa8 <__kernel_rem_pio2+0x310>
 80107e2:	eb03 0802 	add.w	r8, r3, r2
 80107e6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80107e8:	1aa7      	subs	r7, r4, r2
 80107ea:	ae20      	add	r6, sp, #128	@ 0x80
 80107ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80107f0:	2500      	movs	r5, #0
 80107f2:	4545      	cmp	r5, r8
 80107f4:	dd12      	ble.n	801081c <__kernel_rem_pio2+0x84>
 80107f6:	9b06      	ldr	r3, [sp, #24]
 80107f8:	aa20      	add	r2, sp, #128	@ 0x80
 80107fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80107fe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8010802:	2700      	movs	r7, #0
 8010804:	9b00      	ldr	r3, [sp, #0]
 8010806:	429f      	cmp	r7, r3
 8010808:	dc2e      	bgt.n	8010868 <__kernel_rem_pio2+0xd0>
 801080a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8010aa8 <__kernel_rem_pio2+0x310>
 801080e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010812:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010816:	46a8      	mov	r8, r5
 8010818:	2600      	movs	r6, #0
 801081a:	e01b      	b.n	8010854 <__kernel_rem_pio2+0xbc>
 801081c:	42ef      	cmn	r7, r5
 801081e:	d407      	bmi.n	8010830 <__kernel_rem_pio2+0x98>
 8010820:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010824:	f7ef fe4a 	bl	80004bc <__aeabi_i2d>
 8010828:	e8e6 0102 	strd	r0, r1, [r6], #8
 801082c:	3501      	adds	r5, #1
 801082e:	e7e0      	b.n	80107f2 <__kernel_rem_pio2+0x5a>
 8010830:	ec51 0b18 	vmov	r0, r1, d8
 8010834:	e7f8      	b.n	8010828 <__kernel_rem_pio2+0x90>
 8010836:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801083a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801083e:	f7ef fea7 	bl	8000590 <__aeabi_dmul>
 8010842:	4602      	mov	r2, r0
 8010844:	460b      	mov	r3, r1
 8010846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801084a:	f7ef fceb 	bl	8000224 <__adddf3>
 801084e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010852:	3601      	adds	r6, #1
 8010854:	9b05      	ldr	r3, [sp, #20]
 8010856:	429e      	cmp	r6, r3
 8010858:	dded      	ble.n	8010836 <__kernel_rem_pio2+0x9e>
 801085a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801085e:	3701      	adds	r7, #1
 8010860:	ecaa 7b02 	vstmia	sl!, {d7}
 8010864:	3508      	adds	r5, #8
 8010866:	e7cd      	b.n	8010804 <__kernel_rem_pio2+0x6c>
 8010868:	9b00      	ldr	r3, [sp, #0]
 801086a:	f8dd 8000 	ldr.w	r8, [sp]
 801086e:	aa0c      	add	r2, sp, #48	@ 0x30
 8010870:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010874:	930a      	str	r3, [sp, #40]	@ 0x28
 8010876:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010878:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801087c:	9309      	str	r3, [sp, #36]	@ 0x24
 801087e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8010882:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010884:	ab98      	add	r3, sp, #608	@ 0x260
 8010886:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801088a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801088e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010892:	ac0c      	add	r4, sp, #48	@ 0x30
 8010894:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010896:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801089a:	46a1      	mov	r9, r4
 801089c:	46c2      	mov	sl, r8
 801089e:	f1ba 0f00 	cmp.w	sl, #0
 80108a2:	dc77      	bgt.n	8010994 <__kernel_rem_pio2+0x1fc>
 80108a4:	4658      	mov	r0, fp
 80108a6:	ed9d 0b02 	vldr	d0, [sp, #8]
 80108aa:	f7ff fe95 	bl	80105d8 <scalbn>
 80108ae:	ec57 6b10 	vmov	r6, r7, d0
 80108b2:	2200      	movs	r2, #0
 80108b4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80108b8:	4630      	mov	r0, r6
 80108ba:	4639      	mov	r1, r7
 80108bc:	f7ef fe68 	bl	8000590 <__aeabi_dmul>
 80108c0:	ec41 0b10 	vmov	d0, r0, r1
 80108c4:	f000 fd20 	bl	8011308 <floor>
 80108c8:	4b7c      	ldr	r3, [pc, #496]	@ (8010abc <__kernel_rem_pio2+0x324>)
 80108ca:	ec51 0b10 	vmov	r0, r1, d0
 80108ce:	2200      	movs	r2, #0
 80108d0:	f7ef fe5e 	bl	8000590 <__aeabi_dmul>
 80108d4:	4602      	mov	r2, r0
 80108d6:	460b      	mov	r3, r1
 80108d8:	4630      	mov	r0, r6
 80108da:	4639      	mov	r1, r7
 80108dc:	f7ef fca0 	bl	8000220 <__aeabi_dsub>
 80108e0:	460f      	mov	r7, r1
 80108e2:	4606      	mov	r6, r0
 80108e4:	f7f0 f8ee 	bl	8000ac4 <__aeabi_d2iz>
 80108e8:	9002      	str	r0, [sp, #8]
 80108ea:	f7ef fde7 	bl	80004bc <__aeabi_i2d>
 80108ee:	4602      	mov	r2, r0
 80108f0:	460b      	mov	r3, r1
 80108f2:	4630      	mov	r0, r6
 80108f4:	4639      	mov	r1, r7
 80108f6:	f7ef fc93 	bl	8000220 <__aeabi_dsub>
 80108fa:	f1bb 0f00 	cmp.w	fp, #0
 80108fe:	4606      	mov	r6, r0
 8010900:	460f      	mov	r7, r1
 8010902:	dd6c      	ble.n	80109de <__kernel_rem_pio2+0x246>
 8010904:	f108 31ff 	add.w	r1, r8, #4294967295
 8010908:	ab0c      	add	r3, sp, #48	@ 0x30
 801090a:	9d02      	ldr	r5, [sp, #8]
 801090c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010910:	f1cb 0018 	rsb	r0, fp, #24
 8010914:	fa43 f200 	asr.w	r2, r3, r0
 8010918:	4415      	add	r5, r2
 801091a:	4082      	lsls	r2, r0
 801091c:	1a9b      	subs	r3, r3, r2
 801091e:	aa0c      	add	r2, sp, #48	@ 0x30
 8010920:	9502      	str	r5, [sp, #8]
 8010922:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010926:	f1cb 0217 	rsb	r2, fp, #23
 801092a:	fa43 f902 	asr.w	r9, r3, r2
 801092e:	f1b9 0f00 	cmp.w	r9, #0
 8010932:	dd64      	ble.n	80109fe <__kernel_rem_pio2+0x266>
 8010934:	9b02      	ldr	r3, [sp, #8]
 8010936:	2200      	movs	r2, #0
 8010938:	3301      	adds	r3, #1
 801093a:	9302      	str	r3, [sp, #8]
 801093c:	4615      	mov	r5, r2
 801093e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8010942:	4590      	cmp	r8, r2
 8010944:	f300 80a1 	bgt.w	8010a8a <__kernel_rem_pio2+0x2f2>
 8010948:	f1bb 0f00 	cmp.w	fp, #0
 801094c:	dd07      	ble.n	801095e <__kernel_rem_pio2+0x1c6>
 801094e:	f1bb 0f01 	cmp.w	fp, #1
 8010952:	f000 80c1 	beq.w	8010ad8 <__kernel_rem_pio2+0x340>
 8010956:	f1bb 0f02 	cmp.w	fp, #2
 801095a:	f000 80c8 	beq.w	8010aee <__kernel_rem_pio2+0x356>
 801095e:	f1b9 0f02 	cmp.w	r9, #2
 8010962:	d14c      	bne.n	80109fe <__kernel_rem_pio2+0x266>
 8010964:	4632      	mov	r2, r6
 8010966:	463b      	mov	r3, r7
 8010968:	4955      	ldr	r1, [pc, #340]	@ (8010ac0 <__kernel_rem_pio2+0x328>)
 801096a:	2000      	movs	r0, #0
 801096c:	f7ef fc58 	bl	8000220 <__aeabi_dsub>
 8010970:	4606      	mov	r6, r0
 8010972:	460f      	mov	r7, r1
 8010974:	2d00      	cmp	r5, #0
 8010976:	d042      	beq.n	80109fe <__kernel_rem_pio2+0x266>
 8010978:	4658      	mov	r0, fp
 801097a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8010ab0 <__kernel_rem_pio2+0x318>
 801097e:	f7ff fe2b 	bl	80105d8 <scalbn>
 8010982:	4630      	mov	r0, r6
 8010984:	4639      	mov	r1, r7
 8010986:	ec53 2b10 	vmov	r2, r3, d0
 801098a:	f7ef fc49 	bl	8000220 <__aeabi_dsub>
 801098e:	4606      	mov	r6, r0
 8010990:	460f      	mov	r7, r1
 8010992:	e034      	b.n	80109fe <__kernel_rem_pio2+0x266>
 8010994:	4b4b      	ldr	r3, [pc, #300]	@ (8010ac4 <__kernel_rem_pio2+0x32c>)
 8010996:	2200      	movs	r2, #0
 8010998:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801099c:	f7ef fdf8 	bl	8000590 <__aeabi_dmul>
 80109a0:	f7f0 f890 	bl	8000ac4 <__aeabi_d2iz>
 80109a4:	f7ef fd8a 	bl	80004bc <__aeabi_i2d>
 80109a8:	4b47      	ldr	r3, [pc, #284]	@ (8010ac8 <__kernel_rem_pio2+0x330>)
 80109aa:	2200      	movs	r2, #0
 80109ac:	4606      	mov	r6, r0
 80109ae:	460f      	mov	r7, r1
 80109b0:	f7ef fdee 	bl	8000590 <__aeabi_dmul>
 80109b4:	4602      	mov	r2, r0
 80109b6:	460b      	mov	r3, r1
 80109b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80109bc:	f7ef fc30 	bl	8000220 <__aeabi_dsub>
 80109c0:	f7f0 f880 	bl	8000ac4 <__aeabi_d2iz>
 80109c4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80109c8:	f849 0b04 	str.w	r0, [r9], #4
 80109cc:	4639      	mov	r1, r7
 80109ce:	4630      	mov	r0, r6
 80109d0:	f7ef fc28 	bl	8000224 <__adddf3>
 80109d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80109d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80109dc:	e75f      	b.n	801089e <__kernel_rem_pio2+0x106>
 80109de:	d107      	bne.n	80109f0 <__kernel_rem_pio2+0x258>
 80109e0:	f108 33ff 	add.w	r3, r8, #4294967295
 80109e4:	aa0c      	add	r2, sp, #48	@ 0x30
 80109e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80109ea:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80109ee:	e79e      	b.n	801092e <__kernel_rem_pio2+0x196>
 80109f0:	4b36      	ldr	r3, [pc, #216]	@ (8010acc <__kernel_rem_pio2+0x334>)
 80109f2:	2200      	movs	r2, #0
 80109f4:	f7f0 f852 	bl	8000a9c <__aeabi_dcmpge>
 80109f8:	2800      	cmp	r0, #0
 80109fa:	d143      	bne.n	8010a84 <__kernel_rem_pio2+0x2ec>
 80109fc:	4681      	mov	r9, r0
 80109fe:	2200      	movs	r2, #0
 8010a00:	2300      	movs	r3, #0
 8010a02:	4630      	mov	r0, r6
 8010a04:	4639      	mov	r1, r7
 8010a06:	f7f0 f82b 	bl	8000a60 <__aeabi_dcmpeq>
 8010a0a:	2800      	cmp	r0, #0
 8010a0c:	f000 80c1 	beq.w	8010b92 <__kernel_rem_pio2+0x3fa>
 8010a10:	f108 33ff 	add.w	r3, r8, #4294967295
 8010a14:	2200      	movs	r2, #0
 8010a16:	9900      	ldr	r1, [sp, #0]
 8010a18:	428b      	cmp	r3, r1
 8010a1a:	da70      	bge.n	8010afe <__kernel_rem_pio2+0x366>
 8010a1c:	2a00      	cmp	r2, #0
 8010a1e:	f000 808b 	beq.w	8010b38 <__kernel_rem_pio2+0x3a0>
 8010a22:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a26:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a28:	f1ab 0b18 	sub.w	fp, fp, #24
 8010a2c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d0f6      	beq.n	8010a22 <__kernel_rem_pio2+0x28a>
 8010a34:	4658      	mov	r0, fp
 8010a36:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8010ab0 <__kernel_rem_pio2+0x318>
 8010a3a:	f7ff fdcd 	bl	80105d8 <scalbn>
 8010a3e:	f108 0301 	add.w	r3, r8, #1
 8010a42:	00da      	lsls	r2, r3, #3
 8010a44:	9205      	str	r2, [sp, #20]
 8010a46:	ec55 4b10 	vmov	r4, r5, d0
 8010a4a:	aa70      	add	r2, sp, #448	@ 0x1c0
 8010a4c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8010ac4 <__kernel_rem_pio2+0x32c>
 8010a50:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8010a54:	4646      	mov	r6, r8
 8010a56:	f04f 0a00 	mov.w	sl, #0
 8010a5a:	2e00      	cmp	r6, #0
 8010a5c:	f280 80d1 	bge.w	8010c02 <__kernel_rem_pio2+0x46a>
 8010a60:	4644      	mov	r4, r8
 8010a62:	2c00      	cmp	r4, #0
 8010a64:	f2c0 80ff 	blt.w	8010c66 <__kernel_rem_pio2+0x4ce>
 8010a68:	4b19      	ldr	r3, [pc, #100]	@ (8010ad0 <__kernel_rem_pio2+0x338>)
 8010a6a:	461f      	mov	r7, r3
 8010a6c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010a6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010a72:	9306      	str	r3, [sp, #24]
 8010a74:	f04f 0a00 	mov.w	sl, #0
 8010a78:	f04f 0b00 	mov.w	fp, #0
 8010a7c:	2600      	movs	r6, #0
 8010a7e:	eba8 0504 	sub.w	r5, r8, r4
 8010a82:	e0e4      	b.n	8010c4e <__kernel_rem_pio2+0x4b6>
 8010a84:	f04f 0902 	mov.w	r9, #2
 8010a88:	e754      	b.n	8010934 <__kernel_rem_pio2+0x19c>
 8010a8a:	f854 3b04 	ldr.w	r3, [r4], #4
 8010a8e:	bb0d      	cbnz	r5, 8010ad4 <__kernel_rem_pio2+0x33c>
 8010a90:	b123      	cbz	r3, 8010a9c <__kernel_rem_pio2+0x304>
 8010a92:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8010a96:	f844 3c04 	str.w	r3, [r4, #-4]
 8010a9a:	2301      	movs	r3, #1
 8010a9c:	3201      	adds	r2, #1
 8010a9e:	461d      	mov	r5, r3
 8010aa0:	e74f      	b.n	8010942 <__kernel_rem_pio2+0x1aa>
 8010aa2:	bf00      	nop
 8010aa4:	f3af 8000 	nop.w
	...
 8010ab4:	3ff00000 	.word	0x3ff00000
 8010ab8:	08011a78 	.word	0x08011a78
 8010abc:	40200000 	.word	0x40200000
 8010ac0:	3ff00000 	.word	0x3ff00000
 8010ac4:	3e700000 	.word	0x3e700000
 8010ac8:	41700000 	.word	0x41700000
 8010acc:	3fe00000 	.word	0x3fe00000
 8010ad0:	08011a38 	.word	0x08011a38
 8010ad4:	1acb      	subs	r3, r1, r3
 8010ad6:	e7de      	b.n	8010a96 <__kernel_rem_pio2+0x2fe>
 8010ad8:	f108 32ff 	add.w	r2, r8, #4294967295
 8010adc:	ab0c      	add	r3, sp, #48	@ 0x30
 8010ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ae2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010ae6:	a90c      	add	r1, sp, #48	@ 0x30
 8010ae8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010aec:	e737      	b.n	801095e <__kernel_rem_pio2+0x1c6>
 8010aee:	f108 32ff 	add.w	r2, r8, #4294967295
 8010af2:	ab0c      	add	r3, sp, #48	@ 0x30
 8010af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010af8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010afc:	e7f3      	b.n	8010ae6 <__kernel_rem_pio2+0x34e>
 8010afe:	a90c      	add	r1, sp, #48	@ 0x30
 8010b00:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010b04:	3b01      	subs	r3, #1
 8010b06:	430a      	orrs	r2, r1
 8010b08:	e785      	b.n	8010a16 <__kernel_rem_pio2+0x27e>
 8010b0a:	3401      	adds	r4, #1
 8010b0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010b10:	2a00      	cmp	r2, #0
 8010b12:	d0fa      	beq.n	8010b0a <__kernel_rem_pio2+0x372>
 8010b14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b16:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010b1a:	eb0d 0503 	add.w	r5, sp, r3
 8010b1e:	9b06      	ldr	r3, [sp, #24]
 8010b20:	aa20      	add	r2, sp, #128	@ 0x80
 8010b22:	4443      	add	r3, r8
 8010b24:	f108 0701 	add.w	r7, r8, #1
 8010b28:	3d98      	subs	r5, #152	@ 0x98
 8010b2a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8010b2e:	4444      	add	r4, r8
 8010b30:	42bc      	cmp	r4, r7
 8010b32:	da04      	bge.n	8010b3e <__kernel_rem_pio2+0x3a6>
 8010b34:	46a0      	mov	r8, r4
 8010b36:	e6a2      	b.n	801087e <__kernel_rem_pio2+0xe6>
 8010b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b3a:	2401      	movs	r4, #1
 8010b3c:	e7e6      	b.n	8010b0c <__kernel_rem_pio2+0x374>
 8010b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b40:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8010b44:	f7ef fcba 	bl	80004bc <__aeabi_i2d>
 8010b48:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8010e08 <__kernel_rem_pio2+0x670>
 8010b4c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010b50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010b58:	46b2      	mov	sl, r6
 8010b5a:	f04f 0800 	mov.w	r8, #0
 8010b5e:	9b05      	ldr	r3, [sp, #20]
 8010b60:	4598      	cmp	r8, r3
 8010b62:	dd05      	ble.n	8010b70 <__kernel_rem_pio2+0x3d8>
 8010b64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010b68:	3701      	adds	r7, #1
 8010b6a:	eca5 7b02 	vstmia	r5!, {d7}
 8010b6e:	e7df      	b.n	8010b30 <__kernel_rem_pio2+0x398>
 8010b70:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8010b74:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010b78:	f7ef fd0a 	bl	8000590 <__aeabi_dmul>
 8010b7c:	4602      	mov	r2, r0
 8010b7e:	460b      	mov	r3, r1
 8010b80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010b84:	f7ef fb4e 	bl	8000224 <__adddf3>
 8010b88:	f108 0801 	add.w	r8, r8, #1
 8010b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b90:	e7e5      	b.n	8010b5e <__kernel_rem_pio2+0x3c6>
 8010b92:	f1cb 0000 	rsb	r0, fp, #0
 8010b96:	ec47 6b10 	vmov	d0, r6, r7
 8010b9a:	f7ff fd1d 	bl	80105d8 <scalbn>
 8010b9e:	ec55 4b10 	vmov	r4, r5, d0
 8010ba2:	4b9b      	ldr	r3, [pc, #620]	@ (8010e10 <__kernel_rem_pio2+0x678>)
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	4629      	mov	r1, r5
 8010baa:	f7ef ff77 	bl	8000a9c <__aeabi_dcmpge>
 8010bae:	b300      	cbz	r0, 8010bf2 <__kernel_rem_pio2+0x45a>
 8010bb0:	4b98      	ldr	r3, [pc, #608]	@ (8010e14 <__kernel_rem_pio2+0x67c>)
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	4620      	mov	r0, r4
 8010bb6:	4629      	mov	r1, r5
 8010bb8:	f7ef fcea 	bl	8000590 <__aeabi_dmul>
 8010bbc:	f7ef ff82 	bl	8000ac4 <__aeabi_d2iz>
 8010bc0:	4606      	mov	r6, r0
 8010bc2:	f7ef fc7b 	bl	80004bc <__aeabi_i2d>
 8010bc6:	4b92      	ldr	r3, [pc, #584]	@ (8010e10 <__kernel_rem_pio2+0x678>)
 8010bc8:	2200      	movs	r2, #0
 8010bca:	f7ef fce1 	bl	8000590 <__aeabi_dmul>
 8010bce:	460b      	mov	r3, r1
 8010bd0:	4602      	mov	r2, r0
 8010bd2:	4629      	mov	r1, r5
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	f7ef fb23 	bl	8000220 <__aeabi_dsub>
 8010bda:	f7ef ff73 	bl	8000ac4 <__aeabi_d2iz>
 8010bde:	ab0c      	add	r3, sp, #48	@ 0x30
 8010be0:	f10b 0b18 	add.w	fp, fp, #24
 8010be4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010be8:	f108 0801 	add.w	r8, r8, #1
 8010bec:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8010bf0:	e720      	b.n	8010a34 <__kernel_rem_pio2+0x29c>
 8010bf2:	4620      	mov	r0, r4
 8010bf4:	4629      	mov	r1, r5
 8010bf6:	f7ef ff65 	bl	8000ac4 <__aeabi_d2iz>
 8010bfa:	ab0c      	add	r3, sp, #48	@ 0x30
 8010bfc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010c00:	e718      	b.n	8010a34 <__kernel_rem_pio2+0x29c>
 8010c02:	ab0c      	add	r3, sp, #48	@ 0x30
 8010c04:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010c08:	f7ef fc58 	bl	80004bc <__aeabi_i2d>
 8010c0c:	4622      	mov	r2, r4
 8010c0e:	462b      	mov	r3, r5
 8010c10:	f7ef fcbe 	bl	8000590 <__aeabi_dmul>
 8010c14:	4652      	mov	r2, sl
 8010c16:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8010c1a:	465b      	mov	r3, fp
 8010c1c:	4620      	mov	r0, r4
 8010c1e:	4629      	mov	r1, r5
 8010c20:	f7ef fcb6 	bl	8000590 <__aeabi_dmul>
 8010c24:	3e01      	subs	r6, #1
 8010c26:	4604      	mov	r4, r0
 8010c28:	460d      	mov	r5, r1
 8010c2a:	e716      	b.n	8010a5a <__kernel_rem_pio2+0x2c2>
 8010c2c:	9906      	ldr	r1, [sp, #24]
 8010c2e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8010c32:	9106      	str	r1, [sp, #24]
 8010c34:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8010c38:	f7ef fcaa 	bl	8000590 <__aeabi_dmul>
 8010c3c:	4602      	mov	r2, r0
 8010c3e:	460b      	mov	r3, r1
 8010c40:	4650      	mov	r0, sl
 8010c42:	4659      	mov	r1, fp
 8010c44:	f7ef faee 	bl	8000224 <__adddf3>
 8010c48:	3601      	adds	r6, #1
 8010c4a:	4682      	mov	sl, r0
 8010c4c:	468b      	mov	fp, r1
 8010c4e:	9b00      	ldr	r3, [sp, #0]
 8010c50:	429e      	cmp	r6, r3
 8010c52:	dc01      	bgt.n	8010c58 <__kernel_rem_pio2+0x4c0>
 8010c54:	42ae      	cmp	r6, r5
 8010c56:	dde9      	ble.n	8010c2c <__kernel_rem_pio2+0x494>
 8010c58:	ab48      	add	r3, sp, #288	@ 0x120
 8010c5a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010c5e:	e9c5 ab00 	strd	sl, fp, [r5]
 8010c62:	3c01      	subs	r4, #1
 8010c64:	e6fd      	b.n	8010a62 <__kernel_rem_pio2+0x2ca>
 8010c66:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8010c68:	2b02      	cmp	r3, #2
 8010c6a:	dc0b      	bgt.n	8010c84 <__kernel_rem_pio2+0x4ec>
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	dc35      	bgt.n	8010cdc <__kernel_rem_pio2+0x544>
 8010c70:	d059      	beq.n	8010d26 <__kernel_rem_pio2+0x58e>
 8010c72:	9b02      	ldr	r3, [sp, #8]
 8010c74:	f003 0007 	and.w	r0, r3, #7
 8010c78:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8010c7c:	ecbd 8b02 	vpop	{d8}
 8010c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c84:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8010c86:	2b03      	cmp	r3, #3
 8010c88:	d1f3      	bne.n	8010c72 <__kernel_rem_pio2+0x4da>
 8010c8a:	9b05      	ldr	r3, [sp, #20]
 8010c8c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010c90:	eb0d 0403 	add.w	r4, sp, r3
 8010c94:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8010c98:	4625      	mov	r5, r4
 8010c9a:	46c2      	mov	sl, r8
 8010c9c:	f1ba 0f00 	cmp.w	sl, #0
 8010ca0:	dc69      	bgt.n	8010d76 <__kernel_rem_pio2+0x5de>
 8010ca2:	4645      	mov	r5, r8
 8010ca4:	2d01      	cmp	r5, #1
 8010ca6:	f300 8087 	bgt.w	8010db8 <__kernel_rem_pio2+0x620>
 8010caa:	9c05      	ldr	r4, [sp, #20]
 8010cac:	ab48      	add	r3, sp, #288	@ 0x120
 8010cae:	441c      	add	r4, r3
 8010cb0:	2000      	movs	r0, #0
 8010cb2:	2100      	movs	r1, #0
 8010cb4:	f1b8 0f01 	cmp.w	r8, #1
 8010cb8:	f300 809c 	bgt.w	8010df4 <__kernel_rem_pio2+0x65c>
 8010cbc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8010cc0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8010cc4:	f1b9 0f00 	cmp.w	r9, #0
 8010cc8:	f040 80a6 	bne.w	8010e18 <__kernel_rem_pio2+0x680>
 8010ccc:	9b04      	ldr	r3, [sp, #16]
 8010cce:	e9c3 5600 	strd	r5, r6, [r3]
 8010cd2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8010cd6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010cda:	e7ca      	b.n	8010c72 <__kernel_rem_pio2+0x4da>
 8010cdc:	9d05      	ldr	r5, [sp, #20]
 8010cde:	ab48      	add	r3, sp, #288	@ 0x120
 8010ce0:	441d      	add	r5, r3
 8010ce2:	4644      	mov	r4, r8
 8010ce4:	2000      	movs	r0, #0
 8010ce6:	2100      	movs	r1, #0
 8010ce8:	2c00      	cmp	r4, #0
 8010cea:	da35      	bge.n	8010d58 <__kernel_rem_pio2+0x5c0>
 8010cec:	f1b9 0f00 	cmp.w	r9, #0
 8010cf0:	d038      	beq.n	8010d64 <__kernel_rem_pio2+0x5cc>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010cf8:	9c04      	ldr	r4, [sp, #16]
 8010cfa:	e9c4 2300 	strd	r2, r3, [r4]
 8010cfe:	4602      	mov	r2, r0
 8010d00:	460b      	mov	r3, r1
 8010d02:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8010d06:	f7ef fa8b 	bl	8000220 <__aeabi_dsub>
 8010d0a:	ad4a      	add	r5, sp, #296	@ 0x128
 8010d0c:	2401      	movs	r4, #1
 8010d0e:	45a0      	cmp	r8, r4
 8010d10:	da2b      	bge.n	8010d6a <__kernel_rem_pio2+0x5d2>
 8010d12:	f1b9 0f00 	cmp.w	r9, #0
 8010d16:	d002      	beq.n	8010d1e <__kernel_rem_pio2+0x586>
 8010d18:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010d1c:	4619      	mov	r1, r3
 8010d1e:	9b04      	ldr	r3, [sp, #16]
 8010d20:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010d24:	e7a5      	b.n	8010c72 <__kernel_rem_pio2+0x4da>
 8010d26:	9c05      	ldr	r4, [sp, #20]
 8010d28:	ab48      	add	r3, sp, #288	@ 0x120
 8010d2a:	441c      	add	r4, r3
 8010d2c:	2000      	movs	r0, #0
 8010d2e:	2100      	movs	r1, #0
 8010d30:	f1b8 0f00 	cmp.w	r8, #0
 8010d34:	da09      	bge.n	8010d4a <__kernel_rem_pio2+0x5b2>
 8010d36:	f1b9 0f00 	cmp.w	r9, #0
 8010d3a:	d002      	beq.n	8010d42 <__kernel_rem_pio2+0x5aa>
 8010d3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010d40:	4619      	mov	r1, r3
 8010d42:	9b04      	ldr	r3, [sp, #16]
 8010d44:	e9c3 0100 	strd	r0, r1, [r3]
 8010d48:	e793      	b.n	8010c72 <__kernel_rem_pio2+0x4da>
 8010d4a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010d4e:	f7ef fa69 	bl	8000224 <__adddf3>
 8010d52:	f108 38ff 	add.w	r8, r8, #4294967295
 8010d56:	e7eb      	b.n	8010d30 <__kernel_rem_pio2+0x598>
 8010d58:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010d5c:	f7ef fa62 	bl	8000224 <__adddf3>
 8010d60:	3c01      	subs	r4, #1
 8010d62:	e7c1      	b.n	8010ce8 <__kernel_rem_pio2+0x550>
 8010d64:	4602      	mov	r2, r0
 8010d66:	460b      	mov	r3, r1
 8010d68:	e7c6      	b.n	8010cf8 <__kernel_rem_pio2+0x560>
 8010d6a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8010d6e:	f7ef fa59 	bl	8000224 <__adddf3>
 8010d72:	3401      	adds	r4, #1
 8010d74:	e7cb      	b.n	8010d0e <__kernel_rem_pio2+0x576>
 8010d76:	ed35 7b02 	vldmdb	r5!, {d7}
 8010d7a:	ed8d 7b00 	vstr	d7, [sp]
 8010d7e:	ed95 7b02 	vldr	d7, [r5, #8]
 8010d82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010d86:	ec53 2b17 	vmov	r2, r3, d7
 8010d8a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010d8e:	f7ef fa49 	bl	8000224 <__adddf3>
 8010d92:	4602      	mov	r2, r0
 8010d94:	460b      	mov	r3, r1
 8010d96:	4606      	mov	r6, r0
 8010d98:	460f      	mov	r7, r1
 8010d9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010d9e:	f7ef fa3f 	bl	8000220 <__aeabi_dsub>
 8010da2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010da6:	f7ef fa3d 	bl	8000224 <__adddf3>
 8010daa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010dae:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8010db2:	e9c5 6700 	strd	r6, r7, [r5]
 8010db6:	e771      	b.n	8010c9c <__kernel_rem_pio2+0x504>
 8010db8:	ed34 7b02 	vldmdb	r4!, {d7}
 8010dbc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8010dc0:	ec51 0b17 	vmov	r0, r1, d7
 8010dc4:	4652      	mov	r2, sl
 8010dc6:	465b      	mov	r3, fp
 8010dc8:	ed8d 7b00 	vstr	d7, [sp]
 8010dcc:	f7ef fa2a 	bl	8000224 <__adddf3>
 8010dd0:	4602      	mov	r2, r0
 8010dd2:	460b      	mov	r3, r1
 8010dd4:	4606      	mov	r6, r0
 8010dd6:	460f      	mov	r7, r1
 8010dd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ddc:	f7ef fa20 	bl	8000220 <__aeabi_dsub>
 8010de0:	4652      	mov	r2, sl
 8010de2:	465b      	mov	r3, fp
 8010de4:	f7ef fa1e 	bl	8000224 <__adddf3>
 8010de8:	3d01      	subs	r5, #1
 8010dea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010dee:	e9c4 6700 	strd	r6, r7, [r4]
 8010df2:	e757      	b.n	8010ca4 <__kernel_rem_pio2+0x50c>
 8010df4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010df8:	f7ef fa14 	bl	8000224 <__adddf3>
 8010dfc:	f108 38ff 	add.w	r8, r8, #4294967295
 8010e00:	e758      	b.n	8010cb4 <__kernel_rem_pio2+0x51c>
 8010e02:	bf00      	nop
 8010e04:	f3af 8000 	nop.w
	...
 8010e10:	41700000 	.word	0x41700000
 8010e14:	3e700000 	.word	0x3e700000
 8010e18:	9b04      	ldr	r3, [sp, #16]
 8010e1a:	9a04      	ldr	r2, [sp, #16]
 8010e1c:	601d      	str	r5, [r3, #0]
 8010e1e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8010e22:	605c      	str	r4, [r3, #4]
 8010e24:	609f      	str	r7, [r3, #8]
 8010e26:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8010e2a:	60d3      	str	r3, [r2, #12]
 8010e2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010e30:	6110      	str	r0, [r2, #16]
 8010e32:	6153      	str	r3, [r2, #20]
 8010e34:	e71d      	b.n	8010c72 <__kernel_rem_pio2+0x4da>
 8010e36:	bf00      	nop

08010e38 <__kernel_rem_pio2f>:
 8010e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e3c:	ed2d 8b04 	vpush	{d8-d9}
 8010e40:	b0d9      	sub	sp, #356	@ 0x164
 8010e42:	4690      	mov	r8, r2
 8010e44:	9001      	str	r0, [sp, #4]
 8010e46:	4ab6      	ldr	r2, [pc, #728]	@ (8011120 <__kernel_rem_pio2f+0x2e8>)
 8010e48:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010e4a:	f118 0f04 	cmn.w	r8, #4
 8010e4e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010e52:	460f      	mov	r7, r1
 8010e54:	f103 3bff 	add.w	fp, r3, #4294967295
 8010e58:	db26      	blt.n	8010ea8 <__kernel_rem_pio2f+0x70>
 8010e5a:	f1b8 0203 	subs.w	r2, r8, #3
 8010e5e:	bf48      	it	mi
 8010e60:	f108 0204 	addmi.w	r2, r8, #4
 8010e64:	10d2      	asrs	r2, r2, #3
 8010e66:	1c55      	adds	r5, r2, #1
 8010e68:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010e6a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8010e6e:	00e8      	lsls	r0, r5, #3
 8010e70:	eba2 060b 	sub.w	r6, r2, fp
 8010e74:	9002      	str	r0, [sp, #8]
 8010e76:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010e7a:	eb0a 0c0b 	add.w	ip, sl, fp
 8010e7e:	ac1c      	add	r4, sp, #112	@ 0x70
 8010e80:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8010e84:	2000      	movs	r0, #0
 8010e86:	4560      	cmp	r0, ip
 8010e88:	dd10      	ble.n	8010eac <__kernel_rem_pio2f+0x74>
 8010e8a:	a91c      	add	r1, sp, #112	@ 0x70
 8010e8c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010e90:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8010e94:	2600      	movs	r6, #0
 8010e96:	4556      	cmp	r6, sl
 8010e98:	dc24      	bgt.n	8010ee4 <__kernel_rem_pio2f+0xac>
 8010e9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010e9e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8010ea2:	4684      	mov	ip, r0
 8010ea4:	2400      	movs	r4, #0
 8010ea6:	e016      	b.n	8010ed6 <__kernel_rem_pio2f+0x9e>
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	e7dc      	b.n	8010e66 <__kernel_rem_pio2f+0x2e>
 8010eac:	42c6      	cmn	r6, r0
 8010eae:	bf5d      	ittte	pl
 8010eb0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8010eb4:	ee07 1a90 	vmovpl	s15, r1
 8010eb8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8010ebc:	eef0 7a47 	vmovmi.f32	s15, s14
 8010ec0:	ece4 7a01 	vstmia	r4!, {s15}
 8010ec4:	3001      	adds	r0, #1
 8010ec6:	e7de      	b.n	8010e86 <__kernel_rem_pio2f+0x4e>
 8010ec8:	ecfe 6a01 	vldmia	lr!, {s13}
 8010ecc:	ed3c 7a01 	vldmdb	ip!, {s14}
 8010ed0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010ed4:	3401      	adds	r4, #1
 8010ed6:	455c      	cmp	r4, fp
 8010ed8:	ddf6      	ble.n	8010ec8 <__kernel_rem_pio2f+0x90>
 8010eda:	ece9 7a01 	vstmia	r9!, {s15}
 8010ede:	3601      	adds	r6, #1
 8010ee0:	3004      	adds	r0, #4
 8010ee2:	e7d8      	b.n	8010e96 <__kernel_rem_pio2f+0x5e>
 8010ee4:	a908      	add	r1, sp, #32
 8010ee6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010eea:	9104      	str	r1, [sp, #16]
 8010eec:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010eee:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 801112c <__kernel_rem_pio2f+0x2f4>
 8010ef2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011128 <__kernel_rem_pio2f+0x2f0>
 8010ef6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010efa:	9203      	str	r2, [sp, #12]
 8010efc:	4654      	mov	r4, sl
 8010efe:	00a2      	lsls	r2, r4, #2
 8010f00:	9205      	str	r2, [sp, #20]
 8010f02:	aa58      	add	r2, sp, #352	@ 0x160
 8010f04:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010f08:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010f0c:	a944      	add	r1, sp, #272	@ 0x110
 8010f0e:	aa08      	add	r2, sp, #32
 8010f10:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010f14:	4694      	mov	ip, r2
 8010f16:	4626      	mov	r6, r4
 8010f18:	2e00      	cmp	r6, #0
 8010f1a:	dc4c      	bgt.n	8010fb6 <__kernel_rem_pio2f+0x17e>
 8010f1c:	4628      	mov	r0, r5
 8010f1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010f22:	f7ff fbd3 	bl	80106cc <scalbnf>
 8010f26:	eeb0 8a40 	vmov.f32	s16, s0
 8010f2a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010f2e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010f32:	f000 fa65 	bl	8011400 <floorf>
 8010f36:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010f3a:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010f3e:	2d00      	cmp	r5, #0
 8010f40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f44:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010f48:	ee17 9a90 	vmov	r9, s15
 8010f4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f50:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010f54:	dd41      	ble.n	8010fda <__kernel_rem_pio2f+0x1a2>
 8010f56:	f104 3cff 	add.w	ip, r4, #4294967295
 8010f5a:	a908      	add	r1, sp, #32
 8010f5c:	f1c5 0e08 	rsb	lr, r5, #8
 8010f60:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010f64:	fa46 f00e 	asr.w	r0, r6, lr
 8010f68:	4481      	add	r9, r0
 8010f6a:	fa00 f00e 	lsl.w	r0, r0, lr
 8010f6e:	1a36      	subs	r6, r6, r0
 8010f70:	f1c5 0007 	rsb	r0, r5, #7
 8010f74:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010f78:	4106      	asrs	r6, r0
 8010f7a:	2e00      	cmp	r6, #0
 8010f7c:	dd3c      	ble.n	8010ff8 <__kernel_rem_pio2f+0x1c0>
 8010f7e:	f04f 0e00 	mov.w	lr, #0
 8010f82:	f109 0901 	add.w	r9, r9, #1
 8010f86:	4670      	mov	r0, lr
 8010f88:	4574      	cmp	r4, lr
 8010f8a:	dc68      	bgt.n	801105e <__kernel_rem_pio2f+0x226>
 8010f8c:	2d00      	cmp	r5, #0
 8010f8e:	dd03      	ble.n	8010f98 <__kernel_rem_pio2f+0x160>
 8010f90:	2d01      	cmp	r5, #1
 8010f92:	d074      	beq.n	801107e <__kernel_rem_pio2f+0x246>
 8010f94:	2d02      	cmp	r5, #2
 8010f96:	d07d      	beq.n	8011094 <__kernel_rem_pio2f+0x25c>
 8010f98:	2e02      	cmp	r6, #2
 8010f9a:	d12d      	bne.n	8010ff8 <__kernel_rem_pio2f+0x1c0>
 8010f9c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010fa0:	ee30 8a48 	vsub.f32	s16, s0, s16
 8010fa4:	b340      	cbz	r0, 8010ff8 <__kernel_rem_pio2f+0x1c0>
 8010fa6:	4628      	mov	r0, r5
 8010fa8:	9306      	str	r3, [sp, #24]
 8010faa:	f7ff fb8f 	bl	80106cc <scalbnf>
 8010fae:	9b06      	ldr	r3, [sp, #24]
 8010fb0:	ee38 8a40 	vsub.f32	s16, s16, s0
 8010fb4:	e020      	b.n	8010ff8 <__kernel_rem_pio2f+0x1c0>
 8010fb6:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010fba:	3e01      	subs	r6, #1
 8010fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010fc4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010fc8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010fcc:	ecac 0a01 	vstmia	ip!, {s0}
 8010fd0:	ed30 0a01 	vldmdb	r0!, {s0}
 8010fd4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010fd8:	e79e      	b.n	8010f18 <__kernel_rem_pio2f+0xe0>
 8010fda:	d105      	bne.n	8010fe8 <__kernel_rem_pio2f+0x1b0>
 8010fdc:	1e60      	subs	r0, r4, #1
 8010fde:	a908      	add	r1, sp, #32
 8010fe0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010fe4:	11f6      	asrs	r6, r6, #7
 8010fe6:	e7c8      	b.n	8010f7a <__kernel_rem_pio2f+0x142>
 8010fe8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010fec:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff4:	da31      	bge.n	801105a <__kernel_rem_pio2f+0x222>
 8010ff6:	2600      	movs	r6, #0
 8010ff8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011000:	f040 8098 	bne.w	8011134 <__kernel_rem_pio2f+0x2fc>
 8011004:	1e60      	subs	r0, r4, #1
 8011006:	2200      	movs	r2, #0
 8011008:	4550      	cmp	r0, sl
 801100a:	da4b      	bge.n	80110a4 <__kernel_rem_pio2f+0x26c>
 801100c:	2a00      	cmp	r2, #0
 801100e:	d065      	beq.n	80110dc <__kernel_rem_pio2f+0x2a4>
 8011010:	3c01      	subs	r4, #1
 8011012:	ab08      	add	r3, sp, #32
 8011014:	3d08      	subs	r5, #8
 8011016:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d0f8      	beq.n	8011010 <__kernel_rem_pio2f+0x1d8>
 801101e:	4628      	mov	r0, r5
 8011020:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011024:	f7ff fb52 	bl	80106cc <scalbnf>
 8011028:	1c63      	adds	r3, r4, #1
 801102a:	aa44      	add	r2, sp, #272	@ 0x110
 801102c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 801112c <__kernel_rem_pio2f+0x2f4>
 8011030:	0099      	lsls	r1, r3, #2
 8011032:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011036:	4623      	mov	r3, r4
 8011038:	2b00      	cmp	r3, #0
 801103a:	f280 80a9 	bge.w	8011190 <__kernel_rem_pio2f+0x358>
 801103e:	4623      	mov	r3, r4
 8011040:	2b00      	cmp	r3, #0
 8011042:	f2c0 80c7 	blt.w	80111d4 <__kernel_rem_pio2f+0x39c>
 8011046:	aa44      	add	r2, sp, #272	@ 0x110
 8011048:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801104c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8011124 <__kernel_rem_pio2f+0x2ec>
 8011050:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8011054:	2000      	movs	r0, #0
 8011056:	1ae2      	subs	r2, r4, r3
 8011058:	e0b1      	b.n	80111be <__kernel_rem_pio2f+0x386>
 801105a:	2602      	movs	r6, #2
 801105c:	e78f      	b.n	8010f7e <__kernel_rem_pio2f+0x146>
 801105e:	f852 1b04 	ldr.w	r1, [r2], #4
 8011062:	b948      	cbnz	r0, 8011078 <__kernel_rem_pio2f+0x240>
 8011064:	b121      	cbz	r1, 8011070 <__kernel_rem_pio2f+0x238>
 8011066:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801106a:	f842 1c04 	str.w	r1, [r2, #-4]
 801106e:	2101      	movs	r1, #1
 8011070:	f10e 0e01 	add.w	lr, lr, #1
 8011074:	4608      	mov	r0, r1
 8011076:	e787      	b.n	8010f88 <__kernel_rem_pio2f+0x150>
 8011078:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 801107c:	e7f5      	b.n	801106a <__kernel_rem_pio2f+0x232>
 801107e:	f104 3cff 	add.w	ip, r4, #4294967295
 8011082:	aa08      	add	r2, sp, #32
 8011084:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011088:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801108c:	a908      	add	r1, sp, #32
 801108e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8011092:	e781      	b.n	8010f98 <__kernel_rem_pio2f+0x160>
 8011094:	f104 3cff 	add.w	ip, r4, #4294967295
 8011098:	aa08      	add	r2, sp, #32
 801109a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801109e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80110a2:	e7f3      	b.n	801108c <__kernel_rem_pio2f+0x254>
 80110a4:	a908      	add	r1, sp, #32
 80110a6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80110aa:	3801      	subs	r0, #1
 80110ac:	430a      	orrs	r2, r1
 80110ae:	e7ab      	b.n	8011008 <__kernel_rem_pio2f+0x1d0>
 80110b0:	3201      	adds	r2, #1
 80110b2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80110b6:	2e00      	cmp	r6, #0
 80110b8:	d0fa      	beq.n	80110b0 <__kernel_rem_pio2f+0x278>
 80110ba:	9905      	ldr	r1, [sp, #20]
 80110bc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80110c0:	eb0d 0001 	add.w	r0, sp, r1
 80110c4:	18e6      	adds	r6, r4, r3
 80110c6:	a91c      	add	r1, sp, #112	@ 0x70
 80110c8:	f104 0c01 	add.w	ip, r4, #1
 80110cc:	384c      	subs	r0, #76	@ 0x4c
 80110ce:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80110d2:	4422      	add	r2, r4
 80110d4:	4562      	cmp	r2, ip
 80110d6:	da04      	bge.n	80110e2 <__kernel_rem_pio2f+0x2aa>
 80110d8:	4614      	mov	r4, r2
 80110da:	e710      	b.n	8010efe <__kernel_rem_pio2f+0xc6>
 80110dc:	9804      	ldr	r0, [sp, #16]
 80110de:	2201      	movs	r2, #1
 80110e0:	e7e7      	b.n	80110b2 <__kernel_rem_pio2f+0x27a>
 80110e2:	9903      	ldr	r1, [sp, #12]
 80110e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80110e8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80110ec:	9105      	str	r1, [sp, #20]
 80110ee:	ee07 1a90 	vmov	s15, r1
 80110f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110f6:	2400      	movs	r4, #0
 80110f8:	ece6 7a01 	vstmia	r6!, {s15}
 80110fc:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8011100:	46b1      	mov	r9, r6
 8011102:	455c      	cmp	r4, fp
 8011104:	dd04      	ble.n	8011110 <__kernel_rem_pio2f+0x2d8>
 8011106:	ece0 7a01 	vstmia	r0!, {s15}
 801110a:	f10c 0c01 	add.w	ip, ip, #1
 801110e:	e7e1      	b.n	80110d4 <__kernel_rem_pio2f+0x29c>
 8011110:	ecfe 6a01 	vldmia	lr!, {s13}
 8011114:	ed39 7a01 	vldmdb	r9!, {s14}
 8011118:	3401      	adds	r4, #1
 801111a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801111e:	e7f0      	b.n	8011102 <__kernel_rem_pio2f+0x2ca>
 8011120:	08011ab4 	.word	0x08011ab4
 8011124:	08011a88 	.word	0x08011a88
 8011128:	43800000 	.word	0x43800000
 801112c:	3b800000 	.word	0x3b800000
 8011130:	00000000 	.word	0x00000000
 8011134:	9b02      	ldr	r3, [sp, #8]
 8011136:	eeb0 0a48 	vmov.f32	s0, s16
 801113a:	eba3 0008 	sub.w	r0, r3, r8
 801113e:	f7ff fac5 	bl	80106cc <scalbnf>
 8011142:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011128 <__kernel_rem_pio2f+0x2f0>
 8011146:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801114a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801114e:	db19      	blt.n	8011184 <__kernel_rem_pio2f+0x34c>
 8011150:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 801112c <__kernel_rem_pio2f+0x2f4>
 8011154:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011158:	aa08      	add	r2, sp, #32
 801115a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801115e:	3508      	adds	r5, #8
 8011160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011164:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801116c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011170:	ee10 3a10 	vmov	r3, s0
 8011174:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011178:	ee17 3a90 	vmov	r3, s15
 801117c:	3401      	adds	r4, #1
 801117e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011182:	e74c      	b.n	801101e <__kernel_rem_pio2f+0x1e6>
 8011184:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011188:	aa08      	add	r2, sp, #32
 801118a:	ee10 3a10 	vmov	r3, s0
 801118e:	e7f6      	b.n	801117e <__kernel_rem_pio2f+0x346>
 8011190:	a808      	add	r0, sp, #32
 8011192:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8011196:	9001      	str	r0, [sp, #4]
 8011198:	ee07 0a90 	vmov	s15, r0
 801119c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80111a0:	3b01      	subs	r3, #1
 80111a2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80111a6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80111aa:	ed62 7a01 	vstmdb	r2!, {s15}
 80111ae:	e743      	b.n	8011038 <__kernel_rem_pio2f+0x200>
 80111b0:	ecfc 6a01 	vldmia	ip!, {s13}
 80111b4:	ecb5 7a01 	vldmia	r5!, {s14}
 80111b8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80111bc:	3001      	adds	r0, #1
 80111be:	4550      	cmp	r0, sl
 80111c0:	dc01      	bgt.n	80111c6 <__kernel_rem_pio2f+0x38e>
 80111c2:	4290      	cmp	r0, r2
 80111c4:	ddf4      	ble.n	80111b0 <__kernel_rem_pio2f+0x378>
 80111c6:	a858      	add	r0, sp, #352	@ 0x160
 80111c8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80111cc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80111d0:	3b01      	subs	r3, #1
 80111d2:	e735      	b.n	8011040 <__kernel_rem_pio2f+0x208>
 80111d4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80111d6:	2b02      	cmp	r3, #2
 80111d8:	dc09      	bgt.n	80111ee <__kernel_rem_pio2f+0x3b6>
 80111da:	2b00      	cmp	r3, #0
 80111dc:	dc27      	bgt.n	801122e <__kernel_rem_pio2f+0x3f6>
 80111de:	d040      	beq.n	8011262 <__kernel_rem_pio2f+0x42a>
 80111e0:	f009 0007 	and.w	r0, r9, #7
 80111e4:	b059      	add	sp, #356	@ 0x164
 80111e6:	ecbd 8b04 	vpop	{d8-d9}
 80111ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111ee:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80111f0:	2b03      	cmp	r3, #3
 80111f2:	d1f5      	bne.n	80111e0 <__kernel_rem_pio2f+0x3a8>
 80111f4:	aa30      	add	r2, sp, #192	@ 0xc0
 80111f6:	1f0b      	subs	r3, r1, #4
 80111f8:	4413      	add	r3, r2
 80111fa:	461a      	mov	r2, r3
 80111fc:	4620      	mov	r0, r4
 80111fe:	2800      	cmp	r0, #0
 8011200:	dc50      	bgt.n	80112a4 <__kernel_rem_pio2f+0x46c>
 8011202:	4622      	mov	r2, r4
 8011204:	2a01      	cmp	r2, #1
 8011206:	dc5d      	bgt.n	80112c4 <__kernel_rem_pio2f+0x48c>
 8011208:	ab30      	add	r3, sp, #192	@ 0xc0
 801120a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 801120e:	440b      	add	r3, r1
 8011210:	2c01      	cmp	r4, #1
 8011212:	dc67      	bgt.n	80112e4 <__kernel_rem_pio2f+0x4ac>
 8011214:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011218:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 801121c:	2e00      	cmp	r6, #0
 801121e:	d167      	bne.n	80112f0 <__kernel_rem_pio2f+0x4b8>
 8011220:	edc7 6a00 	vstr	s13, [r7]
 8011224:	ed87 7a01 	vstr	s14, [r7, #4]
 8011228:	edc7 7a02 	vstr	s15, [r7, #8]
 801122c:	e7d8      	b.n	80111e0 <__kernel_rem_pio2f+0x3a8>
 801122e:	ab30      	add	r3, sp, #192	@ 0xc0
 8011230:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8011234:	440b      	add	r3, r1
 8011236:	4622      	mov	r2, r4
 8011238:	2a00      	cmp	r2, #0
 801123a:	da24      	bge.n	8011286 <__kernel_rem_pio2f+0x44e>
 801123c:	b34e      	cbz	r6, 8011292 <__kernel_rem_pio2f+0x45a>
 801123e:	eef1 7a47 	vneg.f32	s15, s14
 8011242:	edc7 7a00 	vstr	s15, [r7]
 8011246:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801124a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801124e:	aa31      	add	r2, sp, #196	@ 0xc4
 8011250:	2301      	movs	r3, #1
 8011252:	429c      	cmp	r4, r3
 8011254:	da20      	bge.n	8011298 <__kernel_rem_pio2f+0x460>
 8011256:	b10e      	cbz	r6, 801125c <__kernel_rem_pio2f+0x424>
 8011258:	eef1 7a67 	vneg.f32	s15, s15
 801125c:	edc7 7a01 	vstr	s15, [r7, #4]
 8011260:	e7be      	b.n	80111e0 <__kernel_rem_pio2f+0x3a8>
 8011262:	ab30      	add	r3, sp, #192	@ 0xc0
 8011264:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8011130 <__kernel_rem_pio2f+0x2f8>
 8011268:	440b      	add	r3, r1
 801126a:	2c00      	cmp	r4, #0
 801126c:	da05      	bge.n	801127a <__kernel_rem_pio2f+0x442>
 801126e:	b10e      	cbz	r6, 8011274 <__kernel_rem_pio2f+0x43c>
 8011270:	eef1 7a67 	vneg.f32	s15, s15
 8011274:	edc7 7a00 	vstr	s15, [r7]
 8011278:	e7b2      	b.n	80111e0 <__kernel_rem_pio2f+0x3a8>
 801127a:	ed33 7a01 	vldmdb	r3!, {s14}
 801127e:	3c01      	subs	r4, #1
 8011280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011284:	e7f1      	b.n	801126a <__kernel_rem_pio2f+0x432>
 8011286:	ed73 7a01 	vldmdb	r3!, {s15}
 801128a:	3a01      	subs	r2, #1
 801128c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011290:	e7d2      	b.n	8011238 <__kernel_rem_pio2f+0x400>
 8011292:	eef0 7a47 	vmov.f32	s15, s14
 8011296:	e7d4      	b.n	8011242 <__kernel_rem_pio2f+0x40a>
 8011298:	ecb2 7a01 	vldmia	r2!, {s14}
 801129c:	3301      	adds	r3, #1
 801129e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80112a2:	e7d6      	b.n	8011252 <__kernel_rem_pio2f+0x41a>
 80112a4:	ed72 7a01 	vldmdb	r2!, {s15}
 80112a8:	edd2 6a01 	vldr	s13, [r2, #4]
 80112ac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80112b0:	3801      	subs	r0, #1
 80112b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80112b6:	ed82 7a00 	vstr	s14, [r2]
 80112ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112be:	edc2 7a01 	vstr	s15, [r2, #4]
 80112c2:	e79c      	b.n	80111fe <__kernel_rem_pio2f+0x3c6>
 80112c4:	ed73 7a01 	vldmdb	r3!, {s15}
 80112c8:	edd3 6a01 	vldr	s13, [r3, #4]
 80112cc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80112d0:	3a01      	subs	r2, #1
 80112d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80112d6:	ed83 7a00 	vstr	s14, [r3]
 80112da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112de:	edc3 7a01 	vstr	s15, [r3, #4]
 80112e2:	e78f      	b.n	8011204 <__kernel_rem_pio2f+0x3cc>
 80112e4:	ed33 7a01 	vldmdb	r3!, {s14}
 80112e8:	3c01      	subs	r4, #1
 80112ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80112ee:	e78f      	b.n	8011210 <__kernel_rem_pio2f+0x3d8>
 80112f0:	eef1 6a66 	vneg.f32	s13, s13
 80112f4:	eeb1 7a47 	vneg.f32	s14, s14
 80112f8:	edc7 6a00 	vstr	s13, [r7]
 80112fc:	ed87 7a01 	vstr	s14, [r7, #4]
 8011300:	eef1 7a67 	vneg.f32	s15, s15
 8011304:	e790      	b.n	8011228 <__kernel_rem_pio2f+0x3f0>
 8011306:	bf00      	nop

08011308 <floor>:
 8011308:	ec51 0b10 	vmov	r0, r1, d0
 801130c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011314:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8011318:	2e13      	cmp	r6, #19
 801131a:	460c      	mov	r4, r1
 801131c:	4605      	mov	r5, r0
 801131e:	4680      	mov	r8, r0
 8011320:	dc34      	bgt.n	801138c <floor+0x84>
 8011322:	2e00      	cmp	r6, #0
 8011324:	da17      	bge.n	8011356 <floor+0x4e>
 8011326:	a332      	add	r3, pc, #200	@ (adr r3, 80113f0 <floor+0xe8>)
 8011328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801132c:	f7ee ff7a 	bl	8000224 <__adddf3>
 8011330:	2200      	movs	r2, #0
 8011332:	2300      	movs	r3, #0
 8011334:	f7ef fbbc 	bl	8000ab0 <__aeabi_dcmpgt>
 8011338:	b150      	cbz	r0, 8011350 <floor+0x48>
 801133a:	2c00      	cmp	r4, #0
 801133c:	da55      	bge.n	80113ea <floor+0xe2>
 801133e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8011342:	432c      	orrs	r4, r5
 8011344:	2500      	movs	r5, #0
 8011346:	42ac      	cmp	r4, r5
 8011348:	4c2b      	ldr	r4, [pc, #172]	@ (80113f8 <floor+0xf0>)
 801134a:	bf08      	it	eq
 801134c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8011350:	4621      	mov	r1, r4
 8011352:	4628      	mov	r0, r5
 8011354:	e023      	b.n	801139e <floor+0x96>
 8011356:	4f29      	ldr	r7, [pc, #164]	@ (80113fc <floor+0xf4>)
 8011358:	4137      	asrs	r7, r6
 801135a:	ea01 0307 	and.w	r3, r1, r7
 801135e:	4303      	orrs	r3, r0
 8011360:	d01d      	beq.n	801139e <floor+0x96>
 8011362:	a323      	add	r3, pc, #140	@ (adr r3, 80113f0 <floor+0xe8>)
 8011364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011368:	f7ee ff5c 	bl	8000224 <__adddf3>
 801136c:	2200      	movs	r2, #0
 801136e:	2300      	movs	r3, #0
 8011370:	f7ef fb9e 	bl	8000ab0 <__aeabi_dcmpgt>
 8011374:	2800      	cmp	r0, #0
 8011376:	d0eb      	beq.n	8011350 <floor+0x48>
 8011378:	2c00      	cmp	r4, #0
 801137a:	bfbe      	ittt	lt
 801137c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8011380:	4133      	asrlt	r3, r6
 8011382:	18e4      	addlt	r4, r4, r3
 8011384:	ea24 0407 	bic.w	r4, r4, r7
 8011388:	2500      	movs	r5, #0
 801138a:	e7e1      	b.n	8011350 <floor+0x48>
 801138c:	2e33      	cmp	r6, #51	@ 0x33
 801138e:	dd0a      	ble.n	80113a6 <floor+0x9e>
 8011390:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8011394:	d103      	bne.n	801139e <floor+0x96>
 8011396:	4602      	mov	r2, r0
 8011398:	460b      	mov	r3, r1
 801139a:	f7ee ff43 	bl	8000224 <__adddf3>
 801139e:	ec41 0b10 	vmov	d0, r0, r1
 80113a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113a6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80113aa:	f04f 37ff 	mov.w	r7, #4294967295
 80113ae:	40df      	lsrs	r7, r3
 80113b0:	4207      	tst	r7, r0
 80113b2:	d0f4      	beq.n	801139e <floor+0x96>
 80113b4:	a30e      	add	r3, pc, #56	@ (adr r3, 80113f0 <floor+0xe8>)
 80113b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ba:	f7ee ff33 	bl	8000224 <__adddf3>
 80113be:	2200      	movs	r2, #0
 80113c0:	2300      	movs	r3, #0
 80113c2:	f7ef fb75 	bl	8000ab0 <__aeabi_dcmpgt>
 80113c6:	2800      	cmp	r0, #0
 80113c8:	d0c2      	beq.n	8011350 <floor+0x48>
 80113ca:	2c00      	cmp	r4, #0
 80113cc:	da0a      	bge.n	80113e4 <floor+0xdc>
 80113ce:	2e14      	cmp	r6, #20
 80113d0:	d101      	bne.n	80113d6 <floor+0xce>
 80113d2:	3401      	adds	r4, #1
 80113d4:	e006      	b.n	80113e4 <floor+0xdc>
 80113d6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80113da:	2301      	movs	r3, #1
 80113dc:	40b3      	lsls	r3, r6
 80113de:	441d      	add	r5, r3
 80113e0:	4545      	cmp	r5, r8
 80113e2:	d3f6      	bcc.n	80113d2 <floor+0xca>
 80113e4:	ea25 0507 	bic.w	r5, r5, r7
 80113e8:	e7b2      	b.n	8011350 <floor+0x48>
 80113ea:	2500      	movs	r5, #0
 80113ec:	462c      	mov	r4, r5
 80113ee:	e7af      	b.n	8011350 <floor+0x48>
 80113f0:	8800759c 	.word	0x8800759c
 80113f4:	7e37e43c 	.word	0x7e37e43c
 80113f8:	bff00000 	.word	0xbff00000
 80113fc:	000fffff 	.word	0x000fffff

08011400 <floorf>:
 8011400:	ee10 3a10 	vmov	r3, s0
 8011404:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8011408:	3a7f      	subs	r2, #127	@ 0x7f
 801140a:	2a16      	cmp	r2, #22
 801140c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011410:	dc2b      	bgt.n	801146a <floorf+0x6a>
 8011412:	2a00      	cmp	r2, #0
 8011414:	da12      	bge.n	801143c <floorf+0x3c>
 8011416:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801147c <floorf+0x7c>
 801141a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801141e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011426:	dd06      	ble.n	8011436 <floorf+0x36>
 8011428:	2b00      	cmp	r3, #0
 801142a:	da24      	bge.n	8011476 <floorf+0x76>
 801142c:	2900      	cmp	r1, #0
 801142e:	4b14      	ldr	r3, [pc, #80]	@ (8011480 <floorf+0x80>)
 8011430:	bf08      	it	eq
 8011432:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8011436:	ee00 3a10 	vmov	s0, r3
 801143a:	4770      	bx	lr
 801143c:	4911      	ldr	r1, [pc, #68]	@ (8011484 <floorf+0x84>)
 801143e:	4111      	asrs	r1, r2
 8011440:	420b      	tst	r3, r1
 8011442:	d0fa      	beq.n	801143a <floorf+0x3a>
 8011444:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 801147c <floorf+0x7c>
 8011448:	ee30 0a27 	vadd.f32	s0, s0, s15
 801144c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011454:	ddef      	ble.n	8011436 <floorf+0x36>
 8011456:	2b00      	cmp	r3, #0
 8011458:	bfbe      	ittt	lt
 801145a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801145e:	fa40 f202 	asrlt.w	r2, r0, r2
 8011462:	189b      	addlt	r3, r3, r2
 8011464:	ea23 0301 	bic.w	r3, r3, r1
 8011468:	e7e5      	b.n	8011436 <floorf+0x36>
 801146a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801146e:	d3e4      	bcc.n	801143a <floorf+0x3a>
 8011470:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011474:	4770      	bx	lr
 8011476:	2300      	movs	r3, #0
 8011478:	e7dd      	b.n	8011436 <floorf+0x36>
 801147a:	bf00      	nop
 801147c:	7149f2ca 	.word	0x7149f2ca
 8011480:	bf800000 	.word	0xbf800000
 8011484:	007fffff 	.word	0x007fffff

08011488 <_init>:
 8011488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801148a:	bf00      	nop
 801148c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801148e:	bc08      	pop	{r3}
 8011490:	469e      	mov	lr, r3
 8011492:	4770      	bx	lr

08011494 <_fini>:
 8011494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011496:	bf00      	nop
 8011498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801149a:	bc08      	pop	{r3}
 801149c:	469e      	mov	lr, r3
 801149e:	4770      	bx	lr
