# Reading pref.tcl
# do sumador4bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/fabia/Desktop/Electronica\ dijital/lab1/lab00-3228485282/Mis\ simulaciones\ LAB1 {C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:29 on Mar 20,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1" C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit.sv 
# -- Compiling module sumador4bit
# 
# Top level modules:
# 	sumador4bit
# End time: 13:54:29 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/fabia/Desktop/Electronica\ dijital/lab1/lab00-3228485282/Mis\ simulaciones\ LAB1 {C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:29 on Mar 20,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1" C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador1.sv 
# -- Compiling module sumador1
# 
# Top level modules:
# 	sumador1
# End time: 13:54:30 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/fabia/Desktop/Electronica\ dijital/lab1/lab00-3228485282/Mis\ simulaciones\ LAB1 {C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:30 on Mar 20,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1" C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit_TB.sv 
# -- Compiling module sumador4bit_TB
# 
# Top level modules:
# 	sumador4bit_TB
# End time: 13:54:30 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sumador4bit_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sumador4bit_TB 
# Start time: 13:54:30 on Mar 20,2021
# Loading sv_std.std
# Loading work.sumador4bit_TB
# Loading work.sumador4bit
# Loading work.sumador1
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador1.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /sumador4bit_TB/uut/s0 File: C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit.sv Line: 9
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-PLI-3536) $dumpvars() : The level argument (-1) must not be negative.    : C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit_TB.sv(31)
#    Time: 0 ps  Iteration: 0  Instance: /sumador4bit_TB
# el valor de  1 +  0 =  1
# el valor de  1 +  1 =  2
# el valor de  1 +  2 =  3
# el valor de  1 +  3 =  4
# el valor de  1 +  4 =  5
# el valor de  1 +  5 =  6
# el valor de  1 +  6 =  7
# el valor de  1 +  7 =  8
# el valor de  1 +  8 =  9
# el valor de  1 +  9 = 10
# el valor de  1 + 10 = 11
# el valor de  1 + 11 = 12
# el valor de  1 + 12 = 13
# el valor de  1 + 13 = 14
# el valor de  1 + 14 = 15
# el valor de  1 + 15 =  0
# el valor de  2 +  0 =  2
# el valor de  2 +  1 =  3
# el valor de  2 +  2 =  4
# el valor de  2 +  3 =  5
# el valor de  2 +  4 =  6
# el valor de  2 +  5 =  7
# el valor de  2 +  6 =  8
# el valor de  2 +  7 =  9
# el valor de  2 +  8 = 10
# el valor de  2 +  9 = 11
# el valor de  2 + 10 = 12
# el valor de  2 + 11 = 13
# el valor de  2 + 12 = 14
# el valor de  2 + 13 = 15
# el valor de  2 + 14 =  0
# el valor de  2 + 15 =  1
# el valor de  3 +  0 =  3
# el valor de  3 +  1 =  4
# el valor de  3 +  2 =  5
# el valor de  3 +  3 =  6
# el valor de  3 +  4 =  7
# el valor de  3 +  5 =  8
# el valor de  3 +  6 =  9
# ** Note: $finish    : C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit_TB.sv(32)
#    Time: 200 ps  Iteration: 0  Instance: /sumador4bit_TB
# 1
# Break in NamedBeginStat TEST_CASE at C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/Mis simulaciones LAB1/sumador4bit_TB.sv line 32
# End time: 13:54:57 on Mar 20,2021, Elapsed time: 0:00:27
# Errors: 1, Warnings: 1
