TRACE::2025-07-10.15:08:05::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:05::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:05::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:06::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:06::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-07-10.15:08:07::SCWPlatform::Opened new HwDB with name design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-07-10.15:08:07::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga"
		}]
}
TRACE::2025-07-10.15:08:07::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-07-10.15:08:07::SCWDomain::checking for install qemu data   : 
TRACE::2025-07-10.15:08:07::SCWDomain:: Using the QEMU Data from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-07-10.15:08:07::SCWDomain:: Using the QEMU args  from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:07::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:07::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:07::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:07::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-07-10.15:08:07::SCWPlatform::Generating the sources  .
TRACE::2025-07-10.15:08:07::SCWBDomain::Generating boot domain sources.
TRACE::2025-07-10.15:08:07::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:07::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:07::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:07::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-07-10.15:08:07::SCWMssOS::No sw design opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::mss does not exists at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::Creating sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::Adding the swdes entry, created swdb C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::updating the scw layer changes to swdes at   C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::Writing mss at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:07::SCWMssOS::Completed writing the mss file at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-07-10.15:08:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-07-10.15:08:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-07-10.15:08:07::SCWBDomain::Completed writing the mss file at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-07-10.15:08:11::SCWPlatform::Generating sources Done.
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2025-07-10.15:08:11::SCWMssOS::Could not open the swdb for C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2025-07-10.15:08:11::SCWMssOS::Could not open the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2025-07-10.15:08:11::SCWMssOS::Cleared the swdb table entry
TRACE::2025-07-10.15:08:11::SCWMssOS::No sw design opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::mss exists loading the mss file  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Opened the sw design from mss  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Adding the swdes entry C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-07-10.15:08:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-07-10.15:08:11::SCWMssOS::Opened the sw design.  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:11::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:11::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:11::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:11::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-07-10.15:08:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-07-10.15:08:11::SCWDomain:: Using the QEMU Data from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-07-10.15:08:11::SCWDomain:: Using the QEMU args  from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:11::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:11::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:11::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:11::SCWMssOS::No sw design opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::mss does not exists at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Creating sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Adding the swdes entry, created swdb C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::updating the scw layer changes to swdes at   C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Writing mss at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:11::SCWMssOS::Completed writing the mss file at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-07-10.15:08:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-07-10.15:08:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-07-10.15:08:11::SCWMssOS::Completed writing the mss file at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-07-10.15:08:11::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-07-10.15:08:12::SCWMssOS::Could not open the swdb for C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2025-07-10.15:08:12::SCWMssOS::Could not open the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2025-07-10.15:08:12::SCWMssOS::Cleared the swdb table entry
TRACE::2025-07-10.15:08:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-07-10.15:08:12::SCWMssOS::Writing the mss file completed C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d108a31d367009929a1b06450cdf33b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-07-10.15:08:12::SCWPlatform::Started generating the artifacts platform arbiter_puf_fpga
TRACE::2025-07-10.15:08:12::SCWPlatform::Sanity checking of platform is completed
LOG::2025-07-10.15:08:12::SCWPlatform::Started generating the artifacts for system configuration arbiter_puf_fpga
LOG::2025-07-10.15:08:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-07-10.15:08:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-07-10.15:08:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-07-10.15:08:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-07-10.15:08:12::SCWSystem::Checking the domain standalone_domain
LOG::2025-07-10.15:08:12::SCWSystem::Not a boot domain 
LOG::2025-07-10.15:08:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-07-10.15:08:12::SCWDomain::Generating domain artifcats
TRACE::2025-07-10.15:08:12::SCWMssOS::Generating standalone artifcats
TRACE::2025-07-10.15:08:12::SCWMssOS::Copying the qemu file from  C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/export/arbiter_puf_fpga/sw/arbiter_puf_fpga/qemu/
TRACE::2025-07-10.15:08:12::SCWMssOS::Copying the qemu file from  C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/export/arbiter_puf_fpga/sw/arbiter_puf_fpga/standalone_domain/qemu/
TRACE::2025-07-10.15:08:12::SCWMssOS:: Copying the user libraries. 
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writing the mss file at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-07-10.15:08:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-07-10.15:08:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-07-10.15:08:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-07-10.15:08:12::SCWMssOS::skipping the bsp build ... 
TRACE::2025-07-10.15:08:12::SCWMssOS::Copying to export directory.
TRACE::2025-07-10.15:08:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-07-10.15:08:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-07-10.15:08:12::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-07-10.15:08:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-07-10.15:08:12::SCWSystem::Completed Processing the sysconfig arbiter_puf_fpga
LOG::2025-07-10.15:08:12::SCWPlatform::Completed generating the artifacts for system configuration arbiter_puf_fpga
TRACE::2025-07-10.15:08:12::SCWPlatform::Started preparing the platform 
TRACE::2025-07-10.15:08:12::SCWSystem::Writing the bif file for system config arbiter_puf_fpga
TRACE::2025-07-10.15:08:12::SCWSystem::dir created 
TRACE::2025-07-10.15:08:12::SCWSystem::Writing the bif 
TRACE::2025-07-10.15:08:12::SCWPlatform::Started writing the spfm file 
TRACE::2025-07-10.15:08:12::SCWPlatform::Started writing the xpfm file 
TRACE::2025-07-10.15:08:12::SCWPlatform::Completed generating the platform
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d108a31d367009929a1b06450cdf33b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-07-10.15:08:12::SCWPlatform::updated the xpfm file.
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d108a31d367009929a1b06450cdf33b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:12::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:12::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:12::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:12::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:12::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:12::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d108a31d367009929a1b06450cdf33b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-07-10.15:08:13::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:13::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:13::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:13::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2025-07-10.15:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:13::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:13::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWWriter::formatted JSON is {
	"platformName":	"arbiter_puf_fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"arbiter_puf_fpga",
	"platHandOff":	"C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/Arbiter-PUF-FPGA/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"arbiter_puf_fpga",
	"systems":	[{
			"systemName":	"arbiter_puf_fpga",
			"systemDesc":	"arbiter_puf_fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"arbiter_puf_fpga",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"610b9c77d02d87aa4e96489bb0f254cb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"d108a31d367009929a1b06450cdf33b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-07-10.15:08:13::SCWPlatform::Clearing the existing platform
TRACE::2025-07-10.15:08:13::SCWSystem::Clearing the existing sysconfig
TRACE::2025-07-10.15:08:13::SCWBDomain::clearing the fsbl build
TRACE::2025-07-10.15:08:13::SCWMssOS::Removing the swdes entry for  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWMssOS::Removing the swdes entry for  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:13::SCWSystem::Clearing the domains completed.
TRACE::2025-07-10.15:08:13::SCWPlatform::Clearing the opened hw db.
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform location is C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Removing the HwDB with name C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:13::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened new HwDB with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWReader::Active system found as  arbiter_puf_fpga
TRACE::2025-07-10.15:08:14::SCWReader::Handling sysconfig arbiter_puf_fpga
TRACE::2025-07-10.15:08:14::SCWDomain::checking for install qemu data   : 
TRACE::2025-07-10.15:08:14::SCWDomain:: Using the QEMU Data from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-07-10.15:08:14::SCWDomain:: Using the QEMU args  from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-07-10.15:08:14::SCWMssOS::No sw design opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::mss exists loading the mss file  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Opened the sw design from mss  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Adding the swdes entry C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-07-10.15:08:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-07-10.15:08:14::SCWMssOS::Opened the sw design.  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:14::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:14::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-07-10.15:08:14::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:14::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-07-10.15:08:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:14::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWReader::No isolation master present  
TRACE::2025-07-10.15:08:14::SCWDomain::checking for install qemu data   : 
TRACE::2025-07-10.15:08:14::SCWDomain:: Using the QEMU Data from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-07-10.15:08:14::SCWDomain:: Using the QEMU args  from install at  : C:/AB/xilinxvivado/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:14::SCWMssOS::No sw design opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::mss exists loading the mss file  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Opened the sw design from mss  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Adding the swdes entry C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-07-10.15:08:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-07-10.15:08:14::SCWMssOS::Opened the sw design.  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Saving the mss changes C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-07-10.15:08:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-07-10.15:08:14::SCWMssOS::Commit changes completed.
TRACE::2025-07-10.15:08:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-07-10.15:08:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to open the hw design at C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA given C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA absoulate path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform::DSA directory C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw
TRACE::2025-07-10.15:08:14::SCWPlatform:: Platform Path C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/hw/design_2_wrapper.xsa
TRACE::2025-07-10.15:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-07-10.15:08:14::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2025-07-10.15:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-07-10.15:08:14::SCWMssOS::Checking the sw design at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWMssOS::DEBUG:  swdes dump  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-07-10.15:08:14::SCWMssOS::Sw design exists and opened at  C:/AB/xilinxvivado/projects/arbiter-PUF-FPGA/vitis_workspace/arbiter_puf_fpga/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-07-10.15:08:14::SCWReader::No isolation master present  
