#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20fab70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20fad00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x20f25d0 .functor NOT 1, L_0x212b0d0, C4<0>, C4<0>, C4<0>;
L_0x212ae60 .functor XOR 1, L_0x212ad20, L_0x212adc0, C4<0>, C4<0>;
L_0x212afc0 .functor XOR 1, L_0x212ae60, L_0x212af20, C4<0>, C4<0>;
v0x2128470_0 .net *"_ivl_10", 0 0, L_0x212af20;  1 drivers
v0x2128570_0 .net *"_ivl_12", 0 0, L_0x212afc0;  1 drivers
v0x2128650_0 .net *"_ivl_2", 0 0, L_0x212ac80;  1 drivers
v0x2128710_0 .net *"_ivl_4", 0 0, L_0x212ad20;  1 drivers
v0x21287f0_0 .net *"_ivl_6", 0 0, L_0x212adc0;  1 drivers
v0x2128920_0 .net *"_ivl_8", 0 0, L_0x212ae60;  1 drivers
v0x2128a00_0 .net "a", 0 0, v0x2126a80_0;  1 drivers
v0x2128aa0_0 .net "b", 0 0, v0x2126b20_0;  1 drivers
v0x2128b40_0 .net "c", 0 0, v0x2126bc0_0;  1 drivers
v0x2128be0_0 .var "clk", 0 0;
v0x2128c80_0 .net "d", 0 0, v0x2126d30_0;  1 drivers
v0x2128d20_0 .net "out_dut", 0 0, L_0x212ab20;  1 drivers
v0x2128dc0_0 .net "out_ref", 0 0, L_0x2129d90;  1 drivers
v0x2128e60_0 .var/2u "stats1", 159 0;
v0x2128f00_0 .var/2u "strobe", 0 0;
v0x2128fa0_0 .net "tb_match", 0 0, L_0x212b0d0;  1 drivers
v0x2129060_0 .net "tb_mismatch", 0 0, L_0x20f25d0;  1 drivers
v0x2129230_0 .net "wavedrom_enable", 0 0, v0x2126e20_0;  1 drivers
v0x21292d0_0 .net "wavedrom_title", 511 0, v0x2126ec0_0;  1 drivers
L_0x212ac80 .concat [ 1 0 0 0], L_0x2129d90;
L_0x212ad20 .concat [ 1 0 0 0], L_0x2129d90;
L_0x212adc0 .concat [ 1 0 0 0], L_0x212ab20;
L_0x212af20 .concat [ 1 0 0 0], L_0x2129d90;
L_0x212b0d0 .cmp/eeq 1, L_0x212ac80, L_0x212afc0;
S_0x20fae90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x20fad00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20fb610 .functor NOT 1, v0x2126bc0_0, C4<0>, C4<0>, C4<0>;
L_0x20f2e90 .functor NOT 1, v0x2126b20_0, C4<0>, C4<0>, C4<0>;
L_0x21294e0 .functor AND 1, L_0x20fb610, L_0x20f2e90, C4<1>, C4<1>;
L_0x2129580 .functor NOT 1, v0x2126d30_0, C4<0>, C4<0>, C4<0>;
L_0x21296b0 .functor NOT 1, v0x2126a80_0, C4<0>, C4<0>, C4<0>;
L_0x21297b0 .functor AND 1, L_0x2129580, L_0x21296b0, C4<1>, C4<1>;
L_0x2129890 .functor OR 1, L_0x21294e0, L_0x21297b0, C4<0>, C4<0>;
L_0x2129950 .functor AND 1, v0x2126a80_0, v0x2126bc0_0, C4<1>, C4<1>;
L_0x2129a10 .functor AND 1, L_0x2129950, v0x2126d30_0, C4<1>, C4<1>;
L_0x2129ad0 .functor OR 1, L_0x2129890, L_0x2129a10, C4<0>, C4<0>;
L_0x2129c40 .functor AND 1, v0x2126b20_0, v0x2126bc0_0, C4<1>, C4<1>;
L_0x2129cb0 .functor AND 1, L_0x2129c40, v0x2126d30_0, C4<1>, C4<1>;
L_0x2129d90 .functor OR 1, L_0x2129ad0, L_0x2129cb0, C4<0>, C4<0>;
v0x20f2840_0 .net *"_ivl_0", 0 0, L_0x20fb610;  1 drivers
v0x20f28e0_0 .net *"_ivl_10", 0 0, L_0x21297b0;  1 drivers
v0x2125270_0 .net *"_ivl_12", 0 0, L_0x2129890;  1 drivers
v0x2125330_0 .net *"_ivl_14", 0 0, L_0x2129950;  1 drivers
v0x2125410_0 .net *"_ivl_16", 0 0, L_0x2129a10;  1 drivers
v0x2125540_0 .net *"_ivl_18", 0 0, L_0x2129ad0;  1 drivers
v0x2125620_0 .net *"_ivl_2", 0 0, L_0x20f2e90;  1 drivers
v0x2125700_0 .net *"_ivl_20", 0 0, L_0x2129c40;  1 drivers
v0x21257e0_0 .net *"_ivl_22", 0 0, L_0x2129cb0;  1 drivers
v0x21258c0_0 .net *"_ivl_4", 0 0, L_0x21294e0;  1 drivers
v0x21259a0_0 .net *"_ivl_6", 0 0, L_0x2129580;  1 drivers
v0x2125a80_0 .net *"_ivl_8", 0 0, L_0x21296b0;  1 drivers
v0x2125b60_0 .net "a", 0 0, v0x2126a80_0;  alias, 1 drivers
v0x2125c20_0 .net "b", 0 0, v0x2126b20_0;  alias, 1 drivers
v0x2125ce0_0 .net "c", 0 0, v0x2126bc0_0;  alias, 1 drivers
v0x2125da0_0 .net "d", 0 0, v0x2126d30_0;  alias, 1 drivers
v0x2125e60_0 .net "out", 0 0, L_0x2129d90;  alias, 1 drivers
S_0x2125fc0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x20fad00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2126a80_0 .var "a", 0 0;
v0x2126b20_0 .var "b", 0 0;
v0x2126bc0_0 .var "c", 0 0;
v0x2126c90_0 .net "clk", 0 0, v0x2128be0_0;  1 drivers
v0x2126d30_0 .var "d", 0 0;
v0x2126e20_0 .var "wavedrom_enable", 0 0;
v0x2126ec0_0 .var "wavedrom_title", 511 0;
S_0x2126260 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2125fc0;
 .timescale -12 -12;
v0x21264c0_0 .var/2s "count", 31 0;
E_0x20f5a30/0 .event negedge, v0x2126c90_0;
E_0x20f5a30/1 .event posedge, v0x2126c90_0;
E_0x20f5a30 .event/or E_0x20f5a30/0, E_0x20f5a30/1;
E_0x20f5c80 .event negedge, v0x2126c90_0;
E_0x20e09f0 .event posedge, v0x2126c90_0;
S_0x21265c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2125fc0;
 .timescale -12 -12;
v0x21267c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21268a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2125fc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2127020 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x20fad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x212a030 .functor AND 1, L_0x2129ef0, L_0x2129f90, C4<1>, C4<1>;
L_0x212a2b0 .functor AND 1, L_0x212a140, L_0x212a1e0, C4<1>, C4<1>;
L_0x212a3c0 .functor OR 1, L_0x212a030, L_0x212a2b0, C4<0>, C4<0>;
L_0x212a4d0 .functor AND 1, v0x2126a80_0, v0x2126bc0_0, C4<1>, C4<1>;
L_0x212a680 .functor AND 1, L_0x212a4d0, v0x2126d30_0, C4<1>, C4<1>;
L_0x212a850 .functor OR 1, L_0x212a3c0, L_0x212a680, C4<0>, C4<0>;
L_0x212a9a0 .functor AND 1, v0x2126b20_0, v0x2126bc0_0, C4<1>, C4<1>;
L_0x212aa10 .functor AND 1, L_0x212a9a0, v0x2126d30_0, C4<1>, C4<1>;
L_0x212ab20 .functor OR 1, L_0x212a850, L_0x212aa10, C4<0>, C4<0>;
v0x2127310_0 .net *"_ivl_1", 0 0, L_0x2129ef0;  1 drivers
v0x21273d0_0 .net *"_ivl_11", 0 0, L_0x212a2b0;  1 drivers
v0x2127490_0 .net *"_ivl_13", 0 0, L_0x212a3c0;  1 drivers
v0x2127560_0 .net *"_ivl_15", 0 0, L_0x212a4d0;  1 drivers
v0x2127620_0 .net *"_ivl_17", 0 0, L_0x212a680;  1 drivers
v0x2127730_0 .net *"_ivl_19", 0 0, L_0x212a850;  1 drivers
v0x21277f0_0 .net *"_ivl_21", 0 0, L_0x212a9a0;  1 drivers
v0x21278b0_0 .net *"_ivl_23", 0 0, L_0x212aa10;  1 drivers
v0x2127970_0 .net *"_ivl_3", 0 0, L_0x2129f90;  1 drivers
v0x2127a30_0 .net *"_ivl_5", 0 0, L_0x212a030;  1 drivers
v0x2127af0_0 .net *"_ivl_7", 0 0, L_0x212a140;  1 drivers
v0x2127bb0_0 .net *"_ivl_9", 0 0, L_0x212a1e0;  1 drivers
v0x2127c70_0 .net "a", 0 0, v0x2126a80_0;  alias, 1 drivers
v0x2127d10_0 .net "b", 0 0, v0x2126b20_0;  alias, 1 drivers
v0x2127e00_0 .net "c", 0 0, v0x2126bc0_0;  alias, 1 drivers
v0x2127ef0_0 .net "d", 0 0, v0x2126d30_0;  alias, 1 drivers
v0x2127fe0_0 .net "out", 0 0, L_0x212ab20;  alias, 1 drivers
L_0x2129ef0 .reduce/nor v0x2126bc0_0;
L_0x2129f90 .reduce/nor v0x2126b20_0;
L_0x212a140 .reduce/nor v0x2126d30_0;
L_0x212a1e0 .reduce/nor v0x2126a80_0;
S_0x2128250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x20fad00;
 .timescale -12 -12;
E_0x20f57d0 .event anyedge, v0x2128f00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2128f00_0;
    %nor/r;
    %assign/vec4 v0x2128f00_0, 0;
    %wait E_0x20f57d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2125fc0;
T_3 ;
    %fork t_1, S_0x2126260;
    %jmp t_0;
    .scope S_0x2126260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21264c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2126d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126b20_0, 0;
    %assign/vec4 v0x2126a80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20e09f0;
    %load/vec4 v0x21264c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x21264c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2126d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126b20_0, 0;
    %assign/vec4 v0x2126a80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x20f5c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21268a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20f5a30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2126a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2126bc0_0, 0;
    %assign/vec4 v0x2126d30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2125fc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x20fad00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2128be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2128f00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20fad00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2128be0_0;
    %inv;
    %store/vec4 v0x2128be0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20fad00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2126c90_0, v0x2129060_0, v0x2128a00_0, v0x2128aa0_0, v0x2128b40_0, v0x2128c80_0, v0x2128dc0_0, v0x2128d20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20fad00;
T_7 ;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20fad00;
T_8 ;
    %wait E_0x20f5a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2128e60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2128e60_0, 4, 32;
    %load/vec4 v0x2128fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2128e60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2128e60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2128e60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2128dc0_0;
    %load/vec4 v0x2128dc0_0;
    %load/vec4 v0x2128d20_0;
    %xor;
    %load/vec4 v0x2128dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2128e60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2128e60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2128e60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/kmap2/iter0/response4/top_module.sv";
