<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>game Project Status (07/29/2013 - 18:41:37)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>RR.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>game</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s500e-4fg320</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.2</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/*.xmsgs?&DataKey=Warning'>249 Warnings (61 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "game.v" line 86 Connection to input port 'd' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "game.v" line 88 Connection to input port 'tope' does not match port size</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "graphic_car_controller.v" line 78 Connection to input port 'addra' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "main.v" line 131 Connection to input port 'xcoord_ini' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "main.v" line 131 Connection to input port 'ycoord_ini' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "main.v" line 135 Connection to input port 'xcoord_ini' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "main.v" line 135 Connection to input port 'ycoord_ini' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "scoreboard.v" line 125 Connection to input port 'xcoord' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:259: - "scoreboard.v" line 125 Connection to input port 'ycoord' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:261: - "music_rr.v" line 35 Connection to output port 'douta' does not match port size</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/car_bitmap_synth.v" line 76: Instantiating black box module &lt;car_bitmap&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/score_bitmap_synth.v" line 37: Instantiating black box module &lt;score_bitmap&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/music_bass_synth.v" line 20: Instantiating black box module &lt;music_bass&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2211: - "ipcore_dir/music_melody_synth.v" line 32: Instantiating black box module &lt;music_melody&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;on_objs&lt;0&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;reset&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;clk&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;remain_bit3_bit2&lt;2&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:647: - Input &lt;reset&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1780: - Signal &lt;rgb_reg&gt; is never used or assigned. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;rightc&lt;8:6&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;rightc&lt;0&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;leftc&lt;8:5&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;leftc&lt;1:0&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;init_reg_calc&lt;18:8&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ycoord_digit&lt;9:4&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;xcoord_digit&lt;9:4&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ups&lt;6&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:646: - Signal &lt;ups&lt;0&gt;&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:653: - Signal &lt;score&lt;6&gt;&gt; is used but never assigned. This sourceless signal will be automatically connected to value 0000.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:653: - Signal &lt;score&lt;0&gt;&gt; is used but never assigned. This sourceless signal will be automatically connected to value 0000.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob0&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob1&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob2&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob3&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob4&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;ob5&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1710: - FF/Latch &lt;ob5/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1895: - Due to other FF/Latch trimming, FF/Latch &lt;ob4/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1895: - Due to other FF/Latch trimming, FF/Latch &lt;ob3/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1895: - Due to other FF/Latch trimming, FF/Latch &lt;ob2/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1895: - Due to other FF/Latch trimming, FF/Latch &lt;ob1/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:1895: - Due to other FF/Latch trimming, FF/Latch &lt;ob0/car_x_reg_4&gt; (without init value) has a constant value of 0 in block &lt;obstacle_manager&gt;. This FF/Latch will be trimmed during the optimization process.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2677: - Node &lt;rightc_reg_6&gt; of sequential type is unconnected in block &lt;obstacle_manager&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Translation Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'road_fighter/music_jukebox/musicbox_melody/ena' has no driver</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:266: - The function generator road_fighter/bg/Mmux_rgb1243 failed to merge with F5 multiplexer road_fighter/bg/Mmux_rgb1_f5. There is a conflict for the FXMUX. The design will exhibit suboptimal timing.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/scoreboard_message/score_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/scoreboard_message/score_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB1&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB2&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB3&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB4&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB5&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB9&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB10&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB11&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB12&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB13&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB17&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB18&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB19&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB20&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB21&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB25&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB26&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB27&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB28&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB29&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Place and Route Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:road_fighter/scoreboard_digits/dec_counter_gen[1].dec_counter_inst/over_reg may have excessive skew because 3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:road_fighter/scoreboard_digits/tick_reg may have excessive skew because 3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Route:455: - CLK Net:road_fighter/scoreboard_digits/dec_counter_gen[3].dec_counter_inst/over_reg may have excessive skew because 1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Bitgen Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/scoreboard_message/score_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/scoreboard_message/score_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB1&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB2&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB3&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB4&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB5&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB9&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB10&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB11&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB12&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB13&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB17&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB18&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB19&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB20&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB21&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB25&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB26&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB27&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB28&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB29&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/music_jukebox/musicbox_bass/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/obs_5_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB22&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB23&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB30&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB31&gt; on block:&lt;road_fighter/obs_4_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB6&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB7&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB14&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:812: - Dangling pin &lt;DOB15&gt; on block:&lt;road_fighter/obs_3_gcont/autito/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<TD ALIGN=RIGHT>496</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>5%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>2,654</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>28%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>1,598</TD>
<TD ALIGN=RIGHT>4,656</TD>
<TD ALIGN=RIGHT>34%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>1,598</TD>
<TD ALIGN=RIGHT>1,598</TD>
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<TD ALIGN=RIGHT>1,598</TD>
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<TD ALIGN=RIGHT>3,113</TD>
<TD ALIGN=RIGHT>9,312</TD>
<TD ALIGN=RIGHT>33%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>2,654</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<TD ALIGN=RIGHT>459</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>19</TD>
<TD ALIGN=RIGHT>232</TD>
<TD ALIGN=RIGHT>8%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD>
<TD ALIGN=RIGHT>11</TD>
<TD ALIGN=RIGHT>20</TD>
<TD ALIGN=RIGHT>55%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>24</TD>
<TD ALIGN=RIGHT>4%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of MULT18X18SIOs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>20</TD>
<TD ALIGN=RIGHT>10%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>3.28</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Clock Report</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=ClockReport"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B> Clock Net </B></TD><TD ALIGN=LEFT><B> Resource </B></TD><TD ALIGN=LEFT><B>Locked</B></TD><TD ALIGN=LEFT><B>Fanout</B></TD><TD ALIGN=LEFT><B>Net Skew(ns)</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Max Delay(ns)</B></TD>
<TR ALIGN=CENTER><TD ALIGN=LEFT>clk_BUFGP</TD><TD>BUFGMUX_X1Y11</TD><TD>No</TD><TD ALIGN=RIGHT>302</TD><TD ALIGN=RIGHT>0.084</TD><TD ALIGN=RIGHT COLSPAN='2'>0.201</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>road_fighter/scorebo</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>ard_digits/dec_count</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>er_gen[1].dec_counte</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>r_inst/over_reg</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>3</TD><TD ALIGN=RIGHT>0.301</TD><TD ALIGN=RIGHT COLSPAN='2'>1.252</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>road_fighter/scorebo</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>ard_digits/tick_reg</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>3</TD><TD ALIGN=RIGHT>0.243</TD><TD ALIGN=RIGHT COLSPAN='2'>1.412</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>road_fighter/scorebo</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>ard_digits/dec_count</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>er_gen[3].dec_counte</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>r_inst/over_reg</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>3</TD><TD ALIGN=RIGHT>0.491</TD><TD ALIGN=RIGHT COLSPAN='2'>2.302</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>road_fighter/scorebo</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>ard_digits/dec_count</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>er_gen[4].dec_counte</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>r_inst/over_reg</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>0.000</TD><TD ALIGN=RIGHT COLSPAN='2'>1.463</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>road_fighter/scorebo</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>ard_digits/dec_count</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>er_gen[2].dec_counte</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>r_inst/over_reg</TD><TD>Local</TD><TD></TD><TD ALIGN=RIGHT>3</TD><TD ALIGN=RIGHT>0.030</TD><TD ALIGN=RIGHT COLSPAN='2'>1.811</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:35:03 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/xst.xmsgs?&DataKey=Warning'>72 Warnings (2 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/xst.xmsgs?&DataKey=Info'>17 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.bld'>Translation Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:35:12 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>1 Warning (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:35:23 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/map.xmsgs?&DataKey=Warning'>87 Warnings (28 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/map.xmsgs?&DataKey=Info'>3 Infos (2 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.par'>Place and Route Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:40:24 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/par.xmsgs?&DataKey=Warning'>3 Warnings (3 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/par.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.twr'>Static Timing Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:40:31 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/trce.xmsgs?&DataKey=Info'>6 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\game.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>lun 29. jul 18:40:49 2013</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>86 Warnings (28 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>lun 29. jul 18:40:51 2013</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/Proyectos/FPGA/sdc-2012-fpga-roadfighter/RR\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>lun 29. jul 18:41:37 2013</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 07/29/2013 - 18:41:37</center>
</BODY></HTML>