-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sin_or_cos_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    t_in : IN STD_LOGIC_VECTOR (31 downto 0);
    do_cos : IN STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sin_or_cos_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_C2 : STD_LOGIC_VECTOR (7 downto 0) := "11000010";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_83 : STD_LOGIC_VECTOR (7 downto 0) := "10000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv58_0 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv29_1FFFFFFF : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111111111111111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv9_7F : STD_LOGIC_VECTOR (8 downto 0) := "001111111";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ref_4oPi_table_100_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ref_4oPi_table_100_V_ce0 : STD_LOGIC;
    signal ref_4oPi_table_100_V_q0 : STD_LOGIC_VECTOR (99 downto 0);
    signal second_order_float_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_2_ce0 : STD_LOGIC;
    signal second_order_float_2_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal second_order_float_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_3_ce0 : STD_LOGIC;
    signal second_order_float_3_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal second_order_float_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal second_order_float_s_ce0 : STD_LOGIC;
    signal second_order_float_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal do_cos_read_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_cos_read_reg_1185_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_1192_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_1192_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_1192_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_260_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_1198 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_1198_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_1198_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_1_fu_270_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_1_reg_1205 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_1_reg_1205_pp0_iter1_reg : STD_LOGIC_VECTOR (22 downto 0);
    signal closepath_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_1211 : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_1211_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal closepath_reg_1211_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_309_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_16_reg_1222 : STD_LOGIC_VECTOR (3 downto 0);
    signal Med_V_reg_1227 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Val2_6_reg_1232 : STD_LOGIC_VECTOR (57 downto 0);
    signal tmp_12_i_reg_1238 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1243_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1243_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1243_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1243_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_24_fu_389_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_24_reg_1249 : STD_LOGIC_VECTOR (2 downto 0);
    signal Mx_V_reg_1255 : STD_LOGIC_VECTOR (28 downto 0);
    signal Mx_V_reg_1255_pp0_iter4_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal Mx_V_reg_1255_pp0_iter5_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal Ex_V_fu_483_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1262 : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1262_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1262_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Ex_V_reg_1262_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_reg_1268 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1274_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1274_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1274_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1280_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1280_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1280_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cos_basis_fu_583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cos_basis_reg_1288 : STD_LOGIC_VECTOR (0 downto 0);
    signal cos_basis_reg_1288_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cos_basis_reg_1288_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_600_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_13_reg_1294 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_23_i_reg_1299 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_47_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_47_reg_1319 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_47_reg_1319_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_47_reg_1319_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1325_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1325_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_reg_1330 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_fu_828_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_reg_1335 : STD_LOGIC_VECTOR (22 downto 0);
    signal result_V_reg_1340 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Result_10_i_reg_1346 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_i1_reg_1351 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_5_i_i_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_i_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal expv_op_fu_280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal addr_V_fu_286_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_294_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_i_i_fu_313_p1 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_3_fu_316_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal p_Result_23_fu_332_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_4_fu_346_p0 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_4_fu_346_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_4_fu_346_p2 : STD_LOGIC_VECTOR (103 downto 0);
    signal p_i_fu_377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_395_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_i_fu_399_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_Val2_8_fu_404_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_Result_i2_i_fu_411_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Result_24_fu_421_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_25_fu_429_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_26_fu_439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_fu_447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mx_zeros_V_fu_455_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_i_fu_459_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_Val2_12_fu_463_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal storemerge_i_fu_382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_i_fu_479_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sh_i_cast_fu_507_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_i_fu_510_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_516_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_i_cast_fu_527_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_20_i_fu_534_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_19_i_fu_531_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_i_cast1_fu_523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_i_cast_fu_539_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_556_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ssdm_int_V_write_ass_fu_549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_fu_604_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_14_fu_1171_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal not_do_cos_i_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sin_basis_fu_632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_i_fu_590_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_27_fu_638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_fu_653_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_659_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_697_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_din_sign_V_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_results_sign_V_ret_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_788_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_1_fu_788_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_1_fu_788_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_3_fu_1178_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_28_i_fu_794_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_30_i_fu_811_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_i_cast_fu_820_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_34_i_cast_cast_fu_824_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_cast_fu_843_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_31_i_fu_840_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_fu_846_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal Mx_V_read_assign_fu_834_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Val2_17_fu_860_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_17_fu_860_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_Val2_17_fu_860_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_Ex_V_ret_fu_896_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i2_fu_906_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_i_fu_925_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_19_fu_913_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_29_fu_944_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_fu_954_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_28_fu_932_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_30_fu_966_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i17_i_fu_976_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_962_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_9_i_fu_988_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_22_fu_984_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_101_i_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_2_1_i_fu_999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_fu_902_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i2_46_fu_1019_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i119_cast_fu_1025_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_1_i_fu_1011_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newexp_fu_1029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_1_i_fu_1005_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_11_fu_1058_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_12_fu_1068_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_cond_i_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_exp_V_fu_1093_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1054_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast_cast_cast_fu_1086_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_results_exp_V_ret_fu_1105_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_or_cond_demorgan_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1078_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_cond_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_cast_fu_1130_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal newSel1_fu_1142_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_3_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_4_fu_1150_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_32_fu_1158_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_14_fu_1171_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal OP1_V_3_fu_614_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_14_fu_1171_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_3_fu_1178_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal p_Val2_17_fu_860_p10 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_Val2_1_fu_788_p10 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_3_fu_1178_p10 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_4_fu_346_p00 : STD_LOGIC_VECTOR (103 downto 0);
    signal r_V_4_fu_346_p10 : STD_LOGIC_VECTOR (103 downto 0);

    component HoughLines_Core_mfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component HoughLines_Core_mg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component HoughLines_Core_mhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component HoughLines_Core_mibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component sin_or_cos_float_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (99 downto 0) );
    end component;


    component sin_or_cos_float_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component sin_or_cos_float_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component sin_or_cos_float_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    ref_4oPi_table_100_V_U : component sin_or_cos_float_bkb
    generic map (
        DataWidth => 100,
        AddressRange => 13,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ref_4oPi_table_100_V_address0,
        ce0 => ref_4oPi_table_100_V_ce0,
        q0 => ref_4oPi_table_100_V_q0);

    second_order_float_2_U : component sin_or_cos_float_cud
    generic map (
        DataWidth => 30,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_2_address0,
        ce0 => second_order_float_2_ce0,
        q0 => second_order_float_2_q0);

    second_order_float_3_U : component sin_or_cos_float_dEe
    generic map (
        DataWidth => 23,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_3_address0,
        ce0 => second_order_float_3_ce0,
        q0 => second_order_float_3_q0);

    second_order_float_s_U : component sin_or_cos_float_eOg
    generic map (
        DataWidth => 15,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => second_order_float_s_address0,
        ce0 => second_order_float_s_ce0,
        q0 => second_order_float_s_q0);

    HoughLines_Core_mfYi_U27 : component HoughLines_Core_mfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 3,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_1,
        din2 => ap_const_lv1_1,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_0,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_0,
        din8 => p_Val2_24_reg_1249,
        dout => tmp_1_fu_556_p10);

    HoughLines_Core_mg8j_U28 : component HoughLines_Core_mg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_0,
        din3 => ap_const_lv1_1,
        din4 => ap_const_lv1_1,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_1,
        din7 => ap_const_lv1_0,
        din8 => ap_const_lv1_0,
        din9 => ap_const_lv1_1,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_1,
        din12 => ap_const_lv1_1,
        din13 => ap_const_lv1_0,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        din16 => p_Result_31_fu_653_p3,
        dout => tmp_7_fu_659_p18);

    HoughLines_Core_mg8j_U29 : component HoughLines_Core_mg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => ap_const_lv1_0,
        din2 => ap_const_lv1_1,
        din3 => ap_const_lv1_0,
        din4 => ap_const_lv1_1,
        din5 => ap_const_lv1_1,
        din6 => ap_const_lv1_0,
        din7 => ap_const_lv1_1,
        din8 => ap_const_lv1_1,
        din9 => ap_const_lv1_0,
        din10 => ap_const_lv1_1,
        din11 => ap_const_lv1_1,
        din12 => ap_const_lv1_0,
        din13 => ap_const_lv1_1,
        din14 => ap_const_lv1_0,
        din15 => ap_const_lv1_0,
        din16 => p_Result_31_fu_653_p3,
        dout => tmp_8_fu_697_p18);

    HoughLines_Core_mhbi_U30 : component HoughLines_Core_mhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => p_Val2_14_fu_1171_p0,
        din1 => p_Val2_14_fu_1171_p1,
        dout => p_Val2_14_fu_1171_p2);

    HoughLines_Core_mibs_U31 : component HoughLines_Core_mibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => second_order_float_s_q0,
        din1 => p_Val2_3_fu_1178_p1,
        dout => p_Val2_3_fu_1178_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Ex_V_reg_1262 <= Ex_V_fu_483_p2;
                Ex_V_reg_1262_pp0_iter4_reg <= Ex_V_reg_1262;
                Ex_V_reg_1262_pp0_iter5_reg <= Ex_V_reg_1262_pp0_iter4_reg;
                Ex_V_reg_1262_pp0_iter6_reg <= Ex_V_reg_1262_pp0_iter5_reg;
                Mx_V_reg_1255 <= p_Val2_12_fu_463_p2(57 downto 29);
                Mx_V_reg_1255_pp0_iter4_reg <= Mx_V_reg_1255;
                Mx_V_reg_1255_pp0_iter5_reg <= Mx_V_reg_1255_pp0_iter4_reg;
                closepath_reg_1211_pp0_iter2_reg <= closepath_reg_1211_pp0_iter1_reg;
                cos_basis_reg_1288 <= cos_basis_fu_583_p3;
                cos_basis_reg_1288_pp0_iter5_reg <= cos_basis_reg_1288;
                cos_basis_reg_1288_pp0_iter6_reg <= cos_basis_reg_1288_pp0_iter5_reg;
                do_cos_read_reg_1185_pp0_iter2_reg <= do_cos_read_reg_1185_pp0_iter1_reg;
                do_cos_read_reg_1185_pp0_iter3_reg <= do_cos_read_reg_1185_pp0_iter2_reg;
                do_cos_read_reg_1185_pp0_iter4_reg <= do_cos_read_reg_1185_pp0_iter3_reg;
                do_cos_read_reg_1185_pp0_iter5_reg <= do_cos_read_reg_1185_pp0_iter4_reg;
                do_cos_read_reg_1185_pp0_iter6_reg <= do_cos_read_reg_1185_pp0_iter5_reg;
                isNeg_reg_1268 <= Ex_V_fu_483_p2(7 downto 7);
                loc_V_reg_1198_pp0_iter2_reg <= loc_V_reg_1198_pp0_iter1_reg;
                or_cond_47_reg_1319 <= or_cond_47_fu_743_p2;
                or_cond_47_reg_1319_pp0_iter5_reg <= or_cond_47_reg_1319;
                or_cond_47_reg_1319_pp0_iter6_reg <= or_cond_47_reg_1319_pp0_iter5_reg;
                p_Result_10_i_reg_1346 <= p_Val2_17_fu_860_p2(57 downto 42);
                p_Result_22_reg_1192_pp0_iter2_reg <= p_Result_22_reg_1192_pp0_iter1_reg;
                p_Result_22_reg_1192_pp0_iter3_reg <= p_Result_22_reg_1192_pp0_iter2_reg;
                p_Result_i1_reg_1351 <= p_Val2_17_fu_860_p2(41 downto 29);
                p_Result_s_reg_1325 <= p_Result_s_fu_763_p3;
                p_Result_s_reg_1325_pp0_iter5_reg <= p_Result_s_reg_1325;
                p_Result_s_reg_1325_pp0_iter6_reg <= p_Result_s_reg_1325_pp0_iter5_reg;
                p_Val2_13_reg_1294 <= p_Val2_13_fu_600_p1;
                p_Val2_16_reg_1330 <= second_order_float_2_q0(29 downto 1);
                p_Val2_24_reg_1249 <= p_Val2_24_fu_389_p3;
                p_Val2_6_reg_1232 <= r_V_4_fu_346_p2(76 downto 19);
                result_V_reg_1340 <= p_Val2_17_fu_860_p2(57 downto 29);
                tmp_23_i_reg_1299 <= p_Val2_14_fu_1171_p2(29 downto 15);
                tmp_4_reg_1274 <= tmp_4_fu_497_p2;
                tmp_4_reg_1274_pp0_iter4_reg <= tmp_4_reg_1274;
                tmp_4_reg_1274_pp0_iter5_reg <= tmp_4_reg_1274_pp0_iter4_reg;
                tmp_4_reg_1274_pp0_iter6_reg <= tmp_4_reg_1274_pp0_iter5_reg;
                tmp_5_reg_1243 <= tmp_5_fu_372_p2;
                tmp_5_reg_1243_pp0_iter3_reg <= tmp_5_reg_1243;
                tmp_5_reg_1243_pp0_iter4_reg <= tmp_5_reg_1243_pp0_iter3_reg;
                tmp_5_reg_1243_pp0_iter5_reg <= tmp_5_reg_1243_pp0_iter4_reg;
                tmp_5_reg_1243_pp0_iter6_reg <= tmp_5_reg_1243_pp0_iter5_reg;
                tmp_6_reg_1280 <= tmp_6_fu_502_p2;
                tmp_6_reg_1280_pp0_iter4_reg <= tmp_6_reg_1280;
                tmp_6_reg_1280_pp0_iter5_reg <= tmp_6_reg_1280_pp0_iter4_reg;
                tmp_6_reg_1280_pp0_iter6_reg <= tmp_6_reg_1280_pp0_iter5_reg;
                tmp_reg_1335 <= tmp_fu_828_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                Med_V_reg_1227 <= r_V_3_fu_316_p2(99 downto 20);
                closepath_reg_1211 <= closepath_fu_274_p2;
                closepath_reg_1211_pp0_iter1_reg <= closepath_reg_1211;
                do_cos_read_reg_1185 <= (0=>do_cos, others=>'-');
                do_cos_read_reg_1185_pp0_iter1_reg <= do_cos_read_reg_1185;
                loc_V_1_reg_1205 <= loc_V_1_fu_270_p1;
                loc_V_1_reg_1205_pp0_iter1_reg <= loc_V_1_reg_1205;
                loc_V_reg_1198 <= p_Val2_s_fu_248_p1(30 downto 23);
                loc_V_reg_1198_pp0_iter1_reg <= loc_V_reg_1198;
                p_Result_22_reg_1192 <= p_Val2_s_fu_248_p1(31 downto 31);
                p_Result_22_reg_1192_pp0_iter1_reg <= p_Result_22_reg_1192;
                tmp_16_reg_1222 <= tmp_16_fu_309_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (closepath_reg_1211_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_12_i_reg_1238 <= r_V_4_fu_346_p2(79 downto 77);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Ex_V_fu_483_p2 <= std_logic_vector(unsigned(storemerge_i_fu_382_p3) - unsigned(tmp_16_i_fu_479_p1));
    Mx_V_read_assign_fu_834_p3 <= 
        ap_const_lv29_1FFFFFFF when (cos_basis_reg_1288_pp0_iter5_reg(0) = '1') else 
        Mx_V_reg_1255_pp0_iter5_reg;
    Mx_zeros_V_fu_455_p1 <= val_assign_fu_447_p3(5 - 1 downto 0);
    OP1_V_3_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i1_fu_604_p4),30));
    addr_V_fu_286_p3 <= 
        ap_const_lv8_3F when (closepath_fu_274_p2(0) = '1') else 
        expv_op_fu_280_p2;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= p_Result_32_fu_1158_p4;
    closepath_fu_274_p2 <= "1" when (unsigned(loc_V_fu_260_p4) < unsigned(ap_const_lv8_7E)) else "0";
    cos_basis_fu_583_p3 <= 
        tmp_s_fu_577_p2 when (do_cos_read_reg_1185_pp0_iter3_reg(0) = '1') else 
        tmp_1_fu_556_p10;
    expv_op_fu_280_p2 <= std_logic_vector(signed(ap_const_lv8_C2) + signed(loc_V_fu_260_p4));
    loc_V_1_fu_270_p1 <= p_Val2_s_fu_248_p1(23 - 1 downto 0);
    loc_V_fu_260_p4 <= p_Val2_s_fu_248_p1(30 downto 23);
    newSel1_fu_1142_p3 <= 
        ap_const_lv23_0 when (or_cond_i_fu_1048_p2(0) = '1') else 
        tmp_13_fu_1078_p3;
    newSel_cast_fu_1130_p3 <= 
        ap_const_lv23_7FFFFF when (not_or_cond_fu_1124_p2(0) = '1') else 
        ap_const_lv23_0;
    newexp_fu_1029_p2 <= std_logic_vector(signed(tmp_i119_cast_fu_1025_p1) - signed(shift_1_i_fu_1011_p3));
    not_do_cos_i_fu_627_p2 <= (do_cos_read_reg_1185_pp0_iter3_reg xor ap_const_lv1_1);
    not_or_cond_demorgan_fu_1120_p2 <= (tmp_5_reg_1243_pp0_iter6_reg and tmp_4_reg_1274_pp0_iter6_reg);
    not_or_cond_fu_1124_p2 <= (not_or_cond_demorgan_fu_1120_p2 xor ap_const_lv1_1);
    or_cond_47_fu_743_p2 <= (tmp_5_reg_1243_pp0_iter3_reg and tmp_4_reg_1274);
    or_cond_fu_1138_p2 <= (tmp_6_reg_1280_pp0_iter6_reg or or_cond_47_reg_1319_pp0_iter6_reg);
    or_cond_i_fu_1048_p2 <= (tmp_23_fu_1035_p3 or tmp_11_i_fu_1043_p2);
    out_exp_V_fu_1093_p3 <= 
        ap_const_lv8_FF when (tmp_6_reg_1280_pp0_iter6_reg(0) = '1') else 
        ap_const_lv8_0;
    p_Ex_V_ret_fu_896_p3 <= 
        ap_const_lv8_0 when (cos_basis_reg_1288_pp0_iter6_reg(0) = '1') else 
        Ex_V_reg_1262_pp0_iter6_reg;
    p_Result_23_fu_332_p3 <= (ap_const_lv1_1 & loc_V_1_reg_1205_pp0_iter1_reg);
    p_Result_24_fu_421_p3 <= (p_Result_i2_i_fu_411_p4 & ap_const_lv1_1);
    
    p_Result_25_fu_429_p4_proc : process(p_Result_24_fu_421_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(30+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(30+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable p_Result_25_fu_429_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(30 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(30 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1D(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := p_Result_24_fu_421_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(30-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(30-1-unsigned(ap_const_lv32_1D(5-1 downto 0)));
            for p_Result_25_fu_429_p4_i in 0 to 30-1 loop
                v0_cpy(p_Result_25_fu_429_p4_i) := p_Result_24_fu_421_p3(30-1-p_Result_25_fu_429_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(30-1 downto 0)))));
        res_mask := res_mask(30-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_25_fu_429_p4 <= resvalue(30-1 downto 0);
    end process;

    p_Result_26_fu_439_p3 <= (ap_const_lv2_3 & p_Result_25_fu_429_p4);
    p_Result_27_fu_638_p3 <= (sin_basis_fu_632_p2 & p_Result_i_fu_590_p4);
    p_Result_28_fu_932_p5 <= (tmp_3_i_fu_925_p3 & ap_const_lv32_0(17 downto 0));
    
    p_Result_29_fu_944_p4_proc : process(p_Val2_19_fu_913_p5)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_29_fu_944_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := p_Val2_19_fu_913_p5;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_29_fu_944_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_29_fu_944_p4_i) := p_Val2_19_fu_913_p5(32-1-p_Result_29_fu_944_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_29_fu_944_p4 <= resvalue(32-1 downto 0);
    end process;

    
    p_Result_30_fu_966_p4_proc : process(p_Result_28_fu_932_p5)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_30_fu_966_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := p_Result_28_fu_932_p5;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_30_fu_966_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_30_fu_966_p4_i) := p_Result_28_fu_932_p5(32-1-p_Result_30_fu_966_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_30_fu_966_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_31_fu_653_p3 <= (p_Result_22_reg_1192_pp0_iter3_reg & p_Val2_24_reg_1249);
    p_Result_32_fu_1158_p4 <= ((p_Result_s_reg_1325_pp0_iter6_reg & ret_V_3_fu_1113_p3) & ret_V_4_fu_1150_p3);
    p_Result_i2_i_fu_411_p4 <= p_Val2_8_fu_404_p3(57 downto 29);
    p_Result_i_fu_590_p4 <= ssdm_int_V_write_ass_fu_549_p3(28 downto 22);
    p_Result_s_fu_763_p3 <= 
        p_din_sign_V_fu_747_p2 when (or_cond_47_fu_743_p2(0) = '1') else 
        p_results_sign_V_ret_fu_757_p2;
    p_Val2_12_fu_463_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_8_fu_404_p3),to_integer(unsigned('0' & tmp_13_i_fu_459_p1(31-1 downto 0)))));
    p_Val2_13_fu_600_p1 <= ssdm_int_V_write_ass_fu_549_p3(22 - 1 downto 0);
    p_Val2_14_fu_1171_p0 <= OP1_V_3_fu_614_p1(15 - 1 downto 0);
    p_Val2_14_fu_1171_p1 <= OP1_V_3_fu_614_p1(15 - 1 downto 0);
    p_Val2_17_fu_860_p0 <= r_V_fu_846_p2;
    p_Val2_17_fu_860_p1 <= p_Val2_17_fu_860_p10(29 - 1 downto 0);
    p_Val2_17_fu_860_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_V_read_assign_fu_834_p3),58));
    p_Val2_17_fu_860_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_17_fu_860_p0) * signed('0' &p_Val2_17_fu_860_p1))), 58));
    p_Val2_19_fu_913_p5 <= (tmp_i2_fu_906_p3 & ap_const_lv32_0(14 downto 0));
    p_Val2_1_fu_788_p0 <= second_order_float_3_q0;
    p_Val2_1_fu_788_p1 <= p_Val2_1_fu_788_p10(22 - 1 downto 0);
    p_Val2_1_fu_788_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_13_reg_1294),45));
    p_Val2_1_fu_788_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_1_fu_788_p0) * signed('0' &p_Val2_1_fu_788_p1))), 45));
    p_Val2_24_fu_389_p3 <= 
        ap_const_lv3_0 when (closepath_reg_1211_pp0_iter2_reg(0) = '1') else 
        tmp_12_i_reg_1238;
    p_Val2_3_fu_1178_p1 <= p_Val2_3_fu_1178_p10(15 - 1 downto 0);
    p_Val2_3_fu_1178_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_i_reg_1299),30));
    p_Val2_8_fu_404_p3 <= 
        p_Val2_i_fu_399_p2 when (tmp_17_fu_395_p1(0) = '1') else 
        p_Val2_6_reg_1232;
    p_Val2_i_fu_399_p2 <= std_logic_vector(unsigned(ap_const_lv58_0) - unsigned(p_Val2_6_reg_1232));
    p_Val2_s_fu_248_p1 <= t_in;
    p_cast_cast_cast_fu_1086_p3 <= 
        ap_const_lv8_7F when (do_cos_read_reg_1185_pp0_iter6_reg(0) = '1') else 
        ap_const_lv8_0;
    p_din_sign_V_fu_747_p2 <= (p_Result_22_reg_1192_pp0_iter3_reg and not_do_cos_i_fu_627_p2);
    p_i_fu_377_p2 <= std_logic_vector(signed(ap_const_lv8_83) + signed(loc_V_reg_1198_pp0_iter2_reg));
    p_results_exp_V_ret_fu_1105_p3 <= 
        out_exp_V_fu_1093_p3 when (tmp_10_fu_1100_p2(0) = '1') else 
        tmp_24_fu_1054_p1;
    p_results_sign_V_ret_fu_757_p2 <= (tmp_9_fu_752_p2 and tmp_3_fu_735_p3);
    r_V_3_fu_316_p2 <= std_logic_vector(shift_left(unsigned(ref_4oPi_table_100_V_q0),to_integer(unsigned('0' & tmp_7_i_i_fu_313_p1(31-1 downto 0)))));
    r_V_4_fu_346_p0 <= r_V_4_fu_346_p00(80 - 1 downto 0);
    r_V_4_fu_346_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Med_V_reg_1227),104));
    r_V_4_fu_346_p1 <= r_V_4_fu_346_p10(24 - 1 downto 0);
    r_V_4_fu_346_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_332_p3),104));
    r_V_4_fu_346_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_fu_346_p0) * unsigned(r_V_4_fu_346_p1), 104));
    r_V_fu_846_p2 <= std_logic_vector(signed(tmp_cast_fu_843_p1) + signed(tmp_31_i_fu_840_p1));
    ref_4oPi_table_100_V_address0 <= tmp_5_i_i_fu_304_p1(4 - 1 downto 0);

    ref_4oPi_table_100_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ref_4oPi_table_100_V_ce0 <= ap_const_logic_1;
        else 
            ref_4oPi_table_100_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_3_fu_1113_p3 <= 
        p_cast_cast_cast_fu_1086_p3 when (or_cond_47_reg_1319_pp0_iter6_reg(0) = '1') else 
        p_results_exp_V_ret_fu_1105_p3;
    ret_V_4_fu_1150_p3 <= 
        newSel_cast_fu_1130_p3 when (or_cond_fu_1138_p2(0) = '1') else 
        newSel1_fu_1142_p3;
        rhs_V_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Ex_V_ret_fu_896_p3),9));

    second_order_float_2_address0 <= tmp_24_i_fu_646_p1(8 - 1 downto 0);

    second_order_float_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            second_order_float_2_ce0 <= ap_const_logic_1;
        else 
            second_order_float_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    second_order_float_3_address0 <= tmp_24_i_fu_646_p1(8 - 1 downto 0);

    second_order_float_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            second_order_float_3_ce0 <= ap_const_logic_1;
        else 
            second_order_float_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    second_order_float_s_address0 <= tmp_24_i_fu_646_p1(8 - 1 downto 0);

    second_order_float_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            second_order_float_s_ce0 <= ap_const_logic_1;
        else 
            second_order_float_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sh_assign_1_i_cast1_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_fu_516_p3),32));

        sh_assign_1_i_cast_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_fu_516_p3),29));

    sh_assign_fu_516_p3 <= 
        tmp_18_i_fu_510_p2 when (isNeg_reg_1268(0) = '1') else 
        sh_i_cast_fu_507_p1;
        sh_i_cast_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Ex_V_reg_1262),9));

    shift_1_i_fu_1011_p3 <= 
        shift_2_1_i_fu_999_p2 when (tmp_101_i_fu_993_p2(0) = '1') else 
        tmp_i_i_fu_954_p3;
    shift_2_1_i_fu_999_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) + unsigned(tmp_i17_i_fu_976_p3));
    sin_basis_fu_632_p2 <= (tmp_1_fu_556_p10 xor not_do_cos_i_fu_627_p2);
    ssdm_int_V_write_ass_fu_549_p3 <= 
        tmp_20_i_cast_fu_539_p1 when (isNeg_reg_1268(0) = '1') else 
        tmp_21_i_fu_543_p2;
    storemerge_i_fu_382_p3 <= 
        p_i_fu_377_p2 when (closepath_reg_1211_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    tmp_101_i_fu_993_p2 <= "1" when (tmp_i_i_fu_954_p3 = ap_const_lv32_10) else "0";
    tmp_10_fu_1100_p2 <= (tmp_6_reg_1280_pp0_iter6_reg or or_cond_i_fu_1048_p2);
    tmp_11_fu_1058_p4 <= tmp_9_1_i_fu_1005_p2(27 downto 5);
    tmp_11_i_fu_1043_p2 <= "1" when (result_V_reg_1340 = ap_const_lv29_0) else "0";
    tmp_12_fu_1068_p4 <= tmp_9_i_fu_988_p2(27 downto 5);
    tmp_13_fu_1078_p3 <= 
        tmp_11_fu_1058_p4 when (tmp_101_i_fu_993_p2(0) = '1') else 
        tmp_12_fu_1068_p4;
    tmp_13_i_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_zeros_V_fu_455_p1),58));
    tmp_16_fu_309_p1 <= addr_V_fu_286_p3(4 - 1 downto 0);
    tmp_16_i_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_zeros_V_fu_455_p1),8));
    tmp_17_fu_395_p1 <= p_Val2_24_fu_389_p3(1 - 1 downto 0);
    tmp_18_i_fu_510_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sh_i_cast_fu_507_p1));
    tmp_19_i_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Mx_V_reg_1255),32));
    tmp_20_i_cast_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_i_fu_534_p2),32));
    tmp_20_i_fu_534_p2 <= std_logic_vector(shift_right(unsigned(Mx_V_reg_1255),to_integer(unsigned('0' & sh_assign_1_i_cast_fu_527_p1(29-1 downto 0)))));
    tmp_21_fu_962_p1 <= tmp_i_i_fu_954_p3(29 - 1 downto 0);
    tmp_21_i_fu_543_p2 <= std_logic_vector(shift_left(unsigned(tmp_19_i_fu_531_p1),to_integer(unsigned('0' & sh_assign_1_i_cast1_fu_523_p1(31-1 downto 0)))));
    tmp_22_fu_984_p1 <= tmp_i17_i_fu_976_p3(29 - 1 downto 0);
    tmp_23_fu_1035_p3 <= newexp_fu_1029_p2(31 downto 31);
    tmp_24_fu_1054_p1 <= newexp_fu_1029_p2(8 - 1 downto 0);
    tmp_24_i_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_638_p3),64));
    tmp_28_i_fu_794_p4 <= p_Val2_1_fu_788_p2(44 downto 23);
    tmp_2_fu_294_p4 <= addr_V_fu_286_p3(7 downto 4);
    tmp_30_i_fu_811_p4 <= p_Val2_3_fu_1178_p2(29 downto 16);
        tmp_31_i_fu_840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_16_reg_1330),30));

        tmp_32_i_cast_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_i_fu_794_p4),23));

        tmp_34_i_cast_cast_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_i_fu_811_p4),23));

    tmp_3_fu_735_p3 <= 
        tmp_7_fu_659_p18 when (cos_basis_fu_583_p3(0) = '1') else 
        tmp_8_fu_697_p18;
    tmp_3_i_fu_925_p3 <= (p_Result_i1_reg_1351 & ap_const_lv1_1);
    tmp_4_fu_497_p2 <= "1" when (loc_V_reg_1198_pp0_iter2_reg = ap_const_lv8_0) else "0";
    tmp_5_fu_372_p2 <= "1" when (loc_V_1_reg_1205_pp0_iter1_reg = ap_const_lv23_0) else "0";
    tmp_5_i_i_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_294_p4),64));
    tmp_6_fu_502_p2 <= "1" when (loc_V_reg_1198_pp0_iter2_reg = ap_const_lv8_FF) else "0";
    tmp_7_i_i_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_1222),100));
    tmp_9_1_i_fu_1005_p2 <= std_logic_vector(shift_left(unsigned(tmp_9_i_fu_988_p2),to_integer(unsigned('0' & tmp_22_fu_984_p1(29-1 downto 0)))));
    tmp_9_fu_752_p2 <= (tmp_6_reg_1280 xor ap_const_lv1_1);
    tmp_9_i_fu_988_p2 <= std_logic_vector(shift_left(unsigned(result_V_reg_1340),to_integer(unsigned('0' & tmp_21_fu_962_p1(29-1 downto 0)))));
        tmp_cast_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_1335),30));

    tmp_fu_828_p2 <= std_logic_vector(signed(tmp_32_i_cast_fu_820_p1) + signed(tmp_34_i_cast_cast_fu_824_p1));
        tmp_i119_cast_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i2_46_fu_1019_p2),32));

    
    tmp_i17_i_fu_976_p3_proc : process(p_Result_30_fu_966_p4)
    begin
        tmp_i17_i_fu_976_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_30_fu_966_p4(i) = '1' then
                tmp_i17_i_fu_976_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_i1_fu_604_p4 <= ssdm_int_V_write_ass_fu_549_p3(21 downto 7);
    tmp_i2_46_fu_1019_p2 <= std_logic_vector(unsigned(ap_const_lv9_7F) + unsigned(rhs_V_fu_902_p1));
    tmp_i2_fu_906_p3 <= (p_Result_10_i_reg_1346 & ap_const_lv1_1);
    
    tmp_i_i_fu_954_p3_proc : process(p_Result_29_fu_944_p4)
    begin
        tmp_i_i_fu_954_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_29_fu_944_p4(i) = '1' then
                tmp_i_i_fu_954_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_577_p2 <= (tmp_1_fu_556_p10 xor ap_const_lv1_1);
    
    val_assign_fu_447_p3_proc : process(p_Result_26_fu_439_p3)
    begin
        val_assign_fu_447_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_26_fu_439_p3(i) = '1' then
                val_assign_fu_447_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

end behav;
