{"vcs1":{"timestamp_begin":1683396938.615226860, "rt":0.48, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1683396939.154197179, "rt":0.45, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1683396939.652752127, "rt":0.19, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683396938.273383368}
{"VCS_COMP_START_TIME": 1683396938.273383368}
{"VCS_COMP_END_TIME": 1683396939.903562603}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine.sv library.sv chip.sv"}
{"vcs1": {"peak_mem": 340024}}
{"stitch_vcselab": {"peak_mem": 239072}}
