#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9ab070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x979320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9806b0 .functor NOT 1, L_0x9d7870, C4<0>, C4<0>, C4<0>;
L_0x9d7650 .functor XOR 2, L_0x9d74f0, L_0x9d75b0, C4<00>, C4<00>;
L_0x9d7760 .functor XOR 2, L_0x9d7650, L_0x9d76c0, C4<00>, C4<00>;
v0x9d3c70_0 .net *"_ivl_10", 1 0, L_0x9d76c0;  1 drivers
v0x9d3d70_0 .net *"_ivl_12", 1 0, L_0x9d7760;  1 drivers
v0x9d3e50_0 .net *"_ivl_2", 1 0, L_0x9d7430;  1 drivers
v0x9d3f10_0 .net *"_ivl_4", 1 0, L_0x9d74f0;  1 drivers
v0x9d3ff0_0 .net *"_ivl_6", 1 0, L_0x9d75b0;  1 drivers
v0x9d4120_0 .net *"_ivl_8", 1 0, L_0x9d7650;  1 drivers
v0x9d4200_0 .net "a", 0 0, v0x9d18d0_0;  1 drivers
v0x9d42a0_0 .net "b", 0 0, v0x9d1970_0;  1 drivers
v0x9d4340_0 .net "c", 0 0, v0x9d1a10_0;  1 drivers
v0x9d43e0_0 .var "clk", 0 0;
v0x9d4480_0 .net "d", 0 0, v0x9d1b50_0;  1 drivers
v0x9d4520_0 .net "out_pos_dut", 0 0, L_0x9d72a0;  1 drivers
v0x9d45c0_0 .net "out_pos_ref", 0 0, L_0x9d5c00;  1 drivers
v0x9d4660_0 .net "out_sop_dut", 0 0, L_0x9d6470;  1 drivers
v0x9d4700_0 .net "out_sop_ref", 0 0, L_0x9ac580;  1 drivers
v0x9d47a0_0 .var/2u "stats1", 223 0;
v0x9d4840_0 .var/2u "strobe", 0 0;
v0x9d49f0_0 .net "tb_match", 0 0, L_0x9d7870;  1 drivers
v0x9d4ac0_0 .net "tb_mismatch", 0 0, L_0x9806b0;  1 drivers
v0x9d4b60_0 .net "wavedrom_enable", 0 0, v0x9d1e20_0;  1 drivers
v0x9d4c30_0 .net "wavedrom_title", 511 0, v0x9d1ec0_0;  1 drivers
L_0x9d7430 .concat [ 1 1 0 0], L_0x9d5c00, L_0x9ac580;
L_0x9d74f0 .concat [ 1 1 0 0], L_0x9d5c00, L_0x9ac580;
L_0x9d75b0 .concat [ 1 1 0 0], L_0x9d72a0, L_0x9d6470;
L_0x9d76c0 .concat [ 1 1 0 0], L_0x9d5c00, L_0x9ac580;
L_0x9d7870 .cmp/eeq 2, L_0x9d7430, L_0x9d7760;
S_0x97d3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x979320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x980a90 .functor AND 1, v0x9d1a10_0, v0x9d1b50_0, C4<1>, C4<1>;
L_0x980e70 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x981250 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9814d0 .functor AND 1, L_0x980e70, L_0x981250, C4<1>, C4<1>;
L_0x998440 .functor AND 1, L_0x9814d0, v0x9d1a10_0, C4<1>, C4<1>;
L_0x9ac580 .functor OR 1, L_0x980a90, L_0x998440, C4<0>, C4<0>;
L_0x9d5080 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9d50f0 .functor OR 1, L_0x9d5080, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d5200 .functor AND 1, v0x9d1a10_0, L_0x9d50f0, C4<1>, C4<1>;
L_0x9d52c0 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x9d5390 .functor OR 1, L_0x9d52c0, v0x9d1970_0, C4<0>, C4<0>;
L_0x9d5400 .functor AND 1, L_0x9d5200, L_0x9d5390, C4<1>, C4<1>;
L_0x9d5580 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9d55f0 .functor OR 1, L_0x9d5580, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d5510 .functor AND 1, v0x9d1a10_0, L_0x9d55f0, C4<1>, C4<1>;
L_0x9d5780 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x9d5880 .functor OR 1, L_0x9d5780, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d5940 .functor AND 1, L_0x9d5510, L_0x9d5880, C4<1>, C4<1>;
L_0x9d5af0 .functor XNOR 1, L_0x9d5400, L_0x9d5940, C4<0>, C4<0>;
v0x97ffe0_0 .net *"_ivl_0", 0 0, L_0x980a90;  1 drivers
v0x9803e0_0 .net *"_ivl_12", 0 0, L_0x9d5080;  1 drivers
v0x9807c0_0 .net *"_ivl_14", 0 0, L_0x9d50f0;  1 drivers
v0x980ba0_0 .net *"_ivl_16", 0 0, L_0x9d5200;  1 drivers
v0x980f80_0 .net *"_ivl_18", 0 0, L_0x9d52c0;  1 drivers
v0x981360_0 .net *"_ivl_2", 0 0, L_0x980e70;  1 drivers
v0x9815e0_0 .net *"_ivl_20", 0 0, L_0x9d5390;  1 drivers
v0x9cfe40_0 .net *"_ivl_24", 0 0, L_0x9d5580;  1 drivers
v0x9cff20_0 .net *"_ivl_26", 0 0, L_0x9d55f0;  1 drivers
v0x9d0000_0 .net *"_ivl_28", 0 0, L_0x9d5510;  1 drivers
v0x9d00e0_0 .net *"_ivl_30", 0 0, L_0x9d5780;  1 drivers
v0x9d01c0_0 .net *"_ivl_32", 0 0, L_0x9d5880;  1 drivers
v0x9d02a0_0 .net *"_ivl_36", 0 0, L_0x9d5af0;  1 drivers
L_0x7f7bc6ed4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9d0360_0 .net *"_ivl_38", 0 0, L_0x7f7bc6ed4018;  1 drivers
v0x9d0440_0 .net *"_ivl_4", 0 0, L_0x981250;  1 drivers
v0x9d0520_0 .net *"_ivl_6", 0 0, L_0x9814d0;  1 drivers
v0x9d0600_0 .net *"_ivl_8", 0 0, L_0x998440;  1 drivers
v0x9d06e0_0 .net "a", 0 0, v0x9d18d0_0;  alias, 1 drivers
v0x9d07a0_0 .net "b", 0 0, v0x9d1970_0;  alias, 1 drivers
v0x9d0860_0 .net "c", 0 0, v0x9d1a10_0;  alias, 1 drivers
v0x9d0920_0 .net "d", 0 0, v0x9d1b50_0;  alias, 1 drivers
v0x9d09e0_0 .net "out_pos", 0 0, L_0x9d5c00;  alias, 1 drivers
v0x9d0aa0_0 .net "out_sop", 0 0, L_0x9ac580;  alias, 1 drivers
v0x9d0b60_0 .net "pos0", 0 0, L_0x9d5400;  1 drivers
v0x9d0c20_0 .net "pos1", 0 0, L_0x9d5940;  1 drivers
L_0x9d5c00 .functor MUXZ 1, L_0x7f7bc6ed4018, L_0x9d5400, L_0x9d5af0, C4<>;
S_0x9d0da0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x979320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9d18d0_0 .var "a", 0 0;
v0x9d1970_0 .var "b", 0 0;
v0x9d1a10_0 .var "c", 0 0;
v0x9d1ab0_0 .net "clk", 0 0, v0x9d43e0_0;  1 drivers
v0x9d1b50_0 .var "d", 0 0;
v0x9d1c40_0 .var/2u "fail", 0 0;
v0x9d1ce0_0 .var/2u "fail1", 0 0;
v0x9d1d80_0 .net "tb_match", 0 0, L_0x9d7870;  alias, 1 drivers
v0x9d1e20_0 .var "wavedrom_enable", 0 0;
v0x9d1ec0_0 .var "wavedrom_title", 511 0;
E_0x98bf40/0 .event negedge, v0x9d1ab0_0;
E_0x98bf40/1 .event posedge, v0x9d1ab0_0;
E_0x98bf40 .event/or E_0x98bf40/0, E_0x98bf40/1;
S_0x9d10d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9d0da0;
 .timescale -12 -12;
v0x9d1310_0 .var/2s "i", 31 0;
E_0x98bde0 .event posedge, v0x9d1ab0_0;
S_0x9d1410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9d0da0;
 .timescale -12 -12;
v0x9d1610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9d16f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9d0da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9d20a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x979320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9d5db0 .functor AND 1, v0x9d1a10_0, v0x9d1b50_0, C4<1>, C4<1>;
L_0x9d6060 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x9d60f0 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9d6270 .functor AND 1, L_0x9d6060, L_0x9d60f0, C4<1>, C4<1>;
L_0x9d63b0 .functor AND 1, L_0x9d6270, v0x9d1a10_0, C4<1>, C4<1>;
L_0x9d6470 .functor OR 1, L_0x9d5db0, L_0x9d63b0, C4<0>, C4<0>;
L_0x9d6610 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9d6680 .functor OR 1, L_0x9d6610, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d6790 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x9d6910 .functor OR 1, L_0x9d6790, v0x9d1970_0, C4<0>, C4<0>;
L_0x9d6a30 .functor AND 1, L_0x9d6680, L_0x9d6910, C4<1>, C4<1>;
L_0x9d6af0 .functor AND 1, v0x9d1a10_0, L_0x9d6a30, C4<1>, C4<1>;
L_0x9d6c20 .functor NOT 1, v0x9d1970_0, C4<0>, C4<0>, C4<0>;
L_0x9d6c90 .functor OR 1, L_0x9d6c20, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d6bb0 .functor NOT 1, v0x9d18d0_0, C4<0>, C4<0>, C4<0>;
L_0x9d6dd0 .functor OR 1, L_0x9d6bb0, v0x9d1b50_0, C4<0>, C4<0>;
L_0x9d6f20 .functor AND 1, L_0x9d6c90, L_0x9d6dd0, C4<1>, C4<1>;
L_0x9d7030 .functor AND 1, v0x9d1a10_0, L_0x9d6f20, C4<1>, C4<1>;
L_0x9d7190 .functor XNOR 1, L_0x9d6af0, L_0x9d7030, C4<0>, C4<0>;
v0x9d2260_0 .net *"_ivl_0", 0 0, L_0x9d5db0;  1 drivers
v0x9d2340_0 .net *"_ivl_12", 0 0, L_0x9d6610;  1 drivers
v0x9d2420_0 .net *"_ivl_14", 0 0, L_0x9d6680;  1 drivers
v0x9d2510_0 .net *"_ivl_16", 0 0, L_0x9d6790;  1 drivers
v0x9d25f0_0 .net *"_ivl_18", 0 0, L_0x9d6910;  1 drivers
v0x9d2720_0 .net *"_ivl_2", 0 0, L_0x9d6060;  1 drivers
v0x9d2800_0 .net *"_ivl_20", 0 0, L_0x9d6a30;  1 drivers
v0x9d28e0_0 .net *"_ivl_24", 0 0, L_0x9d6c20;  1 drivers
v0x9d29c0_0 .net *"_ivl_26", 0 0, L_0x9d6c90;  1 drivers
v0x9d2b30_0 .net *"_ivl_28", 0 0, L_0x9d6bb0;  1 drivers
v0x9d2c10_0 .net *"_ivl_30", 0 0, L_0x9d6dd0;  1 drivers
v0x9d2cf0_0 .net *"_ivl_32", 0 0, L_0x9d6f20;  1 drivers
v0x9d2dd0_0 .net *"_ivl_36", 0 0, L_0x9d7190;  1 drivers
L_0x7f7bc6ed4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9d2e90_0 .net *"_ivl_38", 0 0, L_0x7f7bc6ed4060;  1 drivers
v0x9d2f70_0 .net *"_ivl_4", 0 0, L_0x9d60f0;  1 drivers
v0x9d3050_0 .net *"_ivl_6", 0 0, L_0x9d6270;  1 drivers
v0x9d3130_0 .net *"_ivl_8", 0 0, L_0x9d63b0;  1 drivers
v0x9d3320_0 .net "a", 0 0, v0x9d18d0_0;  alias, 1 drivers
v0x9d33c0_0 .net "b", 0 0, v0x9d1970_0;  alias, 1 drivers
v0x9d34b0_0 .net "c", 0 0, v0x9d1a10_0;  alias, 1 drivers
v0x9d35a0_0 .net "d", 0 0, v0x9d1b50_0;  alias, 1 drivers
v0x9d3690_0 .net "out_pos", 0 0, L_0x9d72a0;  alias, 1 drivers
v0x9d3750_0 .net "out_sop", 0 0, L_0x9d6470;  alias, 1 drivers
v0x9d3810_0 .net "pos0", 0 0, L_0x9d6af0;  1 drivers
v0x9d38d0_0 .net "pos1", 0 0, L_0x9d7030;  1 drivers
L_0x9d72a0 .functor MUXZ 1, L_0x7f7bc6ed4060, L_0x9d6af0, L_0x9d7190, C4<>;
S_0x9d3a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x979320;
 .timescale -12 -12;
E_0x9759f0 .event anyedge, v0x9d4840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9d4840_0;
    %nor/r;
    %assign/vec4 v0x9d4840_0, 0;
    %wait E_0x9759f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9d0da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d1ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9d0da0;
T_4 ;
    %wait E_0x98bf40;
    %load/vec4 v0x9d1d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9d1c40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9d0da0;
T_5 ;
    %wait E_0x98bde0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %wait E_0x98bde0;
    %load/vec4 v0x9d1c40_0;
    %store/vec4 v0x9d1ce0_0, 0, 1;
    %fork t_1, S_0x9d10d0;
    %jmp t_0;
    .scope S_0x9d10d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9d1310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9d1310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x98bde0;
    %load/vec4 v0x9d1310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9d1310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9d1310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9d0da0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x98bf40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9d1b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9d1970_0, 0;
    %assign/vec4 v0x9d18d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9d1c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9d1ce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x979320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9d4840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x979320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9d43e0_0;
    %inv;
    %store/vec4 v0x9d43e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x979320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9d1ab0_0, v0x9d4ac0_0, v0x9d4200_0, v0x9d42a0_0, v0x9d4340_0, v0x9d4480_0, v0x9d4700_0, v0x9d4660_0, v0x9d45c0_0, v0x9d4520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x979320;
T_9 ;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x979320;
T_10 ;
    %wait E_0x98bf40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9d47a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
    %load/vec4 v0x9d49f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9d47a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9d4700_0;
    %load/vec4 v0x9d4700_0;
    %load/vec4 v0x9d4660_0;
    %xor;
    %load/vec4 v0x9d4700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9d45c0_0;
    %load/vec4 v0x9d45c0_0;
    %load/vec4 v0x9d4520_0;
    %xor;
    %load/vec4 v0x9d45c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9d47a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9d47a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter0/response0/top_module.sv";
