
ALEXA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063fc  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080065a8  080065a8  000075a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006620  08006620  000080bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006620  08006620  00007620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006628  08006628  000080bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006628  08006628  00007628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800662c  0800662c  0000762c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000bc  20000000  08006630  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080bc  2**0
                  CONTENTS
 10 .bss          00001e18  200000bc  200000bc  000080bc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001ed4  20001ed4  000080bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001791e  00000000  00000000  000080ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000337d  00000000  00000000  0001fa0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001490  00000000  00000000  00022d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001000  00000000  00000000  00024218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026f85  00000000  00000000  00025218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b2e  00000000  00000000  0004c19d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e669b  00000000  00000000  00064ccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b366  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e04  00000000  00000000  0014b3ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001511b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000bc 	.word	0x200000bc
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08006590 	.word	0x08006590

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000c0 	.word	0x200000c0
 80001e8:	08006590 	.word	0x08006590

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <transmit>:
#include <stdbool.h>

extern TIM_HandleTypeDef* TIMER;
extern bool stecker_an;

void transmit(int numHighPulses, int numLowPulses) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000538:	480a      	ldr	r0, [pc, #40]	@ (8000564 <transmit+0x3c>)
 800053a:	f002 fab9 	bl	8002ab0 <HAL_GPIO_WritePin>

	delay350Microseconds(numHighPulses);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f855 	bl	80005f0 <delay350Microseconds>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800054c:	4805      	ldr	r0, [pc, #20]	@ (8000564 <transmit+0x3c>)
 800054e:	f002 faaf 	bl	8002ab0 <HAL_GPIO_WritePin>

	delay350Microseconds(numLowPulses);
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f000 f84b 	bl	80005f0 <delay350Microseconds>
	//HAL_Delay(numLowPulses*0.35);
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40020400 	.word	0x40020400

08000568 <sendSequence>:

void sendSequence(char* bitSequenz) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Start(TIMER);
 8000570:	4b1e      	ldr	r3, [pc, #120]	@ (80005ec <sendSequence+0x84>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4618      	mov	r0, r3
 8000576:	f004 fa83 	bl	8004a80 <HAL_TIM_Base_Start>
	for (int i = 0; i <10; i++) {
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	e029      	b.n	80005d4 <sendSequence+0x6c>

		for (int j = 0; j < strlen(bitSequenz); j++) {
 8000580:	2300      	movs	r3, #0
 8000582:	613b      	str	r3, [r7, #16]
 8000584:	e018      	b.n	80005b8 <sendSequence+0x50>
			transmit(1, 3);
 8000586:	2103      	movs	r1, #3
 8000588:	2001      	movs	r0, #1
 800058a:	f7ff ffcd 	bl	8000528 <transmit>

			int temp = (int)bitSequenz[j]-48;
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	3b30      	subs	r3, #48	@ 0x30
 8000598:	60fb      	str	r3, [r7, #12]
			if (temp==1) {
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d104      	bne.n	80005aa <sendSequence+0x42>
				transmit(1,3);
 80005a0:	2103      	movs	r1, #3
 80005a2:	2001      	movs	r0, #1
 80005a4:	f7ff ffc0 	bl	8000528 <transmit>
 80005a8:	e003      	b.n	80005b2 <sendSequence+0x4a>
			}
			else {
				transmit(3,1);
 80005aa:	2101      	movs	r1, #1
 80005ac:	2003      	movs	r0, #3
 80005ae:	f7ff ffbb 	bl	8000528 <transmit>
		for (int j = 0; j < strlen(bitSequenz); j++) {
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	3301      	adds	r3, #1
 80005b6:	613b      	str	r3, [r7, #16]
 80005b8:	6878      	ldr	r0, [r7, #4]
 80005ba:	f7ff fe17 	bl	80001ec <strlen>
 80005be:	4602      	mov	r2, r0
 80005c0:	693b      	ldr	r3, [r7, #16]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d8df      	bhi.n	8000586 <sendSequence+0x1e>
			}
		}
		transmit(1,31);
 80005c6:	211f      	movs	r1, #31
 80005c8:	2001      	movs	r0, #1
 80005ca:	f7ff ffad 	bl	8000528 <transmit>
	for (int i = 0; i <10; i++) {
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	3301      	adds	r3, #1
 80005d2:	617b      	str	r3, [r7, #20]
 80005d4:	697b      	ldr	r3, [r7, #20]
 80005d6:	2b09      	cmp	r3, #9
 80005d8:	ddd2      	ble.n	8000580 <sendSequence+0x18>
	}
	HAL_TIM_Base_Stop(TIMER);
 80005da:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <sendSequence+0x84>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4618      	mov	r0, r3
 80005e0:	f004 fab6 	bl	8004b50 <HAL_TIM_Base_Stop>
}
 80005e4:	bf00      	nop
 80005e6:	3718      	adds	r7, #24
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000000 	.word	0x20000000

080005f0 <delay350Microseconds>:

void delay350Microseconds(uint32_t n)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < n; i++) {
 80005f8:	2300      	movs	r3, #0
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	e00f      	b.n	800061e <delay350Microseconds+0x2e>
		__HAL_TIM_SET_COUNTER(TIMER, 0);
 80005fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <delay350Microseconds+0x44>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2200      	movs	r2, #0
 8000606:	625a      	str	r2, [r3, #36]	@ 0x24
		while(__HAL_TIM_GET_COUNTER(TIMER) < 350);
 8000608:	bf00      	nop
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <delay350Microseconds+0x44>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000612:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000616:	d3f8      	bcc.n	800060a <delay350Microseconds+0x1a>
	for (int i = 0; i < n; i++) {
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	3301      	adds	r3, #1
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	429a      	cmp	r2, r3
 8000624:	d8eb      	bhi.n	80005fe <delay350Microseconds+0xe>
	}

}
 8000626:	bf00      	nop
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	20000000 	.word	0x20000000

08000638 <stecker_schalten>:

void stecker_schalten () {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	if (stecker_an) {
 800063c:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <stecker_schalten+0x2c>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d006      	beq.n	8000652 <stecker_schalten+0x1a>
		sendSequence("111111000001"); 		// aus
 8000644:	4808      	ldr	r0, [pc, #32]	@ (8000668 <stecker_schalten+0x30>)
 8000646:	f7ff ff8f 	bl	8000568 <sendSequence>
		stecker_an = false;
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <stecker_schalten+0x2c>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	else {
		sendSequence("111111000010"); 		//an
		stecker_an = true;
	}

}
 8000650:	e005      	b.n	800065e <stecker_schalten+0x26>
		sendSequence("111111000010"); 		//an
 8000652:	4806      	ldr	r0, [pc, #24]	@ (800066c <stecker_schalten+0x34>)
 8000654:	f7ff ff88 	bl	8000568 <sendSequence>
		stecker_an = true;
 8000658:	4b02      	ldr	r3, [pc, #8]	@ (8000664 <stecker_schalten+0x2c>)
 800065a:	2201      	movs	r2, #1
 800065c:	701a      	strb	r2, [r3, #0]
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20001d7c 	.word	0x20001d7c
 8000668:	080065a8 	.word	0x080065a8
 800066c:	080065b8 	.word	0x080065b8

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000674:	f000 ff98 	bl	80015a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000678:	f000 f826 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067c:	f000 f9d0 	bl	8000a20 <MX_GPIO_Init>
  MX_DMA_Init();
 8000680:	f000 f9ae 	bl	80009e0 <MX_DMA_Init>
  MX_ETH_Init();
 8000684:	f000 f88a 	bl	800079c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000688:	f000 f952 	bl	8000930 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800068c:	f000 f97a 	bl	8000984 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM4_Init();
 8000690:	f000 f900 	bl	8000894 <MX_TIM4_Init>
  MX_I2S2_Init();
 8000694:	f000 f8d0 	bl	8000838 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

   printf("recording finished\r\n");
 8000698:	4808      	ldr	r0, [pc, #32]	@ (80006bc <main+0x4c>)
 800069a:	f005 fbe5 	bl	8005e68 <puts>
   //HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
   HAL(&hi2s2);
 800069e:	4808      	ldr	r0, [pc, #32]	@ (80006c0 <main+0x50>)
 80006a0:	f000 fb02 	bl	8000ca8 <HAL>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (recording_finished)
 80006a4:	4b07      	ldr	r3, [pc, #28]	@ (80006c4 <main+0x54>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d0fa      	beq.n	80006a4 <main+0x34>
	 		  // Ensure huart2 is available and transmit the message.
	 		 // HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 100);
	 		  //std::cout<<"recording finished\r\n";


	 		  getSamples();
 80006ae:	f000 fb0b 	bl	8000cc8 <getSamples>
	 		  recording_finished= false;
 80006b2:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <main+0x54>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
	  if (recording_finished)
 80006b8:	e7f4      	b.n	80006a4 <main+0x34>
 80006ba:	bf00      	nop
 80006bc:	080065c8 	.word	0x080065c8
 80006c0:	20000300 	.word	0x20000300
 80006c4:	2000091c 	.word	0x2000091c

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	@ 0x50
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 0320 	add.w	r3, r7, #32
 80006d2:	2230      	movs	r2, #48	@ 0x30
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f005 fca6 	bl	8006028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	2300      	movs	r3, #0
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <SystemClock_Config+0xcc>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f4:	4a27      	ldr	r2, [pc, #156]	@ (8000794 <SystemClock_Config+0xcc>)
 80006f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80006fc:	4b25      	ldr	r3, [pc, #148]	@ (8000794 <SystemClock_Config+0xcc>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2300      	movs	r3, #0
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <SystemClock_Config+0xd0>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a21      	ldr	r2, [pc, #132]	@ (8000798 <SystemClock_Config+0xd0>)
 8000712:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <SystemClock_Config+0xd0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000724:	2301      	movs	r3, #1
 8000726:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000728:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800072c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072e:	2302      	movs	r3, #2
 8000730:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000732:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000738:	2304      	movs	r3, #4
 800073a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800073c:	23a8      	movs	r3, #168	@ 0xa8
 800073e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000740:	2302      	movs	r3, #2
 8000742:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000744:	2307      	movs	r3, #7
 8000746:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000748:	f107 0320 	add.w	r3, r7, #32
 800074c:	4618      	mov	r0, r3
 800074e:	f003 fa8f 	bl	8003c70 <HAL_RCC_OscConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000758:	f000 faa0 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075c:	230f      	movs	r3, #15
 800075e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000760:	2302      	movs	r3, #2
 8000762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000768:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800076c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800076e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000772:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000774:	f107 030c 	add.w	r3, r7, #12
 8000778:	2105      	movs	r1, #5
 800077a:	4618      	mov	r0, r3
 800077c:	f003 fcf0 	bl	8004160 <HAL_RCC_ClockConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000786:	f000 fa89 	bl	8000c9c <Error_Handler>
  }
}
 800078a:	bf00      	nop
 800078c:	3750      	adds	r7, #80	@ 0x50
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800
 8000798:	40007000 	.word	0x40007000

0800079c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <MX_ETH_Init+0x84>)
 80007a2:	4a20      	ldr	r2, [pc, #128]	@ (8000824 <MX_ETH_Init+0x88>)
 80007a4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007a6:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007b4:	22e1      	movs	r2, #225	@ 0xe1
 80007b6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007ca:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <MX_ETH_Init+0x84>)
 80007cc:	4a16      	ldr	r2, [pc, #88]	@ (8000828 <MX_ETH_Init+0x8c>)
 80007ce:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007d0:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_ETH_Init+0x84>)
 80007d2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80007d6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <MX_ETH_Init+0x84>)
 80007da:	4a14      	ldr	r2, [pc, #80]	@ (800082c <MX_ETH_Init+0x90>)
 80007dc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_ETH_Init+0x84>)
 80007e0:	4a13      	ldr	r2, [pc, #76]	@ (8000830 <MX_ETH_Init+0x94>)
 80007e2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <MX_ETH_Init+0x84>)
 80007e6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80007ea:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80007ec:	480c      	ldr	r0, [pc, #48]	@ (8000820 <MX_ETH_Init+0x84>)
 80007ee:	f001 fc63 	bl	80020b8 <HAL_ETH_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80007f8:	f000 fa50 	bl	8000c9c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007fc:	2238      	movs	r2, #56	@ 0x38
 80007fe:	2100      	movs	r1, #0
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <MX_ETH_Init+0x98>)
 8000802:	f005 fc11 	bl	8006028 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000806:	4b0b      	ldr	r3, [pc, #44]	@ (8000834 <MX_ETH_Init+0x98>)
 8000808:	2221      	movs	r2, #33	@ 0x21
 800080a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <MX_ETH_Init+0x98>)
 800080e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000812:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <MX_ETH_Init+0x98>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000250 	.word	0x20000250
 8000824:	40028000 	.word	0x40028000
 8000828:	20000920 	.word	0x20000920
 800082c:	200001b0 	.word	0x200001b0
 8000830:	20000110 	.word	0x20000110
 8000834:	200000d8 	.word	0x200000d8

08000838 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800083c:	4b13      	ldr	r3, [pc, #76]	@ (800088c <MX_I2S2_Init+0x54>)
 800083e:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <MX_I2S2_Init+0x58>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000842:	4b12      	ldr	r3, [pc, #72]	@ (800088c <MX_I2S2_Init+0x54>)
 8000844:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000848:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <MX_I2S2_Init+0x54>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_I2S2_Init+0x54>)
 8000852:	2203      	movs	r2, #3
 8000854:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <MX_I2S2_Init+0x54>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 800085c:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_I2S2_Init+0x54>)
 800085e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000862:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_I2S2_Init+0x54>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_I2S2_Init+0x54>)
 800086c:	2200      	movs	r2, #0
 800086e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_I2S2_Init+0x54>)
 8000872:	2200      	movs	r2, #0
 8000874:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_I2S2_Init+0x54>)
 8000878:	f002 f934 	bl	8002ae4 <HAL_I2S_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000882:	f000 fa0b 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000300 	.word	0x20000300
 8000890:	40003800 	.word	0x40003800

08000894 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800089a:	f107 0308 	add.w	r3, r7, #8
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008a8:	463b      	mov	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80008b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008b2:	4a1e      	ldr	r2, [pc, #120]	@ (800092c <MX_TIM4_Init+0x98>)
 80008b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20;
 80008b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008b8:	2214      	movs	r2, #20
 80008ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 800;
 80008c2:	4b19      	ldr	r3, [pc, #100]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008c4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80008c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80008d6:	4814      	ldr	r0, [pc, #80]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008d8:	f004 f882 	bl	80049e0 <HAL_TIM_Base_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80008e2:	f000 f9db 	bl	8000c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	4619      	mov	r1, r3
 80008f2:	480d      	ldr	r0, [pc, #52]	@ (8000928 <MX_TIM4_Init+0x94>)
 80008f4:	f004 f953 	bl	8004b9e <HAL_TIM_ConfigClockSource>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80008fe:	f000 f9cd 	bl	8000c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000902:	2300      	movs	r3, #0
 8000904:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800090a:	463b      	mov	r3, r7
 800090c:	4619      	mov	r1, r3
 800090e:	4806      	ldr	r0, [pc, #24]	@ (8000928 <MX_TIM4_Init+0x94>)
 8000910:	f004 fb4c 	bl	8004fac <HAL_TIMEx_MasterConfigSynchronization>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800091a:	f000 f9bf 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	3718      	adds	r7, #24
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	200003a8 	.word	0x200003a8
 800092c:	40000800 	.word	0x40000800

08000930 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000934:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000936:	4a12      	ldr	r2, [pc, #72]	@ (8000980 <MX_USART3_UART_Init+0x50>)
 8000938:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_USART3_UART_Init+0x4c>)
 8000968:	f004 fb9c 	bl	80050a4 <HAL_UART_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000972:	f000 f993 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200003f0 	.word	0x200003f0
 8000980:	40004800 	.word	0x40004800

08000984 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000988:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800098e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000992:	2204      	movs	r2, #4
 8000994:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000998:	2202      	movs	r2, #2
 800099a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800099c:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a4:	2202      	movs	r2, #2
 80009a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009bc:	2201      	movs	r2, #1
 80009be:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009c6:	4805      	ldr	r0, [pc, #20]	@ (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c8:	f003 f842 	bl	8003a50 <HAL_PCD_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009d2:	f000 f963 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000438 	.word	0x20000438

080009e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_DMA_Init+0x3c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	4a0b      	ldr	r2, [pc, #44]	@ (8000a1c <MX_DMA_Init+0x3c>)
 80009f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_DMA_Init+0x3c>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2100      	movs	r1, #0
 8000a06:	200e      	movs	r0, #14
 8000a08:	f000 ff3f 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000a0c:	200e      	movs	r0, #14
 8000a0e:	f000 ff58 	bl	80018c2 <HAL_NVIC_EnableIRQ>

}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40023800 	.word	0x40023800

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08c      	sub	sp, #48	@ 0x30
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
 8000a3a:	4b70      	ldr	r3, [pc, #448]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a6f      	ldr	r2, [pc, #444]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a46:	4b6d      	ldr	r3, [pc, #436]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	61bb      	str	r3, [r7, #24]
 8000a50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
 8000a56:	4b69      	ldr	r3, [pc, #420]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	4a68      	ldr	r2, [pc, #416]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a5c:	f043 0320 	orr.w	r3, r3, #32
 8000a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a62:	4b66      	ldr	r3, [pc, #408]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	f003 0320 	and.w	r3, r3, #32
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b62      	ldr	r3, [pc, #392]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	4a61      	ldr	r2, [pc, #388]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7e:	4b5f      	ldr	r3, [pc, #380]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	4b5b      	ldr	r3, [pc, #364]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a5a      	ldr	r2, [pc, #360]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b58      	ldr	r3, [pc, #352]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	4b54      	ldr	r3, [pc, #336]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a53      	ldr	r2, [pc, #332]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ab0:	f043 0302 	orr.w	r3, r3, #2
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b51      	ldr	r3, [pc, #324]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	4b4d      	ldr	r3, [pc, #308]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a4c      	ldr	r2, [pc, #304]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000acc:	f043 0308 	orr.w	r3, r3, #8
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0308 	and.w	r3, r3, #8
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	4b46      	ldr	r3, [pc, #280]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a45      	ldr	r2, [pc, #276]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000ae8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b43      	ldr	r3, [pc, #268]	@ (8000bfc <MX_GPIO_Init+0x1dc>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000afa:	2200      	movs	r2, #0
 8000afc:	f24f 4128 	movw	r1, #62504	@ 0xf428
 8000b00:	483f      	ldr	r0, [pc, #252]	@ (8000c00 <MX_GPIO_Init+0x1e0>)
 8000b02:	f001 ffd5 	bl	8002ab0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|newLED_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2105      	movs	r1, #5
 8000b0a:	483e      	ldr	r0, [pc, #248]	@ (8000c04 <MX_GPIO_Init+0x1e4>)
 8000b0c:	f001 ffd0 	bl	8002ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2108      	movs	r1, #8
 8000b14:	483c      	ldr	r0, [pc, #240]	@ (8000c08 <MX_GPIO_Init+0x1e8>)
 8000b16:	f001 ffcb 	bl	8002ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f244 1181 	movw	r1, #16769	@ 0x4181
 8000b20:	483a      	ldr	r0, [pc, #232]	@ (8000c0c <MX_GPIO_Init+0x1ec>)
 8000b22:	f001 ffc5 	bl	8002ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2140      	movs	r1, #64	@ 0x40
 8000b2a:	4839      	ldr	r0, [pc, #228]	@ (8000c10 <MX_GPIO_Init+0x1f0>)
 8000b2c:	f001 ffc0 	bl	8002ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f107 031c 	add.w	r3, r7, #28
 8000b44:	4619      	mov	r1, r3
 8000b46:	482f      	ldr	r0, [pc, #188]	@ (8000c04 <MX_GPIO_Init+0x1e4>)
 8000b48:	f001 fe06 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF5 PF10 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000b4c:	f24f 4328 	movw	r3, #62504	@ 0xf428
 8000b50:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	4619      	mov	r1, r3
 8000b64:	4826      	ldr	r0, [pc, #152]	@ (8000c00 <MX_GPIO_Init+0x1e0>)
 8000b66:	f001 fdf7 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 newLED_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|newLED_Pin;
 8000b6a:	2305      	movs	r3, #5
 8000b6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	2300      	movs	r3, #0
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b7a:	f107 031c 	add.w	r3, r7, #28
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4820      	ldr	r0, [pc, #128]	@ (8000c04 <MX_GPIO_Init+0x1e4>)
 8000b82:	f001 fde9 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b86:	2308      	movs	r3, #8
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b92:	2300      	movs	r3, #0
 8000b94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b96:	f107 031c 	add.w	r3, r7, #28
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	481a      	ldr	r0, [pc, #104]	@ (8000c08 <MX_GPIO_Init+0x1e8>)
 8000b9e:	f001 fddb 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin funk_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin;
 8000ba2:	f244 1381 	movw	r3, #16769	@ 0x4181
 8000ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4814      	ldr	r0, [pc, #80]	@ (8000c0c <MX_GPIO_Init+0x1ec>)
 8000bbc:	f001 fdcc 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bc0:	2340      	movs	r3, #64	@ 0x40
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	480e      	ldr	r0, [pc, #56]	@ (8000c10 <MX_GPIO_Init+0x1f0>)
 8000bd8:	f001 fdbe 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000bdc:	2380      	movs	r3, #128	@ 0x80
 8000bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be0:	2300      	movs	r3, #0
 8000be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	4619      	mov	r1, r3
 8000bee:	4808      	ldr	r0, [pc, #32]	@ (8000c10 <MX_GPIO_Init+0x1f0>)
 8000bf0:	f001 fdb2 	bl	8002758 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf4:	bf00      	nop
 8000bf6:	3730      	adds	r7, #48	@ 0x30
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40021400 	.word	0x40021400
 8000c04:	40020800 	.word	0x40020800
 8000c08:	40020000 	.word	0x40020000
 8000c0c:	40020400 	.word	0x40020400
 8000c10:	40021800 	.word	0x40021800

08000c14 <turnOffAllSegments>:

/* USER CODE BEGIN 4 */


// define light functions
void turnOffAllSegments() {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
	for(int i = 0; i < 10; i++) {
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	e00f      	b.n	8000c40 <turnOffAllSegments+0x2c>
		HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
 8000c20:	4a0b      	ldr	r2, [pc, #44]	@ (8000c50 <turnOffAllSegments+0x3c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000c28:	4a09      	ldr	r2, [pc, #36]	@ (8000c50 <turnOffAllSegments+0x3c>)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	4413      	add	r3, r2
 8000c30:	889b      	ldrh	r3, [r3, #4]
 8000c32:	2200      	movs	r2, #0
 8000c34:	4619      	mov	r1, r3
 8000c36:	f001 ff3b 	bl	8002ab0 <HAL_GPIO_WritePin>
	for(int i = 0; i < 10; i++) {
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b09      	cmp	r3, #9
 8000c44:	ddec      	ble.n	8000c20 <turnOffAllSegments+0xc>
	}
}
 8000c46:	bf00      	nop
 8000c48:	bf00      	nop
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000004 	.word	0x20000004

08000c54 <LightUp>:
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
			HAL_Delay(1000);
		}
	}

void LightUp(int lights) {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
		turnOffAllSegments();
 8000c5c:	f7ff ffda 	bl	8000c14 <turnOffAllSegments>

		for(int i = 0; i < lights; i++) {
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	e00f      	b.n	8000c86 <LightUp+0x32>
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_SET);
 8000c66:	4a0c      	ldr	r2, [pc, #48]	@ (8000c98 <LightUp+0x44>)
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c98 <LightUp+0x44>)
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	4413      	add	r3, r2
 8000c76:	889b      	ldrh	r3, [r3, #4]
 8000c78:	2201      	movs	r2, #1
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f001 ff18 	bl	8002ab0 <HAL_GPIO_WritePin>
		for(int i = 0; i < lights; i++) {
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	3301      	adds	r3, #1
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	dbeb      	blt.n	8000c66 <LightUp+0x12>
		}
	}
 8000c8e:	bf00      	nop
 8000c90:	bf00      	nop
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000004 	.word	0x20000004

08000c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <Error_Handler+0x8>

08000ca8 <HAL>:
//extern volatile bool recording_finished;
volatile uint32_t pcm_index = 0;
volatile bool stecker_an = false;


void HAL (I2S_HandleTypeDef* hi2s2) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	HAL_I2S_Receive_DMA(hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
 8000cb0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cb4:	4903      	ldr	r1, [pc, #12]	@ (8000cc4 <HAL+0x1c>)
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f002 f854 	bl	8002d64 <HAL_I2S_Receive_DMA>
}
 8000cbc:	bf00      	nop
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000928 	.word	0x20000928

08000cc8 <getSamples>:


void getSamples () {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
	int16_t max_volume = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	827b      	strh	r3, [r7, #18]
	uint32_t TimeBegin_ms = HAL_GetTick();
 8000cd2:	f000 fccf 	bl	8001674 <HAL_GetTick>
 8000cd6:	60f8      	str	r0, [r7, #12]
		 		  for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000cd8:	2300      	movs	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	e02a      	b.n	8000d34 <getSamples+0x6c>
		 		  {
		 			  int numLED = abs(pcmSamples[i]);
 8000cde:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <getSamples+0x90>)
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	bfb8      	it	lt
 8000cea:	425b      	neglt	r3, r3
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	607b      	str	r3, [r7, #4]
		 			  LED_ansteuern(numLED);
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 f881 	bl	8000df8 <LED_ansteuern>
		 		    // Check if it surpasses the threshold
		 		    if (abs(pcmSamples[i]) > SCHWELLWERT)
 8000cf6:	4a18      	ldr	r2, [pc, #96]	@ (8000d58 <getSamples+0x90>)
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	bfb8      	it	lt
 8000d02:	425b      	neglt	r3, r3
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	f641 1264 	movw	r2, #6500	@ 0x1964
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d90f      	bls.n	8000d2e <getSamples+0x66>
		 		    {
		 		        max_volume = abs(pcmSamples[i]);
 8000d0e:	4a12      	ldr	r2, [pc, #72]	@ (8000d58 <getSamples+0x90>)
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	bfb8      	it	lt
 8000d1a:	425b      	neglt	r3, r3
 8000d1c:	b29b      	uxth	r3, r3
 8000d1e:	827b      	strh	r3, [r7, #18]
		 		        stecker_schalten();
 8000d20:	f7ff fc8a 	bl	8000638 <stecker_schalten>
		 		    	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000d24:	2201      	movs	r2, #1
 8000d26:	2101      	movs	r1, #1
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <getSamples+0x94>)
 8000d2a:	f001 fec1 	bl	8002ab0 <HAL_GPIO_WritePin>
		 		  for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3301      	adds	r3, #1
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8000d3a:	dbd0      	blt.n	8000cde <getSamples+0x16>
		 		    }
		 		  }
	uint32_t TimePassed_ms = TimeBegin_ms - HAL_GetTick();
 8000d3c:	f000 fc9a 	bl	8001674 <HAL_GetTick>
 8000d40:	4602      	mov	r2, r0
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	1a9b      	subs	r3, r3, r2
 8000d46:	60bb      	str	r3, [r7, #8]
	LED_ansteuern(MAX_MIKRO);
 8000d48:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8000d4c:	f000 f854 	bl	8000df8 <LED_ansteuern>

}
 8000d50:	bf00      	nop
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200010f8 	.word	0x200010f8
 8000d5c:	40020400 	.word	0x40020400

08000d60 <process_audio_buffer>:
//brief Processes Half of raw I2S data from the DMA buffer.
	//param offset Starting index in inputBuffer (0 for half, DMA_HALF_SIZE for full).


	void process_audio_buffer(uint32_t offset, I2S_HandleTypeDef* hi2s2)
	{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
	    // The number of 16-bit Half Words to process in this Half
		const uint32_t half_size = DMA_HALF_SIZE;
 8000d6a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d6e:	613b      	str	r3, [r7, #16]

	    // Loop through the Half, stepping by 4 (2*16bit words for the sample + 2*16bit words for the right channel).
		//pcm_index = 0;
		for (uint32_t i = 0; i < half_size; i += 4) {
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]
 8000d74:	e031      	b.n	8000dda <process_audio_buffer+0x7a>

	        if (pcm_index < PCM_SAMPLES_PER_SEC) {
 8000d76:	4b1c      	ldr	r3, [pc, #112]	@ (8000de8 <process_audio_buffer+0x88>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8000d7e:	d220      	bcs.n	8000dc2 <process_audio_buffer+0x62>

	            // 1. Reconstruct 32-bit Frame

	        	uint32_t mergedValue = (inputBuffer[offset + i ] << 16) | inputBuffer[offset + i + 1];
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a19      	ldr	r2, [pc, #100]	@ (8000dec <process_audio_buffer+0x8c>)
 8000d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	041b      	lsls	r3, r3, #16
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	440a      	add	r2, r1
 8000d96:	3201      	adds	r2, #1
 8000d98:	4914      	ldr	r1, [pc, #80]	@ (8000dec <process_audio_buffer+0x8c>)
 8000d9a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000d9e:	b292      	uxth	r2, r2
 8000da0:	4313      	orrs	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]
	            // 2. Extract 18-bit Sample and convert to signed 16-bit integer.
	            int16_t finalSample = (int16_t)(mergedValue >> 14);
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	0b9b      	lsrs	r3, r3, #14
 8000da8:	817b      	strh	r3, [r7, #10]

	            // 3. Store the clean Mono Sample
	            pcmSamples[pcm_index] = finalSample;
 8000daa:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <process_audio_buffer+0x88>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4910      	ldr	r1, [pc, #64]	@ (8000df0 <process_audio_buffer+0x90>)
 8000db0:	897a      	ldrh	r2, [r7, #10]
 8000db2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	        	        // discard lower 14 bits  keep signed 18-bit
	        	        int32_t sample18 = ((int32_t)frame32) >> 14;

	        	        pcmSamples[pcm_index++] = (int16_t)sample18;
	            */pcm_index++;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <process_audio_buffer+0x88>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000de8 <process_audio_buffer+0x88>)
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e008      	b.n	8000dd4 <process_audio_buffer+0x74>
	        }
	        else {
	                        // Stop recording once 16000 samples have been collected.
	                        recording_finished = true;
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <process_audio_buffer+0x94>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	701a      	strb	r2, [r3, #0]
	                        HAL_I2S_DMAStop(hi2s2);
 8000dc8:	6838      	ldr	r0, [r7, #0]
 8000dca:	f002 f883 	bl	8002ed4 <HAL_I2S_DMAStop>
	                        getSamples(); // Exit the loop
 8000dce:	f7ff ff7b 	bl	8000cc8 <getSamples>
	                        return;
 8000dd2:	e006      	b.n	8000de2 <process_audio_buffer+0x82>
		for (uint32_t i = 0; i < half_size; i += 4) {
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	3304      	adds	r3, #4
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d3c9      	bcc.n	8000d76 <process_audio_buffer+0x16>
	        }
	                }
	}
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20001d78 	.word	0x20001d78
 8000dec:	20000928 	.word	0x20000928
 8000df0:	200010f8 	.word	0x200010f8
 8000df4:	2000091c 	.word	0x2000091c

08000df8 <LED_ansteuern>:
        pcmSamples[pcm_index++] = finalSample;
    }
}
*/

	void LED_ansteuern (int messwert) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
		int lights = (messwert * 10)/MAX_MIKRO;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a07      	ldr	r2, [pc, #28]	@ (8000e20 <LED_ansteuern+0x28>)
 8000e04:	fb82 1203 	smull	r1, r2, r2, r3
 8000e08:	1212      	asrs	r2, r2, #8
 8000e0a:	17db      	asrs	r3, r3, #31
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	60fb      	str	r3, [r7, #12]
		LightUp(lights);
 8000e10:	68f8      	ldr	r0, [r7, #12]
 8000e12:	f7ff ff1f 	bl	8000c54 <LightUp>
		return;
 8000e16:	bf00      	nop

	}
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	51eb851f 	.word	0x51eb851f

08000e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	607b      	str	r3, [r7, #4]
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e32:	4a0f      	ldr	r2, [pc, #60]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	603b      	str	r3, [r7, #0]
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	4a08      	ldr	r2, [pc, #32]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e56:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <HAL_MspInit+0x4c>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800

08000e74 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08e      	sub	sp, #56	@ 0x38
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a55      	ldr	r2, [pc, #340]	@ (8000fe8 <HAL_ETH_MspInit+0x174>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	f040 80a4 	bne.w	8000fe0 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000e98:	2300      	movs	r3, #0
 8000e9a:	623b      	str	r3, [r7, #32]
 8000e9c:	4b53      	ldr	r3, [pc, #332]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea0:	4a52      	ldr	r2, [pc, #328]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ea2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ea6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea8:	4b50      	ldr	r3, [pc, #320]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000eb0:	623b      	str	r3, [r7, #32]
 8000eb2:	6a3b      	ldr	r3, [r7, #32]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61fb      	str	r3, [r7, #28]
 8000eb8:	4b4c      	ldr	r3, [pc, #304]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebc:	4a4b      	ldr	r2, [pc, #300]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ebe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ec2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec4:	4b49      	ldr	r3, [pc, #292]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ecc:	61fb      	str	r3, [r7, #28]
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
 8000ed4:	4b45      	ldr	r3, [pc, #276]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed8:	4a44      	ldr	r2, [pc, #272]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000eda:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000ede:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee0:	4b42      	ldr	r3, [pc, #264]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000ee8:	61bb      	str	r3, [r7, #24]
 8000eea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef4:	4a3d      	ldr	r2, [pc, #244]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	2300      	movs	r3, #0
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	4b37      	ldr	r3, [pc, #220]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f10:	4a36      	ldr	r2, [pc, #216]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f18:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f24:	2300      	movs	r3, #0
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2c:	4a2f      	ldr	r2, [pc, #188]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f2e:	f043 0302 	orr.w	r3, r3, #2
 8000f32:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f34:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	4b29      	ldr	r3, [pc, #164]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f48:	4a28      	ldr	r2, [pc, #160]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f50:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <HAL_ETH_MspInit+0x178>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000f5c:	2332      	movs	r3, #50	@ 0x32
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f6c:	230b      	movs	r3, #11
 8000f6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f74:	4619      	mov	r1, r3
 8000f76:	481e      	ldr	r0, [pc, #120]	@ (8000ff0 <HAL_ETH_MspInit+0x17c>)
 8000f78:	f001 fbee 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000f7c:	2386      	movs	r3, #134	@ 0x86
 8000f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f8c:	230b      	movs	r3, #11
 8000f8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f94:	4619      	mov	r1, r3
 8000f96:	4817      	ldr	r0, [pc, #92]	@ (8000ff4 <HAL_ETH_MspInit+0x180>)
 8000f98:	f001 fbde 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000f9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000faa:	2303      	movs	r3, #3
 8000fac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fae:	230b      	movs	r3, #11
 8000fb0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000fb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480f      	ldr	r0, [pc, #60]	@ (8000ff8 <HAL_ETH_MspInit+0x184>)
 8000fba:	f001 fbcd 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000fbe:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fd0:	230b      	movs	r3, #11
 8000fd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4808      	ldr	r0, [pc, #32]	@ (8000ffc <HAL_ETH_MspInit+0x188>)
 8000fdc:	f001 fbbc 	bl	8002758 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000fe0:	bf00      	nop
 8000fe2:	3738      	adds	r7, #56	@ 0x38
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40028000 	.word	0x40028000
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40020800 	.word	0x40020800
 8000ff4:	40020000 	.word	0x40020000
 8000ff8:	40020400 	.word	0x40020400
 8000ffc:	40021800 	.word	0x40021800

08001000 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b096      	sub	sp, #88	@ 0x58
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2230      	movs	r2, #48	@ 0x30
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f005 f801 	bl	8006028 <memset>
  if(hi2s->Instance==SPI2)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a4a      	ldr	r2, [pc, #296]	@ (8001154 <HAL_I2S_MspInit+0x154>)
 800102c:	4293      	cmp	r3, r2
 800102e:	f040 808c 	bne.w	800114a <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001032:	2301      	movs	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001036:	23c0      	movs	r3, #192	@ 0xc0
 8001038:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800103a:	2302      	movs	r3, #2
 800103c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	4618      	mov	r0, r3
 8001044:	f003 faac 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800104e:	f7ff fe25 	bl	8000c9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	4b40      	ldr	r3, [pc, #256]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	4a3f      	ldr	r2, [pc, #252]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 800105c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001060:	6413      	str	r3, [r2, #64]	@ 0x40
 8001062:	4b3d      	ldr	r3, [pc, #244]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106a:	613b      	str	r3, [r7, #16]
 800106c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b39      	ldr	r3, [pc, #228]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a38      	ldr	r2, [pc, #224]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001078:	f043 0304 	orr.w	r3, r3, #4
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b36      	ldr	r3, [pc, #216]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0304 	and.w	r3, r3, #4
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b32      	ldr	r3, [pc, #200]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a31      	ldr	r2, [pc, #196]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 8001094:	f043 0302 	orr.w	r3, r3, #2
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b2f      	ldr	r3, [pc, #188]	@ (8001158 <HAL_I2S_MspInit+0x158>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010a6:	2308      	movs	r3, #8
 80010a8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	2302      	movs	r3, #2
 80010ac:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010b6:	2305      	movs	r3, #5
 80010b8:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ba:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010be:	4619      	mov	r1, r3
 80010c0:	4826      	ldr	r0, [pc, #152]	@ (800115c <HAL_I2S_MspInit+0x15c>)
 80010c2:	f001 fb49 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80010c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010ca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	2302      	movs	r3, #2
 80010ce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010d8:	2305      	movs	r3, #5
 80010da:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010dc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010e0:	4619      	mov	r1, r3
 80010e2:	481f      	ldr	r0, [pc, #124]	@ (8001160 <HAL_I2S_MspInit+0x160>)
 80010e4:	f001 fb38 	bl	8002758 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80010e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 80010ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001168 <HAL_I2S_MspInit+0x168>)
 80010ec:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80010ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001100:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001102:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001106:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 800110a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800110e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001110:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001112:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001116:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 800111a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800111e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001120:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001122:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001126:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001128:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 800112a:	2200      	movs	r2, #0
 800112c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800112e:	480d      	ldr	r0, [pc, #52]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001130:	f000 fbe2 	bl	80018f8 <HAL_DMA_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 800113a:	f7ff fdaf 	bl	8000c9c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a08      	ldr	r2, [pc, #32]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001142:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001144:	4a07      	ldr	r2, [pc, #28]	@ (8001164 <HAL_I2S_MspInit+0x164>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800114a:	bf00      	nop
 800114c:	3758      	adds	r7, #88	@ 0x58
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40003800 	.word	0x40003800
 8001158:	40023800 	.word	0x40023800
 800115c:	40020800 	.word	0x40020800
 8001160:	40020400 	.word	0x40020400
 8001164:	20000348 	.word	0x20000348
 8001168:	40026058 	.word	0x40026058

0800116c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <HAL_TIM_Base_MspInit+0x3c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d10d      	bne.n	800119a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <HAL_TIM_Base_MspInit+0x40>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001186:	4a09      	ldr	r2, [pc, #36]	@ (80011ac <HAL_TIM_Base_MspInit+0x40>)
 8001188:	f043 0304 	orr.w	r3, r3, #4
 800118c:	6413      	str	r3, [r2, #64]	@ 0x40
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <HAL_TIM_Base_MspInit+0x40>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f003 0304 	and.w	r3, r3, #4
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	40000800 	.word	0x40000800
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	60da      	str	r2, [r3, #12]
 80011c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a19      	ldr	r2, [pc, #100]	@ (8001234 <HAL_UART_MspInit+0x84>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d12c      	bne.n	800122c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	4b18      	ldr	r3, [pc, #96]	@ (8001238 <HAL_UART_MspInit+0x88>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	4a17      	ldr	r2, [pc, #92]	@ (8001238 <HAL_UART_MspInit+0x88>)
 80011dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <HAL_UART_MspInit+0x88>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <HAL_UART_MspInit+0x88>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	4a10      	ldr	r2, [pc, #64]	@ (8001238 <HAL_UART_MspInit+0x88>)
 80011f8:	f043 0308 	orr.w	r3, r3, #8
 80011fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <HAL_UART_MspInit+0x88>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800120a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800120e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800121c:	2307      	movs	r3, #7
 800121e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	4619      	mov	r1, r3
 8001226:	4805      	ldr	r0, [pc, #20]	@ (800123c <HAL_UART_MspInit+0x8c>)
 8001228:	f001 fa96 	bl	8002758 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800122c:	bf00      	nop
 800122e:	3728      	adds	r7, #40	@ 0x28
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40004800 	.word	0x40004800
 8001238:	40023800 	.word	0x40023800
 800123c:	40020c00 	.word	0x40020c00

08001240 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	@ 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001260:	d13f      	bne.n	80012e2 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a20      	ldr	r2, [pc, #128]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800127e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128c:	2303      	movs	r3, #3
 800128e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001290:	230a      	movs	r3, #10
 8001292:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	4815      	ldr	r0, [pc, #84]	@ (80012f0 <HAL_PCD_MspInit+0xb0>)
 800129c:	f001 fa5c 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80012a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	4619      	mov	r1, r3
 80012b4:	480e      	ldr	r0, [pc, #56]	@ (80012f0 <HAL_PCD_MspInit+0xb0>)
 80012b6:	f001 fa4f 	bl	8002758 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012ba:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 80012bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012be:	4a0b      	ldr	r2, [pc, #44]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 80012c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012c4:	6353      	str	r3, [r2, #52]	@ 0x34
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 80012cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ce:	4a07      	ldr	r2, [pc, #28]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 80012d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012d6:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <HAL_PCD_MspInit+0xac>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020000 	.word	0x40020000

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <NMI_Handler+0x4>

080012fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <HardFault_Handler+0x4>

08001304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <MemManage_Handler+0x4>

0800130c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <UsageFault_Handler+0x4>

0800131c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800134a:	f000 f97f 	bl	800164c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001358:	4802      	ldr	r0, [pc, #8]	@ (8001364 <DMA1_Stream3_IRQHandler+0x10>)
 800135a:	f000 fc43 	bl	8001be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000348 	.word	0x20000348

08001368 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	printf("callback half\r\n");
 8001370:	4809      	ldr	r0, [pc, #36]	@ (8001398 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8001372:	f004 fd79 	bl	8005e68 <puts>
    // Check if the correct peripheral triggered the interrupt and if recording is ongoing
    if (!recording_finished) {
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <HAL_I2S_RxHalfCpltCallback+0x34>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	f083 0301 	eor.w	r3, r3, #1
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_I2S_RxHalfCpltCallback+0x26>
        // Process the first half of the circular buffer
        process_audio_buffer(0, hi2s);
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	2000      	movs	r0, #0
 800138a:	f7ff fce9 	bl	8000d60 <process_audio_buffer>
    }
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	080065dc 	.word	0x080065dc
 800139c:	2000091c 	.word	0x2000091c

080013a0 <HAL_I2S_RxCpltCallback>:

//Transfer Complete Callback (Called by HAL_DMA_IRQHandler)
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	printf("callback full\r\n");
 80013a8:	480c      	ldr	r0, [pc, #48]	@ (80013dc <HAL_I2S_RxCpltCallback+0x3c>)
 80013aa:	f004 fd5d 	bl	8005e68 <puts>
    // Check if the correct peripheral triggered the interrupt and if recording is ongoing
    if (hi2s == &hi2s && !recording_finished) {
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d10e      	bne.n	80013d4 <HAL_I2S_RxCpltCallback+0x34>
 80013b6:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <HAL_I2S_RxCpltCallback+0x40>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	f083 0301 	eor.w	r3, r3, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d006      	beq.n	80013d4 <HAL_I2S_RxCpltCallback+0x34>
        // Process the second half of the circular buffer
        process_audio_buffer(DMA_HALF_SIZE, hi2s);
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <HAL_I2S_RxCpltCallback+0x44>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fcc6 	bl	8000d60 <process_audio_buffer>
    }
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	080065ec 	.word	0x080065ec
 80013e0:	2000091c 	.word	0x2000091c
 80013e4:	080065fc 	.word	0x080065fc

080013e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	e00a      	b.n	8001410 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013fa:	f3af 8000 	nop.w
 80013fe:	4601      	mov	r1, r0
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	1c5a      	adds	r2, r3, #1
 8001404:	60ba      	str	r2, [r7, #8]
 8001406:	b2ca      	uxtb	r2, r1
 8001408:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3301      	adds	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	429a      	cmp	r2, r3
 8001416:	dbf0      	blt.n	80013fa <_read+0x12>
  }

  return len;
 8001418:	687b      	ldr	r3, [r7, #4]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	e009      	b.n	8001448 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	60ba      	str	r2, [r7, #8]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	dbf1      	blt.n	8001434 <_write+0x12>
  }
  return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <_close>:

int _close(int file)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
 800147a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001482:	605a      	str	r2, [r3, #4]
  return 0;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <_isatty>:

int _isatty(int file)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800149a:	2301      	movs	r3, #1
}
 800149c:	4618      	mov	r0, r3
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014cc:	4a14      	ldr	r2, [pc, #80]	@ (8001520 <_sbrk+0x5c>)
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <_sbrk+0x60>)
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <_sbrk+0x64>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <_sbrk+0x68>)
 80014e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e6:	4b10      	ldr	r3, [pc, #64]	@ (8001528 <_sbrk+0x64>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d207      	bcs.n	8001504 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f4:	f004 fde6 	bl	80060c4 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	220c      	movs	r2, #12
 80014fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001502:	e009      	b.n	8001518 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001504:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <_sbrk+0x64>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150a:	4b07      	ldr	r3, [pc, #28]	@ (8001528 <_sbrk+0x64>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	4a05      	ldr	r2, [pc, #20]	@ (8001528 <_sbrk+0x64>)
 8001514:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20030000 	.word	0x20030000
 8001524:	00000400 	.word	0x00000400
 8001528:	20001d80 	.word	0x20001d80
 800152c:	20001ed8 	.word	0x20001ed8

08001530 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <SystemInit+0x20>)
 8001536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800153a:	4a05      	ldr	r2, [pc, #20]	@ (8001550 <SystemInit+0x20>)
 800153c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001540:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001554:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800158c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001558:	f7ff ffea 	bl	8001530 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800155c:	480c      	ldr	r0, [pc, #48]	@ (8001590 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800155e:	490d      	ldr	r1, [pc, #52]	@ (8001594 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001560:	4a0d      	ldr	r2, [pc, #52]	@ (8001598 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001564:	e002      	b.n	800156c <LoopCopyDataInit>

08001566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156a:	3304      	adds	r3, #4

0800156c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800156c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001570:	d3f9      	bcc.n	8001566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001572:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001574:	4c0a      	ldr	r4, [pc, #40]	@ (80015a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001578:	e001      	b.n	800157e <LoopFillZerobss>

0800157a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800157c:	3204      	adds	r2, #4

0800157e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001580:	d3fb      	bcc.n	800157a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001582:	f004 fda5 	bl	80060d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001586:	f7ff f873 	bl	8000670 <main>
  bx  lr    
 800158a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800158c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001594:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8001598:	08006630 	.word	0x08006630
  ldr r2, =_sbss
 800159c:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 80015a0:	20001ed4 	.word	0x20001ed4

080015a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a4:	e7fe      	b.n	80015a4 <ADC_IRQHandler>
	...

080015a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <HAL_Init+0x40>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a0d      	ldr	r2, [pc, #52]	@ (80015e8 <HAL_Init+0x40>)
 80015b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015b8:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <HAL_Init+0x40>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <HAL_Init+0x40>)
 80015be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c4:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <HAL_Init+0x40>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a07      	ldr	r2, [pc, #28]	@ (80015e8 <HAL_Init+0x40>)
 80015ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d0:	2003      	movs	r0, #3
 80015d2:	f000 f94f 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d6:	2000      	movs	r0, #0
 80015d8:	f000 f808 	bl	80015ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015dc:	f7ff fc22 	bl	8000e24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40023c00 	.word	0x40023c00

080015ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <HAL_InitTick+0x54>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_InitTick+0x58>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001602:	fbb3 f3f1 	udiv	r3, r3, r1
 8001606:	fbb2 f3f3 	udiv	r3, r2, r3
 800160a:	4618      	mov	r0, r3
 800160c:	f000 f967 	bl	80018de <HAL_SYSTICK_Config>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e00e      	b.n	8001638 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	d80a      	bhi.n	8001636 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001620:	2200      	movs	r2, #0
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	f04f 30ff 	mov.w	r0, #4294967295
 8001628:	f000 f92f 	bl	800188a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800162c:	4a06      	ldr	r2, [pc, #24]	@ (8001648 <HAL_InitTick+0x5c>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e000      	b.n	8001638 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000054 	.word	0x20000054
 8001644:	2000005c 	.word	0x2000005c
 8001648:	20000058 	.word	0x20000058

0800164c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <HAL_IncTick+0x20>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <HAL_IncTick+0x24>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <HAL_IncTick+0x24>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	2000005c 	.word	0x2000005c
 8001670:	20001d84 	.word	0x20001d84

08001674 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;
 8001678:	4b03      	ldr	r3, [pc, #12]	@ (8001688 <HAL_GetTick+0x14>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20001d84 	.word	0x20001d84

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff ffee 	bl	8001674 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016a6:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <HAL_Delay+0x44>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffde 	bl	8001674 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000005c 	.word	0x2000005c

080016d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	@ (8001734 <__NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0b      	blt.n	8001762 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4907      	ldr	r1, [pc, #28]	@ (8001770 <__NVIC_EnableIRQ+0x38>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db0a      	blt.n	800179e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	490c      	ldr	r1, [pc, #48]	@ (80017c0 <__NVIC_SetPriority+0x4c>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800179c:	e00a      	b.n	80017b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4908      	ldr	r1, [pc, #32]	@ (80017c4 <__NVIC_SetPriority+0x50>)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	3b04      	subs	r3, #4
 80017ac:	0112      	lsls	r2, r2, #4
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	440b      	add	r3, r1
 80017b2:	761a      	strb	r2, [r3, #24]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	@ 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f1c3 0307 	rsb	r3, r3, #7
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	bf28      	it	cs
 80017e6:	2304      	movcs	r3, #4
 80017e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3304      	adds	r3, #4
 80017ee:	2b06      	cmp	r3, #6
 80017f0:	d902      	bls.n	80017f8 <NVIC_EncodePriority+0x30>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3b03      	subs	r3, #3
 80017f6:	e000      	b.n	80017fa <NVIC_EncodePriority+0x32>
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43da      	mvns	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	401a      	ands	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001810:	f04f 31ff 	mov.w	r1, #4294967295
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	43d9      	mvns	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	4313      	orrs	r3, r2
         );
}
 8001822:	4618      	mov	r0, r3
 8001824:	3724      	adds	r7, #36	@ 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001840:	d301      	bcc.n	8001846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001842:	2301      	movs	r3, #1
 8001844:	e00f      	b.n	8001866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001846:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <SysTick_Config+0x40>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800184e:	210f      	movs	r1, #15
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f7ff ff8e 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <SysTick_Config+0x40>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <SysTick_Config+0x40>)
 8001860:	2207      	movs	r2, #7
 8001862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff29 	bl	80016d4 <__NVIC_SetPriorityGrouping>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800188a:	b580      	push	{r7, lr}
 800188c:	b086      	sub	sp, #24
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff3e 	bl	800171c <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff8e 	bl	80017c8 <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff31 	bl	8001738 <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa2 	bl	8001830 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001904:	f7ff feb6 	bl	8001674 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d101      	bne.n	8001914 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e099      	b.n	8001a48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2202      	movs	r2, #2
 8001918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001934:	e00f      	b.n	8001956 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001936:	f7ff fe9d 	bl	8001674 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b05      	cmp	r3, #5
 8001942:	d908      	bls.n	8001956 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2220      	movs	r2, #32
 8001948:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2203      	movs	r2, #3
 800194e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e078      	b.n	8001a48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1e8      	bne.n	8001936 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	4b38      	ldr	r3, [pc, #224]	@ (8001a50 <HAL_DMA_Init+0x158>)
 8001970:	4013      	ands	r3, r2
 8001972:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001982:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800198e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800199a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ac:	2b04      	cmp	r3, #4
 80019ae:	d107      	bne.n	80019c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b8:	4313      	orrs	r3, r2
 80019ba:	697a      	ldr	r2, [r7, #20]
 80019bc:	4313      	orrs	r3, r2
 80019be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	f023 0307 	bic.w	r3, r3, #7
 80019d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019dc:	697a      	ldr	r2, [r7, #20]
 80019de:	4313      	orrs	r3, r2
 80019e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d117      	bne.n	8001a1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d00e      	beq.n	8001a1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f000 fadf 	bl	8001fc0 <DMA_CheckFifoParam>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2240      	movs	r2, #64	@ 0x40
 8001a0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001a16:	2301      	movs	r3, #1
 8001a18:	e016      	b.n	8001a48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 fa96 	bl	8001f54 <DMA_CalcBaseAndBitshift>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a30:	223f      	movs	r2, #63	@ 0x3f
 8001a32:	409a      	lsls	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	f010803f 	.word	0xf010803f

08001a54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
 8001a60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a62:	2300      	movs	r3, #0
 8001a64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d101      	bne.n	8001a7a <HAL_DMA_Start_IT+0x26>
 8001a76:	2302      	movs	r3, #2
 8001a78:	e040      	b.n	8001afc <HAL_DMA_Start_IT+0xa8>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d12f      	bne.n	8001aee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2202      	movs	r2, #2
 8001a92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	68b9      	ldr	r1, [r7, #8]
 8001aa2:	68f8      	ldr	r0, [r7, #12]
 8001aa4:	f000 fa28 	bl	8001ef8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aac:	223f      	movs	r2, #63	@ 0x3f
 8001aae:	409a      	lsls	r2, r3
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0216 	orr.w	r2, r2, #22
 8001ac2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d007      	beq.n	8001adc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 0208 	orr.w	r2, r2, #8
 8001ada:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f042 0201 	orr.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	e005      	b.n	8001afa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001af6:	2302      	movs	r3, #2
 8001af8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001afa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b10:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b12:	f7ff fdaf 	bl	8001674 <HAL_GetTick>
 8001b16:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	d008      	beq.n	8001b36 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2280      	movs	r2, #128	@ 0x80
 8001b28:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e052      	b.n	8001bdc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 0216 	bic.w	r2, r2, #22
 8001b44:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695a      	ldr	r2, [r3, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b54:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d103      	bne.n	8001b66 <HAL_DMA_Abort+0x62>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d007      	beq.n	8001b76 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0208 	bic.w	r2, r2, #8
 8001b74:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0201 	bic.w	r2, r2, #1
 8001b84:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b86:	e013      	b.n	8001bb0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b88:	f7ff fd74 	bl	8001674 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b05      	cmp	r3, #5
 8001b94:	d90c      	bls.n	8001bb0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2220      	movs	r2, #32
 8001b9a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2203      	movs	r2, #3
 8001ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e015      	b.n	8001bdc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1e4      	bne.n	8001b88 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc2:	223f      	movs	r2, #63	@ 0x3f
 8001bc4:	409a      	lsls	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001bf0:	4b8e      	ldr	r3, [pc, #568]	@ (8001e2c <HAL_DMA_IRQHandler+0x248>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a8e      	ldr	r2, [pc, #568]	@ (8001e30 <HAL_DMA_IRQHandler+0x24c>)
 8001bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfa:	0a9b      	lsrs	r3, r3, #10
 8001bfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0e:	2208      	movs	r2, #8
 8001c10:	409a      	lsls	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d01a      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d013      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0204 	bic.w	r2, r2, #4
 8001c36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3c:	2208      	movs	r2, #8
 8001c3e:	409a      	lsls	r2, r3
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c48:	f043 0201 	orr.w	r2, r3, #1
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c54:	2201      	movs	r2, #1
 8001c56:	409a      	lsls	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d012      	beq.n	8001c86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00b      	beq.n	8001c86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c72:	2201      	movs	r2, #1
 8001c74:	409a      	lsls	r2, r3
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7e:	f043 0202 	orr.w	r2, r3, #2
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d012      	beq.n	8001cbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d00b      	beq.n	8001cbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca8:	2204      	movs	r2, #4
 8001caa:	409a      	lsls	r2, r3
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb4:	f043 0204 	orr.w	r2, r3, #4
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc0:	2210      	movs	r2, #16
 8001cc2:	409a      	lsls	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d043      	beq.n	8001d54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d03c      	beq.n	8001d54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cde:	2210      	movs	r2, #16
 8001ce0:	409a      	lsls	r2, r3
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d018      	beq.n	8001d26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d108      	bne.n	8001d14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d024      	beq.n	8001d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	4798      	blx	r3
 8001d12:	e01f      	b.n	8001d54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d01b      	beq.n	8001d54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	4798      	blx	r3
 8001d24:	e016      	b.n	8001d54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d107      	bne.n	8001d44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0208 	bic.w	r2, r2, #8
 8001d42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d58:	2220      	movs	r2, #32
 8001d5a:	409a      	lsls	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 808f 	beq.w	8001e84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0310 	and.w	r3, r3, #16
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	f000 8087 	beq.w	8001e84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b05      	cmp	r3, #5
 8001d8c:	d136      	bne.n	8001dfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0216 	bic.w	r2, r2, #22
 8001d9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	695a      	ldr	r2, [r3, #20]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d103      	bne.n	8001dbe <HAL_DMA_IRQHandler+0x1da>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d007      	beq.n	8001dce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f022 0208 	bic.w	r2, r2, #8
 8001dcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd2:	223f      	movs	r2, #63	@ 0x3f
 8001dd4:	409a      	lsls	r2, r3
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d07e      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	4798      	blx	r3
        }
        return;
 8001dfa:	e079      	b.n	8001ef0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d01d      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10d      	bne.n	8001e34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d031      	beq.n	8001e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	4798      	blx	r3
 8001e28:	e02c      	b.n	8001e84 <HAL_DMA_IRQHandler+0x2a0>
 8001e2a:	bf00      	nop
 8001e2c:	20000054 	.word	0x20000054
 8001e30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d023      	beq.n	8001e84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	4798      	blx	r3
 8001e44:	e01e      	b.n	8001e84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d10f      	bne.n	8001e74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0210 	bic.w	r2, r2, #16
 8001e62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d032      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d022      	beq.n	8001ede <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2205      	movs	r2, #5
 8001e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 0201 	bic.w	r2, r2, #1
 8001eae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d307      	bcc.n	8001ecc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f2      	bne.n	8001eb0 <HAL_DMA_IRQHandler+0x2cc>
 8001eca:	e000      	b.n	8001ece <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ecc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
 8001eee:	e000      	b.n	8001ef2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001ef0:	bf00      	nop
    }
  }
}
 8001ef2:	3718      	adds	r7, #24
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
 8001f04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	2b40      	cmp	r3, #64	@ 0x40
 8001f24:	d108      	bne.n	8001f38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f36:	e007      	b.n	8001f48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	68ba      	ldr	r2, [r7, #8]
 8001f3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	60da      	str	r2, [r3, #12]
}
 8001f48:	bf00      	nop
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	3b10      	subs	r3, #16
 8001f64:	4a14      	ldr	r2, [pc, #80]	@ (8001fb8 <DMA_CalcBaseAndBitshift+0x64>)
 8001f66:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6a:	091b      	lsrs	r3, r3, #4
 8001f6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f6e:	4a13      	ldr	r2, [pc, #76]	@ (8001fbc <DMA_CalcBaseAndBitshift+0x68>)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4413      	add	r3, r2
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2b03      	cmp	r3, #3
 8001f80:	d909      	bls.n	8001f96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f8a:	f023 0303 	bic.w	r3, r3, #3
 8001f8e:	1d1a      	adds	r2, r3, #4
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f94:	e007      	b.n	8001fa6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f9e:	f023 0303 	bic.w	r3, r3, #3
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3714      	adds	r7, #20
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	aaaaaaab 	.word	0xaaaaaaab
 8001fbc:	08006618 	.word	0x08006618

08001fc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d11f      	bne.n	800201a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d856      	bhi.n	800208e <DMA_CheckFifoParam+0xce>
 8001fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe8 <DMA_CheckFifoParam+0x28>)
 8001fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe6:	bf00      	nop
 8001fe8:	08001ff9 	.word	0x08001ff9
 8001fec:	0800200b 	.word	0x0800200b
 8001ff0:	08001ff9 	.word	0x08001ff9
 8001ff4:	0800208f 	.word	0x0800208f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d046      	beq.n	8002092 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002008:	e043      	b.n	8002092 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002012:	d140      	bne.n	8002096 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002018:	e03d      	b.n	8002096 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002022:	d121      	bne.n	8002068 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	2b03      	cmp	r3, #3
 8002028:	d837      	bhi.n	800209a <DMA_CheckFifoParam+0xda>
 800202a:	a201      	add	r2, pc, #4	@ (adr r2, 8002030 <DMA_CheckFifoParam+0x70>)
 800202c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002030:	08002041 	.word	0x08002041
 8002034:	08002047 	.word	0x08002047
 8002038:	08002041 	.word	0x08002041
 800203c:	08002059 	.word	0x08002059
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
      break;
 8002044:	e030      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d025      	beq.n	800209e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002056:	e022      	b.n	800209e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002060:	d11f      	bne.n	80020a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002066:	e01c      	b.n	80020a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d903      	bls.n	8002076 <DMA_CheckFifoParam+0xb6>
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	2b03      	cmp	r3, #3
 8002072:	d003      	beq.n	800207c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002074:	e018      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	73fb      	strb	r3, [r7, #15]
      break;
 800207a:	e015      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00e      	beq.n	80020a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	73fb      	strb	r3, [r7, #15]
      break;
 800208c:	e00b      	b.n	80020a6 <DMA_CheckFifoParam+0xe6>
      break;
 800208e:	bf00      	nop
 8002090:	e00a      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002092:	bf00      	nop
 8002094:	e008      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;
 8002096:	bf00      	nop
 8002098:	e006      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;
 800209a:	bf00      	nop
 800209c:	e004      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;
 800209e:	bf00      	nop
 80020a0:	e002      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80020a2:	bf00      	nop
 80020a4:	e000      	b.n	80020a8 <DMA_CheckFifoParam+0xe8>
      break;
 80020a6:	bf00      	nop
    }
  } 
  
  return status; 
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3714      	adds	r7, #20
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop

080020b8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e08a      	b.n	80021e0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d106      	bne.n	80020e2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2220      	movs	r2, #32
 80020d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7fe fec9 	bl	8000e74 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	4b40      	ldr	r3, [pc, #256]	@ (80021e8 <HAL_ETH_Init+0x130>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	4a3f      	ldr	r2, [pc, #252]	@ (80021e8 <HAL_ETH_Init+0x130>)
 80020ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f2:	4b3d      	ldr	r3, [pc, #244]	@ (80021e8 <HAL_ETH_Init+0x130>)
 80020f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80020fe:	4b3b      	ldr	r3, [pc, #236]	@ (80021ec <HAL_ETH_Init+0x134>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4a3a      	ldr	r2, [pc, #232]	@ (80021ec <HAL_ETH_Init+0x134>)
 8002104:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002108:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800210a:	4b38      	ldr	r3, [pc, #224]	@ (80021ec <HAL_ETH_Init+0x134>)
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	4936      	ldr	r1, [pc, #216]	@ (80021ec <HAL_ETH_Init+0x134>)
 8002114:	4313      	orrs	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002118:	4b34      	ldr	r3, [pc, #208]	@ (80021ec <HAL_ETH_Init+0x134>)
 800211a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6812      	ldr	r2, [r2, #0]
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002132:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002134:	f7ff fa9e 	bl	8001674 <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800213a:	e011      	b.n	8002160 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800213c:	f7ff fa9a 	bl	8001674 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800214a:	d909      	bls.n	8002160 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2204      	movs	r2, #4
 8002150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	22e0      	movs	r2, #224	@ 0xe0
 8002158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e03f      	b.n	80021e0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1e4      	bne.n	800213c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f97a 	bl	800246c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 fa25 	bl	80025c8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 fa7b 	bl	800267a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	461a      	mov	r2, r3
 800218a:	2100      	movs	r1, #0
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 f9e3 	bl	8002558 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80021a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021b2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021b6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80021ca:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2210      	movs	r2, #16
 80021da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40013800 	.word	0x40013800

080021f0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	4b53      	ldr	r3, [pc, #332]	@ (8002354 <ETH_SetMACConfig+0x164>)
 8002206:	4013      	ands	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	7b9b      	ldrb	r3, [r3, #14]
 800220e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	7c12      	ldrb	r2, [r2, #16]
 8002214:	2a00      	cmp	r2, #0
 8002216:	d102      	bne.n	800221e <ETH_SetMACConfig+0x2e>
 8002218:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800221c:	e000      	b.n	8002220 <ETH_SetMACConfig+0x30>
 800221e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002220:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	7c52      	ldrb	r2, [r2, #17]
 8002226:	2a00      	cmp	r2, #0
 8002228:	d102      	bne.n	8002230 <ETH_SetMACConfig+0x40>
 800222a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800222e:	e000      	b.n	8002232 <ETH_SetMACConfig+0x42>
 8002230:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002232:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002238:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	7fdb      	ldrb	r3, [r3, #31]
 800223e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002240:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002246:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	7f92      	ldrb	r2, [r2, #30]
 800224c:	2a00      	cmp	r2, #0
 800224e:	d102      	bne.n	8002256 <ETH_SetMACConfig+0x66>
 8002250:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002254:	e000      	b.n	8002258 <ETH_SetMACConfig+0x68>
 8002256:	2200      	movs	r2, #0
                        macconf->Speed |
 8002258:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	7f1b      	ldrb	r3, [r3, #28]
 800225e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002260:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002266:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	791b      	ldrb	r3, [r3, #4]
 800226c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800226e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002276:	2a00      	cmp	r2, #0
 8002278:	d102      	bne.n	8002280 <ETH_SetMACConfig+0x90>
 800227a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800227e:	e000      	b.n	8002282 <ETH_SetMACConfig+0x92>
 8002280:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002282:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	7bdb      	ldrb	r3, [r3, #15]
 8002288:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800228a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002290:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002298:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800229a:	4313      	orrs	r3, r2
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022b2:	2001      	movs	r0, #1
 80022b4:	f7ff f9ea 	bl	800168c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80022de:	2a00      	cmp	r2, #0
 80022e0:	d101      	bne.n	80022e6 <ETH_SetMACConfig+0xf6>
 80022e2:	2280      	movs	r2, #128	@ 0x80
 80022e4:	e000      	b.n	80022e8 <ETH_SetMACConfig+0xf8>
 80022e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80022e8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80022ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80022f6:	2a01      	cmp	r2, #1
 80022f8:	d101      	bne.n	80022fe <ETH_SetMACConfig+0x10e>
 80022fa:	2208      	movs	r2, #8
 80022fc:	e000      	b.n	8002300 <ETH_SetMACConfig+0x110>
 80022fe:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002300:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002308:	2a01      	cmp	r2, #1
 800230a:	d101      	bne.n	8002310 <ETH_SetMACConfig+0x120>
 800230c:	2204      	movs	r2, #4
 800230e:	e000      	b.n	8002312 <ETH_SetMACConfig+0x122>
 8002310:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002312:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800231a:	2a01      	cmp	r2, #1
 800231c:	d101      	bne.n	8002322 <ETH_SetMACConfig+0x132>
 800231e:	2202      	movs	r2, #2
 8002320:	e000      	b.n	8002324 <ETH_SetMACConfig+0x134>
 8002322:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002324:	4313      	orrs	r3, r2
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	4313      	orrs	r3, r2
 800232a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800233c:	2001      	movs	r0, #1
 800233e:	f7ff f9a5 	bl	800168c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	619a      	str	r2, [r3, #24]
}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	fd20810f 	.word	0xfd20810f

08002358 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	4b3d      	ldr	r3, [pc, #244]	@ (8002468 <ETH_SetDMAConfig+0x110>)
 8002372:	4013      	ands	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	7b1b      	ldrb	r3, [r3, #12]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d102      	bne.n	8002384 <ETH_SetDMAConfig+0x2c>
 800237e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002382:	e000      	b.n	8002386 <ETH_SetDMAConfig+0x2e>
 8002384:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	7b5b      	ldrb	r3, [r3, #13]
 800238a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800238c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	7f52      	ldrb	r2, [r2, #29]
 8002392:	2a00      	cmp	r2, #0
 8002394:	d102      	bne.n	800239c <ETH_SetDMAConfig+0x44>
 8002396:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800239a:	e000      	b.n	800239e <ETH_SetDMAConfig+0x46>
 800239c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800239e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	7b9b      	ldrb	r3, [r3, #14]
 80023a4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80023a6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023ac:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	7f1b      	ldrb	r3, [r3, #28]
 80023b2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80023b4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	7f9b      	ldrb	r3, [r3, #30]
 80023ba:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80023bc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80023c2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023ca:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023cc:	4313      	orrs	r3, r2
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023dc:	461a      	mov	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80023ee:	2001      	movs	r0, #1
 80023f0:	f7ff f94c 	bl	800168c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023fc:	461a      	mov	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	791b      	ldrb	r3, [r3, #4]
 8002406:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800240c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002412:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002418:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002420:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002422:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002428:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800242a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002430:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6812      	ldr	r2, [r2, #0]
 8002436:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800243a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800243e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800244c:	2001      	movs	r0, #1
 800244e:	f7ff f91d 	bl	800168c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800245a:	461a      	mov	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	f8de3f23 	.word	0xf8de3f23

0800246c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b0a6      	sub	sp, #152	@ 0x98
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002474:	2301      	movs	r3, #1
 8002476:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800247a:	2301      	movs	r3, #1
 800247c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002480:	2300      	movs	r3, #0
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800248a:	2301      	movs	r3, #1
 800248c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002490:	2300      	movs	r3, #0
 8002492:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002496:	2301      	movs	r3, #1
 8002498:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800249c:	2301      	movs	r3, #1
 800249e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80024ae:	2300      	movs	r3, #0
 80024b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80024bc:	2300      	movs	r3, #0
 80024be:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80024c2:	2300      	movs	r3, #0
 80024c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80024c8:	2300      	movs	r3, #0
 80024ca:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80024d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80024da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80024e0:	2300      	movs	r3, #0
 80024e2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80024e6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024ea:	4619      	mov	r1, r3
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f7ff fe7f 	bl	80021f0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80024f2:	2301      	movs	r3, #1
 80024f4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80024f6:	2301      	movs	r3, #1
 80024f8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80024fa:	2301      	movs	r3, #1
 80024fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002500:	2301      	movs	r3, #1
 8002502:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002504:	2300      	movs	r3, #0
 8002506:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002508:	2300      	movs	r3, #0
 800250a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800250e:	2300      	movs	r3, #0
 8002510:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002514:	2300      	movs	r3, #0
 8002516:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002518:	2301      	movs	r3, #1
 800251a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800251e:	2301      	movs	r3, #1
 8002520:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002522:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002526:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002528:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800252c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800252e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002532:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002534:	2301      	movs	r3, #1
 8002536:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800253a:	2300      	movs	r3, #0
 800253c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	4619      	mov	r1, r3
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff05 	bl	8002358 <ETH_SetDMAConfig>
}
 800254e:	bf00      	nop
 8002550:	3798      	adds	r7, #152	@ 0x98
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002558:	b480      	push	{r7}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3305      	adds	r3, #5
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	021b      	lsls	r3, r3, #8
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	3204      	adds	r2, #4
 8002570:	7812      	ldrb	r2, [r2, #0]
 8002572:	4313      	orrs	r3, r2
 8002574:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <ETH_MACAddressConfig+0x68>)
 800257a:	4413      	add	r3, r2
 800257c:	461a      	mov	r2, r3
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3303      	adds	r3, #3
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	061a      	lsls	r2, r3, #24
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3302      	adds	r3, #2
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	041b      	lsls	r3, r3, #16
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3301      	adds	r3, #1
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	4313      	orrs	r3, r2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	7812      	ldrb	r2, [r2, #0]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <ETH_MACAddressConfig+0x6c>)
 80025aa:	4413      	add	r3, r2
 80025ac:	461a      	mov	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	6013      	str	r3, [r2, #0]
}
 80025b2:	bf00      	nop
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40028040 	.word	0x40028040
 80025c4:	40028044 	.word	0x40028044

080025c8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e03e      	b.n	8002654 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68d9      	ldr	r1, [r3, #12]
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	440b      	add	r3, r1
 80025e6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	2200      	movs	r2, #0
 80025f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2200      	movs	r2, #0
 80025fe:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002600:	68b9      	ldr	r1, [r7, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	3206      	adds	r2, #6
 8002608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d80c      	bhi.n	8002638 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68d9      	ldr	r1, [r3, #12]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	440b      	add	r3, r1
 8002630:	461a      	mov	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	60da      	str	r2, [r3, #12]
 8002636:	e004      	b.n	8002642 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	461a      	mov	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	3301      	adds	r3, #1
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b03      	cmp	r3, #3
 8002658:	d9bd      	bls.n	80025d6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800266c:	611a      	str	r2, [r3, #16]
}
 800266e:	bf00      	nop
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800267a:	b480      	push	{r7}
 800267c:	b085      	sub	sp, #20
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	e048      	b.n	800271a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6919      	ldr	r1, [r3, #16]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	4613      	mov	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	440b      	add	r3, r1
 8002698:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2200      	movs	r2, #0
 80026a4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2200      	movs	r2, #0
 80026bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80026c4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80026de:	68b9      	ldr	r1, [r7, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	3212      	adds	r2, #18
 80026e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d80c      	bhi.n	800270a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6919      	ldr	r1, [r3, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	440b      	add	r3, r1
 8002702:	461a      	mov	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	e004      	b.n	8002714 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	461a      	mov	r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3301      	adds	r3, #1
 8002718:	60fb      	str	r3, [r7, #12]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b03      	cmp	r3, #3
 800271e:	d9b3      	bls.n	8002688 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800274a:	60da      	str	r2, [r3, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800276a:	2300      	movs	r3, #0
 800276c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	e177      	b.n	8002a64 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002774:	2201      	movs	r2, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	429a      	cmp	r2, r3
 800278e:	f040 8166 	bne.w	8002a5e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	2b01      	cmp	r3, #1
 800279c:	d005      	beq.n	80027aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d130      	bne.n	800280c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	2203      	movs	r2, #3
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027e0:	2201      	movs	r2, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 0201 	and.w	r2, r3, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	2b03      	cmp	r3, #3
 8002816:	d017      	beq.n	8002848 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	2203      	movs	r2, #3
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d123      	bne.n	800289c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	08da      	lsrs	r2, r3, #3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3208      	adds	r2, #8
 800285c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	220f      	movs	r2, #15
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	4013      	ands	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	08da      	lsrs	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3208      	adds	r2, #8
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	2203      	movs	r2, #3
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0203 	and.w	r2, r3, #3
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80c0 	beq.w	8002a5e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b66      	ldr	r3, [pc, #408]	@ (8002a7c <HAL_GPIO_Init+0x324>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a65      	ldr	r2, [pc, #404]	@ (8002a7c <HAL_GPIO_Init+0x324>)
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b63      	ldr	r3, [pc, #396]	@ (8002a7c <HAL_GPIO_Init+0x324>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028fa:	4a61      	ldr	r2, [pc, #388]	@ (8002a80 <HAL_GPIO_Init+0x328>)
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	089b      	lsrs	r3, r3, #2
 8002900:	3302      	adds	r3, #2
 8002902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f003 0303 	and.w	r3, r3, #3
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	220f      	movs	r2, #15
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a58      	ldr	r2, [pc, #352]	@ (8002a84 <HAL_GPIO_Init+0x32c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d037      	beq.n	8002996 <HAL_GPIO_Init+0x23e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a57      	ldr	r2, [pc, #348]	@ (8002a88 <HAL_GPIO_Init+0x330>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d031      	beq.n	8002992 <HAL_GPIO_Init+0x23a>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a56      	ldr	r2, [pc, #344]	@ (8002a8c <HAL_GPIO_Init+0x334>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d02b      	beq.n	800298e <HAL_GPIO_Init+0x236>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a55      	ldr	r2, [pc, #340]	@ (8002a90 <HAL_GPIO_Init+0x338>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d025      	beq.n	800298a <HAL_GPIO_Init+0x232>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a54      	ldr	r2, [pc, #336]	@ (8002a94 <HAL_GPIO_Init+0x33c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <HAL_GPIO_Init+0x22e>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a53      	ldr	r2, [pc, #332]	@ (8002a98 <HAL_GPIO_Init+0x340>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d019      	beq.n	8002982 <HAL_GPIO_Init+0x22a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a52      	ldr	r2, [pc, #328]	@ (8002a9c <HAL_GPIO_Init+0x344>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d013      	beq.n	800297e <HAL_GPIO_Init+0x226>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a51      	ldr	r2, [pc, #324]	@ (8002aa0 <HAL_GPIO_Init+0x348>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00d      	beq.n	800297a <HAL_GPIO_Init+0x222>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a50      	ldr	r2, [pc, #320]	@ (8002aa4 <HAL_GPIO_Init+0x34c>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <HAL_GPIO_Init+0x21e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa8 <HAL_GPIO_Init+0x350>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d101      	bne.n	8002972 <HAL_GPIO_Init+0x21a>
 800296e:	2309      	movs	r3, #9
 8002970:	e012      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002972:	230a      	movs	r3, #10
 8002974:	e010      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002976:	2308      	movs	r3, #8
 8002978:	e00e      	b.n	8002998 <HAL_GPIO_Init+0x240>
 800297a:	2307      	movs	r3, #7
 800297c:	e00c      	b.n	8002998 <HAL_GPIO_Init+0x240>
 800297e:	2306      	movs	r3, #6
 8002980:	e00a      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002982:	2305      	movs	r3, #5
 8002984:	e008      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002986:	2304      	movs	r3, #4
 8002988:	e006      	b.n	8002998 <HAL_GPIO_Init+0x240>
 800298a:	2303      	movs	r3, #3
 800298c:	e004      	b.n	8002998 <HAL_GPIO_Init+0x240>
 800298e:	2302      	movs	r3, #2
 8002990:	e002      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <HAL_GPIO_Init+0x240>
 8002996:	2300      	movs	r3, #0
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	f002 0203 	and.w	r2, r2, #3
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	4093      	lsls	r3, r2
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a8:	4935      	ldr	r1, [pc, #212]	@ (8002a80 <HAL_GPIO_Init+0x328>)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	089b      	lsrs	r3, r3, #2
 80029ae:	3302      	adds	r3, #2
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029b6:	4b3d      	ldr	r3, [pc, #244]	@ (8002aac <HAL_GPIO_Init+0x354>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	43db      	mvns	r3, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4013      	ands	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029da:	4a34      	ldr	r2, [pc, #208]	@ (8002aac <HAL_GPIO_Init+0x354>)
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029e0:	4b32      	ldr	r3, [pc, #200]	@ (8002aac <HAL_GPIO_Init+0x354>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a04:	4a29      	ldr	r2, [pc, #164]	@ (8002aac <HAL_GPIO_Init+0x354>)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a0a:	4b28      	ldr	r3, [pc, #160]	@ (8002aac <HAL_GPIO_Init+0x354>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	43db      	mvns	r3, r3
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8002aac <HAL_GPIO_Init+0x354>)
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a34:	4b1d      	ldr	r3, [pc, #116]	@ (8002aac <HAL_GPIO_Init+0x354>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a58:	4a14      	ldr	r2, [pc, #80]	@ (8002aac <HAL_GPIO_Init+0x354>)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3301      	adds	r3, #1
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	2b0f      	cmp	r3, #15
 8002a68:	f67f ae84 	bls.w	8002774 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a6c:	bf00      	nop
 8002a6e:	bf00      	nop
 8002a70:	3724      	adds	r7, #36	@ 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40013800 	.word	0x40013800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40020400 	.word	0x40020400
 8002a8c:	40020800 	.word	0x40020800
 8002a90:	40020c00 	.word	0x40020c00
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40021400 	.word	0x40021400
 8002a9c:	40021800 	.word	0x40021800
 8002aa0:	40021c00 	.word	0x40021c00
 8002aa4:	40022000 	.word	0x40022000
 8002aa8:	40022400 	.word	0x40022400
 8002aac:	40013c00 	.word	0x40013c00

08002ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	807b      	strh	r3, [r7, #2]
 8002abc:	4613      	mov	r3, r2
 8002abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ac0:	787b      	ldrb	r3, [r7, #1]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ac6:	887a      	ldrh	r2, [r7, #2]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002acc:	e003      	b.n	8002ad6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ace:	887b      	ldrh	r3, [r7, #2]
 8002ad0:	041a      	lsls	r2, r3, #16
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	619a      	str	r2, [r3, #24]
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e128      	b.n	8002d48 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a90      	ldr	r2, [pc, #576]	@ (8002d50 <HAL_I2S_Init+0x26c>)
 8002b0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7fe fa75 	bl	8001000 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2202      	movs	r2, #2
 8002b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	6812      	ldr	r2, [r2, #0]
 8002b28:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b2c:	f023 030f 	bic.w	r3, r3, #15
 8002b30:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2202      	movs	r2, #2
 8002b38:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d060      	beq.n	8002c04 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d102      	bne.n	8002b50 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b4a:	2310      	movs	r3, #16
 8002b4c:	617b      	str	r3, [r7, #20]
 8002b4e:	e001      	b.n	8002b54 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b50:	2320      	movs	r3, #32
 8002b52:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b20      	cmp	r3, #32
 8002b5a:	d802      	bhi.n	8002b62 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002b62:	2001      	movs	r0, #1
 8002b64:	f001 fedc 	bl	8004920 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b68:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b72:	d125      	bne.n	8002bc0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d010      	beq.n	8002b9e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	461a      	mov	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b98:	3305      	adds	r3, #5
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	e01f      	b.n	8002bde <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bba:	3305      	adds	r3, #5
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	e00e      	b.n	8002bde <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bc8:	4613      	mov	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	3305      	adds	r3, #5
 8002bdc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4a5c      	ldr	r2, [pc, #368]	@ (8002d54 <HAL_I2S_Init+0x270>)
 8002be2:	fba2 2303 	umull	r2, r3, r2, r3
 8002be6:	08db      	lsrs	r3, r3, #3
 8002be8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	085b      	lsrs	r3, r3, #1
 8002bfa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	e003      	b.n	8002c0c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002c04:	2302      	movs	r3, #2
 8002c06:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d902      	bls.n	8002c18 <HAL_I2S_Init+0x134>
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	2bff      	cmp	r3, #255	@ 0xff
 8002c16:	d907      	bls.n	8002c28 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1c:	f043 0210 	orr.w	r2, r3, #16
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e08f      	b.n	8002d48 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	ea42 0103 	orr.w	r1, r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c46:	f023 030f 	bic.w	r3, r3, #15
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6851      	ldr	r1, [r2, #4]
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6892      	ldr	r2, [r2, #8]
 8002c52:	4311      	orrs	r1, r2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	68d2      	ldr	r2, [r2, #12]
 8002c58:	4311      	orrs	r1, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6992      	ldr	r2, [r2, #24]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c6a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d161      	bne.n	8002d38 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a38      	ldr	r2, [pc, #224]	@ (8002d58 <HAL_I2S_Init+0x274>)
 8002c78:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a37      	ldr	r2, [pc, #220]	@ (8002d5c <HAL_I2S_Init+0x278>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d101      	bne.n	8002c88 <HAL_I2S_Init+0x1a4>
 8002c84:	4b36      	ldr	r3, [pc, #216]	@ (8002d60 <HAL_I2S_Init+0x27c>)
 8002c86:	e001      	b.n	8002c8c <HAL_I2S_Init+0x1a8>
 8002c88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	4932      	ldr	r1, [pc, #200]	@ (8002d5c <HAL_I2S_Init+0x278>)
 8002c94:	428a      	cmp	r2, r1
 8002c96:	d101      	bne.n	8002c9c <HAL_I2S_Init+0x1b8>
 8002c98:	4a31      	ldr	r2, [pc, #196]	@ (8002d60 <HAL_I2S_Init+0x27c>)
 8002c9a:	e001      	b.n	8002ca0 <HAL_I2S_Init+0x1bc>
 8002c9c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002ca0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002ca4:	f023 030f 	bic.w	r3, r3, #15
 8002ca8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a2b      	ldr	r2, [pc, #172]	@ (8002d5c <HAL_I2S_Init+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d101      	bne.n	8002cb8 <HAL_I2S_Init+0x1d4>
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d60 <HAL_I2S_Init+0x27c>)
 8002cb6:	e001      	b.n	8002cbc <HAL_I2S_Init+0x1d8>
 8002cb8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a25      	ldr	r2, [pc, #148]	@ (8002d5c <HAL_I2S_Init+0x278>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d101      	bne.n	8002cce <HAL_I2S_Init+0x1ea>
 8002cca:	4b25      	ldr	r3, [pc, #148]	@ (8002d60 <HAL_I2S_Init+0x27c>)
 8002ccc:	e001      	b.n	8002cd2 <HAL_I2S_Init+0x1ee>
 8002cce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cde:	d003      	beq.n	8002ce8 <HAL_I2S_Init+0x204>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d103      	bne.n	8002cf0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002ce8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	e001      	b.n	8002cf4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d12:	4313      	orrs	r3, r2
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	897b      	ldrh	r3, [r7, #10]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d20:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <HAL_I2S_Init+0x278>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d101      	bne.n	8002d30 <HAL_I2S_Init+0x24c>
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <HAL_I2S_Init+0x27c>)
 8002d2e:	e001      	b.n	8002d34 <HAL_I2S_Init+0x250>
 8002d30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d34:	897a      	ldrh	r2, [r7, #10]
 8002d36:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3720      	adds	r7, #32
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	08003415 	.word	0x08003415
 8002d54:	cccccccd 	.word	0xcccccccd
 8002d58:	0800359d 	.word	0x0800359d
 8002d5c:	40003800 	.word	0x40003800
 8002d60:	40003400 	.word	0x40003400

08002d64 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <HAL_I2S_Receive_DMA+0x1a>
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e09d      	b.n	8002ebe <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e095      	b.n	8002ebe <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_I2S_Receive_DMA+0x3e>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e08d      	b.n	8002ebe <HAL_I2S_Receive_DMA+0x15a>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2204      	movs	r2, #4
 8002dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2b03      	cmp	r3, #3
 8002dce:	d002      	beq.n	8002dd6 <HAL_I2S_Receive_DMA+0x72>
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	2b05      	cmp	r3, #5
 8002dd4:	d10a      	bne.n	8002dec <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002de0:	88fb      	ldrh	r3, [r7, #6]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002dea:	e005      	b.n	8002df8 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	88fa      	ldrh	r2, [r7, #6]
 8002df0:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	88fa      	ldrh	r2, [r7, #6]
 8002df6:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfc:	4a32      	ldr	r2, [pc, #200]	@ (8002ec8 <HAL_I2S_Receive_DMA+0x164>)
 8002dfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e04:	4a31      	ldr	r2, [pc, #196]	@ (8002ecc <HAL_I2S_Receive_DMA+0x168>)
 8002e06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	4a30      	ldr	r2, [pc, #192]	@ (8002ed0 <HAL_I2S_Receive_DMA+0x16c>)
 8002e0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e1e:	d10a      	bne.n	8002e36 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e20:	2300      	movs	r3, #0
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	330c      	adds	r3, #12
 8002e40:	4619      	mov	r1, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002e4c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e4e:	f7fe fe01 	bl	8001a54 <HAL_DMA_Start_IT>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00f      	beq.n	8002e78 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5c:	f043 0208 	orr.w	r2, r3, #8
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e022      	b.n	8002ebe <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d107      	bne.n	8002e9e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0201 	orr.w	r2, r2, #1
 8002e9c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d107      	bne.n	8002ebc <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	69da      	ldr	r2, [r3, #28]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002eba:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	080032f3 	.word	0x080032f3
 8002ecc:	080032b1 	.word	0x080032b1
 8002ed0:	0800330f 	.word	0x0800330f

08002ed4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ee8:	d004      	beq.n	8002ef4 <HAL_I2S_DMAStop+0x20>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f040 80d1 	bne.w	8003096 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00f      	beq.n	8002f1c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe fdff 	bl	8001b04 <HAL_DMA_Abort>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f10:	f043 0208 	orr.w	r2, r3, #8
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002f1c:	2364      	movs	r3, #100	@ 0x64
 8002f1e:	2201      	movs	r2, #1
 8002f20:	2102      	movs	r1, #2
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fb00 	bl	8003528 <I2S_WaitFlagStateUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002f46:	2364      	movs	r3, #100	@ 0x64
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2180      	movs	r1, #128	@ 0x80
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 faeb 	bl	8003528 <I2S_WaitFlagStateUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5c:	f043 0201 	orr.w	r2, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	69da      	ldr	r2, [r3, #28]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f7e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0202 	bic.w	r2, r2, #2
 8002f9c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b05      	cmp	r3, #5
 8002fa8:	f040 8165 	bne.w	8003276 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00f      	beq.n	8002fd4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fe fda3 	bl	8001b04 <HAL_DMA_Abort>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc8:	f043 0208 	orr.w	r2, r3, #8
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a8a      	ldr	r2, [pc, #552]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d101      	bne.n	8002fe2 <HAL_I2S_DMAStop+0x10e>
 8002fde:	4b8a      	ldr	r3, [pc, #552]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8002fe0:	e001      	b.n	8002fe6 <HAL_I2S_DMAStop+0x112>
 8002fe2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002fe6:	69da      	ldr	r2, [r3, #28]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4985      	ldr	r1, [pc, #532]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8002fee:	428b      	cmp	r3, r1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2S_DMAStop+0x122>
 8002ff2:	4b85      	ldr	r3, [pc, #532]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8002ff4:	e001      	b.n	8002ffa <HAL_I2S_DMAStop+0x126>
 8002ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ffe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a7e      	ldr	r2, [pc, #504]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_I2S_DMAStop+0x13e>
 800300e:	4b7e      	ldr	r3, [pc, #504]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003010:	e001      	b.n	8003016 <HAL_I2S_DMAStop+0x142>
 8003012:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a79      	ldr	r2, [pc, #484]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d101      	bne.n	8003028 <HAL_I2S_DMAStop+0x154>
 8003024:	4b78      	ldr	r3, [pc, #480]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003026:	e001      	b.n	800302c <HAL_I2S_DMAStop+0x158>
 8003028:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a73      	ldr	r2, [pc, #460]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d101      	bne.n	8003040 <HAL_I2S_DMAStop+0x16c>
 800303c:	4b72      	ldr	r3, [pc, #456]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 800303e:	e001      	b.n	8003044 <HAL_I2S_DMAStop+0x170>
 8003040:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	496e      	ldr	r1, [pc, #440]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 800304c:	428b      	cmp	r3, r1
 800304e:	d101      	bne.n	8003054 <HAL_I2S_DMAStop+0x180>
 8003050:	4b6d      	ldr	r3, [pc, #436]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003052:	e001      	b.n	8003058 <HAL_I2S_DMAStop+0x184>
 8003054:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003058:	f022 0201 	bic.w	r2, r2, #1
 800305c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10c      	bne.n	8003080 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800307e:	e0fa      	b.n	8003276 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a5f      	ldr	r2, [pc, #380]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d101      	bne.n	800308e <HAL_I2S_DMAStop+0x1ba>
 800308a:	4b5f      	ldr	r3, [pc, #380]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 800308c:	e001      	b.n	8003092 <HAL_I2S_DMAStop+0x1be>
 800308e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003092:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003094:	e0ef      	b.n	8003276 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800309e:	d005      	beq.n	80030ac <HAL_I2S_DMAStop+0x1d8>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030a8:	f040 80e5 	bne.w	8003276 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00f      	beq.n	80030d4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fe fd23 	bl	8001b04 <HAL_DMA_Abort>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	f043 0208 	orr.w	r2, r3, #8
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b05      	cmp	r3, #5
 80030de:	f040 809a 	bne.w	8003216 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00f      	beq.n	800310a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fe fd08 	bl	8001b04 <HAL_DMA_Abort>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d007      	beq.n	800310a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fe:	f043 0208 	orr.w	r2, r3, #8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800310a:	f7fe fab3 	bl	8001674 <HAL_GetTick>
 800310e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8003110:	e012      	b.n	8003138 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8003112:	f7fe faaf 	bl	8001674 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b64      	cmp	r3, #100	@ 0x64
 800311e:	d90b      	bls.n	8003138 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a31      	ldr	r2, [pc, #196]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d101      	bne.n	8003146 <HAL_I2S_DMAStop+0x272>
 8003142:	4b31      	ldr	r3, [pc, #196]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003144:	e001      	b.n	800314a <HAL_I2S_DMAStop+0x276>
 8003146:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b02      	cmp	r3, #2
 8003152:	d1de      	bne.n	8003112 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003154:	e012      	b.n	800317c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8003156:	f7fe fa8d 	bl	8001674 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b64      	cmp	r3, #100	@ 0x64
 8003162:	d90b      	bls.n	800317c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003168:	f043 0201 	orr.w	r2, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a20      	ldr	r2, [pc, #128]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d101      	bne.n	800318a <HAL_I2S_DMAStop+0x2b6>
 8003186:	4b20      	ldr	r3, [pc, #128]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003188:	e001      	b.n	800318e <HAL_I2S_DMAStop+0x2ba>
 800318a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003194:	2b80      	cmp	r3, #128	@ 0x80
 8003196:	d0de      	beq.n	8003156 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a19      	ldr	r2, [pc, #100]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d101      	bne.n	80031a6 <HAL_I2S_DMAStop+0x2d2>
 80031a2:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 80031a4:	e001      	b.n	80031aa <HAL_I2S_DMAStop+0x2d6>
 80031a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031aa:	69da      	ldr	r2, [r3, #28]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4914      	ldr	r1, [pc, #80]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 80031b2:	428b      	cmp	r3, r1
 80031b4:	d101      	bne.n	80031ba <HAL_I2S_DMAStop+0x2e6>
 80031b6:	4b14      	ldr	r3, [pc, #80]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 80031b8:	e001      	b.n	80031be <HAL_I2S_DMAStop+0x2ea>
 80031ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80031c4:	2300      	movs	r3, #0
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d101      	bne.n	80031d6 <HAL_I2S_DMAStop+0x302>
 80031d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 80031d4:	e001      	b.n	80031da <HAL_I2S_DMAStop+0x306>
 80031d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a07      	ldr	r2, [pc, #28]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d101      	bne.n	80031ee <HAL_I2S_DMAStop+0x31a>
 80031ea:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 80031ec:	e001      	b.n	80031f2 <HAL_I2S_DMAStop+0x31e>
 80031ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4902      	ldr	r1, [pc, #8]	@ (8003204 <HAL_I2S_DMAStop+0x330>)
 80031fa:	428b      	cmp	r3, r1
 80031fc:	d106      	bne.n	800320c <HAL_I2S_DMAStop+0x338>
 80031fe:	4b02      	ldr	r3, [pc, #8]	@ (8003208 <HAL_I2S_DMAStop+0x334>)
 8003200:	e006      	b.n	8003210 <HAL_I2S_DMAStop+0x33c>
 8003202:	bf00      	nop
 8003204:	40003800 	.word	0x40003800
 8003208:	40003400 	.word	0x40003400
 800320c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003210:	f022 0202 	bic.w	r2, r2, #2
 8003214:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69da      	ldr	r2, [r3, #28]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003224:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003226:	2300      	movs	r3, #0
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	60bb      	str	r3, [r7, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0201 	bic.w	r2, r2, #1
 800324a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003254:	d10c      	bne.n	8003270 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	77fb      	strb	r3, [r7, #31]
 800326e:	e002      	b.n	8003276 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 800327e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3720      	adds	r7, #32
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032bc:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10e      	bne.n	80032e4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 0201 	bic.w	r2, r2, #1
 80032d4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f7fe f85b 	bl	80013a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80032ea:	bf00      	nop
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f7fe f831 	bl	8001368 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003306:	bf00      	nop
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b084      	sub	sp, #16
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0203 	bic.w	r2, r2, #3
 800332a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003344:	f043 0208 	orr.w	r2, r3, #8
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f7ff ffa5 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003366:	881a      	ldrh	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003372:	1c9a      	adds	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800337c:	b29b      	uxth	r3, r3
 800337e:	3b01      	subs	r3, #1
 8003380:	b29a      	uxth	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10e      	bne.n	80033ae <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800339e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7ff ff6d 	bl	8003288 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c8:	b292      	uxth	r2, r2
 80033ca:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d0:	1c9a      	adds	r2, r3, #2
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10e      	bne.n	800340c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80033fc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fd ffca 	bl	80013a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800340c:	bf00      	nop
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b04      	cmp	r3, #4
 800342e:	d13a      	bne.n	80034a6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b01      	cmp	r3, #1
 8003438:	d109      	bne.n	800344e <I2S_IRQHandler+0x3a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003444:	2b40      	cmp	r3, #64	@ 0x40
 8003446:	d102      	bne.n	800344e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff ffb4 	bl	80033b6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003454:	2b40      	cmp	r3, #64	@ 0x40
 8003456:	d126      	bne.n	80034a6 <I2S_IRQHandler+0x92>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0320 	and.w	r3, r3, #32
 8003462:	2b20      	cmp	r3, #32
 8003464:	d11f      	bne.n	80034a6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003474:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003498:	f043 0202 	orr.w	r2, r3, #2
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f7ff fefb 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b03      	cmp	r3, #3
 80034b0:	d136      	bne.n	8003520 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d109      	bne.n	80034d0 <I2S_IRQHandler+0xbc>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c6:	2b80      	cmp	r3, #128	@ 0x80
 80034c8:	d102      	bne.n	80034d0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff ff45 	bl	800335a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d122      	bne.n	8003520 <I2S_IRQHandler+0x10c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d11b      	bne.n	8003520 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80034f6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80034f8:	2300      	movs	r3, #0
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	f043 0204 	orr.w	r2, r3, #4
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff febe 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003520:	bf00      	nop
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	4613      	mov	r3, r2
 8003536:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003538:	f7fe f89c 	bl	8001674 <HAL_GetTick>
 800353c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800353e:	e018      	b.n	8003572 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003546:	d014      	beq.n	8003572 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003548:	f7fe f894 	bl	8001674 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	d902      	bls.n	800355e <I2S_WaitFlagStateUntilTimeout+0x36>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d109      	bne.n	8003572 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e00f      	b.n	8003592 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	4013      	ands	r3, r2
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	429a      	cmp	r2, r3
 8003580:	bf0c      	ite	eq
 8003582:	2301      	moveq	r3, #1
 8003584:	2300      	movne	r3, #0
 8003586:	b2db      	uxtb	r3, r3
 8003588:	461a      	mov	r2, r3
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	429a      	cmp	r2, r3
 800358e:	d1d7      	bne.n	8003540 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a92      	ldr	r2, [pc, #584]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d101      	bne.n	80035ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80035b6:	4b92      	ldr	r3, [pc, #584]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035b8:	e001      	b.n	80035be <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80035ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a8b      	ldr	r2, [pc, #556]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d101      	bne.n	80035d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80035d4:	4b8a      	ldr	r3, [pc, #552]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035d6:	e001      	b.n	80035dc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80035d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035e8:	d004      	beq.n	80035f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f040 8099 	bne.w	8003726 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d107      	bne.n	800360e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f925 	bl	8003858 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b01      	cmp	r3, #1
 8003616:	d107      	bne.n	8003628 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f9c8 	bl	80039b8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362e:	2b40      	cmp	r3, #64	@ 0x40
 8003630:	d13a      	bne.n	80036a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	f003 0320 	and.w	r3, r3, #32
 8003638:	2b00      	cmp	r3, #0
 800363a:	d035      	beq.n	80036a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a6e      	ldr	r2, [pc, #440]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d101      	bne.n	800364a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003646:	4b6e      	ldr	r3, [pc, #440]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003648:	e001      	b.n	800364e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800364a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4969      	ldr	r1, [pc, #420]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003656:	428b      	cmp	r3, r1
 8003658:	d101      	bne.n	800365e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800365a:	4b69      	ldr	r3, [pc, #420]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800365c:	e001      	b.n	8003662 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800365e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003662:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003666:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003676:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369a:	f043 0202 	orr.w	r2, r3, #2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff fdfa 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	f040 80c3 	bne.w	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f003 0320 	and.w	r3, r3, #32
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80bd 	beq.w	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036ce:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a49      	ldr	r2, [pc, #292]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d101      	bne.n	80036de <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80036da:	4b49      	ldr	r3, [pc, #292]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036dc:	e001      	b.n	80036e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80036de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4944      	ldr	r1, [pc, #272]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036ea:	428b      	cmp	r3, r1
 80036ec:	d101      	bne.n	80036f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80036ee:	4b44      	ldr	r3, [pc, #272]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036f0:	e001      	b.n	80036f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80036f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036f6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80036fa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80036fc:	2300      	movs	r3, #0
 80036fe:	60bb      	str	r3, [r7, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	60bb      	str	r3, [r7, #8]
 8003708:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003716:	f043 0204 	orr.w	r2, r3, #4
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff fdbc 	bl	800329c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003724:	e089      	b.n	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b02      	cmp	r3, #2
 800372e:	d107      	bne.n	8003740 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f8be 	bl	80038bc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b01      	cmp	r3, #1
 8003748:	d107      	bne.n	800375a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	d002      	beq.n	800375a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f8fd 	bl	8003954 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003760:	2b40      	cmp	r3, #64	@ 0x40
 8003762:	d12f      	bne.n	80037c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f003 0320 	and.w	r3, r3, #32
 800376a:	2b00      	cmp	r3, #0
 800376c:	d02a      	beq.n	80037c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800377c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a1e      	ldr	r2, [pc, #120]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d101      	bne.n	800378c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003788:	4b1d      	ldr	r3, [pc, #116]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800378a:	e001      	b.n	8003790 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800378c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4919      	ldr	r1, [pc, #100]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003798:	428b      	cmp	r3, r1
 800379a:	d101      	bne.n	80037a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800379c:	4b18      	ldr	r3, [pc, #96]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800379e:	e001      	b.n	80037a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80037a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037a4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037a8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f043 0202 	orr.w	r2, r3, #2
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7ff fd6c 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	f003 0308 	and.w	r3, r3, #8
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d136      	bne.n	800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f003 0320 	and.w	r3, r3, #32
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d031      	beq.n	800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a07      	ldr	r2, [pc, #28]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d101      	bne.n	80037e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80037e2:	4b07      	ldr	r3, [pc, #28]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037e4:	e001      	b.n	80037ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80037e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4902      	ldr	r1, [pc, #8]	@ (80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037f2:	428b      	cmp	r3, r1
 80037f4:	d106      	bne.n	8003804 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80037f6:	4b02      	ldr	r3, [pc, #8]	@ (8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037f8:	e006      	b.n	8003808 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80037fa:	bf00      	nop
 80037fc:	40003800 	.word	0x40003800
 8003800:	40003400 	.word	0x40003400
 8003804:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003808:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800380c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800381c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382a:	f043 0204 	orr.w	r2, r3, #4
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff fd32 	bl	800329c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003838:	e000      	b.n	800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800383a:	bf00      	nop
}
 800383c:	bf00      	nop
 800383e:	3720      	adds	r7, #32
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	1c99      	adds	r1, r3, #2
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6251      	str	r1, [r2, #36]	@ 0x24
 800386a:	881a      	ldrh	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003884:	b29b      	uxth	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d113      	bne.n	80038b2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003898:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800389e:	b29b      	uxth	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d106      	bne.n	80038b2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ffc9 	bl	8003844 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	1c99      	adds	r1, r3, #2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6251      	str	r1, [r2, #36]	@ 0x24
 80038ce:	8819      	ldrh	r1, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a1d      	ldr	r2, [pc, #116]	@ (800394c <I2SEx_TxISR_I2SExt+0x90>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d101      	bne.n	80038de <I2SEx_TxISR_I2SExt+0x22>
 80038da:	4b1d      	ldr	r3, [pc, #116]	@ (8003950 <I2SEx_TxISR_I2SExt+0x94>)
 80038dc:	e001      	b.n	80038e2 <I2SEx_TxISR_I2SExt+0x26>
 80038de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038e2:	460a      	mov	r2, r1
 80038e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d121      	bne.n	8003942 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a12      	ldr	r2, [pc, #72]	@ (800394c <I2SEx_TxISR_I2SExt+0x90>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d101      	bne.n	800390c <I2SEx_TxISR_I2SExt+0x50>
 8003908:	4b11      	ldr	r3, [pc, #68]	@ (8003950 <I2SEx_TxISR_I2SExt+0x94>)
 800390a:	e001      	b.n	8003910 <I2SEx_TxISR_I2SExt+0x54>
 800390c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	490d      	ldr	r1, [pc, #52]	@ (800394c <I2SEx_TxISR_I2SExt+0x90>)
 8003918:	428b      	cmp	r3, r1
 800391a:	d101      	bne.n	8003920 <I2SEx_TxISR_I2SExt+0x64>
 800391c:	4b0c      	ldr	r3, [pc, #48]	@ (8003950 <I2SEx_TxISR_I2SExt+0x94>)
 800391e:	e001      	b.n	8003924 <I2SEx_TxISR_I2SExt+0x68>
 8003920:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003924:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003928:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800392e:	b29b      	uxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	d106      	bne.n	8003942 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f7ff ff81 	bl	8003844 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40003800 	.word	0x40003800
 8003950:	40003400 	.word	0x40003400

08003954 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68d8      	ldr	r0, [r3, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003966:	1c99      	adds	r1, r3, #2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800396c:	b282      	uxth	r2, r0
 800396e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003982:	b29b      	uxth	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d113      	bne.n	80039b0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003996:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7ff ff4a 	bl	8003844 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039b0:	bf00      	nop
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a20      	ldr	r2, [pc, #128]	@ (8003a48 <I2SEx_RxISR_I2SExt+0x90>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d101      	bne.n	80039ce <I2SEx_RxISR_I2SExt+0x16>
 80039ca:	4b20      	ldr	r3, [pc, #128]	@ (8003a4c <I2SEx_RxISR_I2SExt+0x94>)
 80039cc:	e001      	b.n	80039d2 <I2SEx_RxISR_I2SExt+0x1a>
 80039ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039d2:	68d8      	ldr	r0, [r3, #12]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d8:	1c99      	adds	r1, r3, #2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80039de:	b282      	uxth	r2, r0
 80039e0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b01      	subs	r3, #1
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d121      	bne.n	8003a3e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a12      	ldr	r2, [pc, #72]	@ (8003a48 <I2SEx_RxISR_I2SExt+0x90>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d101      	bne.n	8003a08 <I2SEx_RxISR_I2SExt+0x50>
 8003a04:	4b11      	ldr	r3, [pc, #68]	@ (8003a4c <I2SEx_RxISR_I2SExt+0x94>)
 8003a06:	e001      	b.n	8003a0c <I2SEx_RxISR_I2SExt+0x54>
 8003a08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	490d      	ldr	r1, [pc, #52]	@ (8003a48 <I2SEx_RxISR_I2SExt+0x90>)
 8003a14:	428b      	cmp	r3, r1
 8003a16:	d101      	bne.n	8003a1c <I2SEx_RxISR_I2SExt+0x64>
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <I2SEx_RxISR_I2SExt+0x94>)
 8003a1a:	e001      	b.n	8003a20 <I2SEx_RxISR_I2SExt+0x68>
 8003a1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a24:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d106      	bne.n	8003a3e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff ff03 	bl	8003844 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a3e:	bf00      	nop
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40003800 	.word	0x40003800
 8003a4c:	40003400 	.word	0x40003400

08003a50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b086      	sub	sp, #24
 8003a54:	af02      	add	r7, sp, #8
 8003a56:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e101      	b.n	8003c66 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d106      	bne.n	8003a82 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7fd fbdf 	bl	8001240 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2203      	movs	r2, #3
 8003a86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a90:	d102      	bne.n	8003a98 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f001 fe29 	bl	80056f4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6818      	ldr	r0, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	7c1a      	ldrb	r2, [r3, #16]
 8003aaa:	f88d 2000 	strb.w	r2, [sp]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ab2:	f001 fdbb 	bl	800562c <USB_CoreInit>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0ce      	b.n	8003c66 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2100      	movs	r1, #0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f001 fe21 	bl	8005716 <USB_SetCurrentMode>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2202      	movs	r2, #2
 8003ade:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e0bf      	b.n	8003c66 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	73fb      	strb	r3, [r7, #15]
 8003aea:	e04a      	b.n	8003b82 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4413      	add	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	3315      	adds	r3, #21
 8003afc:	2201      	movs	r2, #1
 8003afe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b00:	7bfa      	ldrb	r2, [r7, #15]
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4613      	mov	r3, r2
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	3314      	adds	r3, #20
 8003b10:	7bfa      	ldrb	r2, [r7, #15]
 8003b12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b14:	7bfa      	ldrb	r2, [r7, #15]
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	b298      	uxth	r0, r3
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	4413      	add	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	332e      	adds	r3, #46	@ 0x2e
 8003b28:	4602      	mov	r2, r0
 8003b2a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b2c:	7bfa      	ldrb	r2, [r7, #15]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	3318      	adds	r3, #24
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b40:	7bfa      	ldrb	r2, [r7, #15]
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	331c      	adds	r3, #28
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b54:	7bfa      	ldrb	r2, [r7, #15]
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	4413      	add	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	440b      	add	r3, r1
 8003b62:	3320      	adds	r3, #32
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b68:	7bfa      	ldrb	r2, [r7, #15]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	4413      	add	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	3324      	adds	r3, #36	@ 0x24
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	73fb      	strb	r3, [r7, #15]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	791b      	ldrb	r3, [r3, #4]
 8003b86:	7bfa      	ldrb	r2, [r7, #15]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d3af      	bcc.n	8003aec <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	73fb      	strb	r3, [r7, #15]
 8003b90:	e044      	b.n	8003c1c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b92:	7bfa      	ldrb	r2, [r7, #15]
 8003b94:	6879      	ldr	r1, [r7, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	4413      	add	r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	440b      	add	r3, r1
 8003ba0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ba8:	7bfa      	ldrb	r2, [r7, #15]
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	4613      	mov	r3, r2
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003bba:	7bfa      	ldrb	r2, [r7, #15]
 8003bbc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bbe:	7bfa      	ldrb	r2, [r7, #15]
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bd4:	7bfa      	ldrb	r2, [r7, #15]
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	73fb      	strb	r3, [r7, #15]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	791b      	ldrb	r3, [r3, #4]
 8003c20:	7bfa      	ldrb	r2, [r7, #15]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d3b5      	bcc.n	8003b92 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	7c1a      	ldrb	r2, [r3, #16]
 8003c2e:	f88d 2000 	strb.w	r2, [sp]
 8003c32:	3304      	adds	r3, #4
 8003c34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c36:	f001 fdbb 	bl	80057b0 <USB_DevInit>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d005      	beq.n	8003c4c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e00c      	b.n	8003c66 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f001 ff83 	bl	8005b6a <USB_DevDisconnect>

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
	...

08003c70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e267      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d075      	beq.n	8003d7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c8e:	4b88      	ldr	r3, [pc, #544]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d00c      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c9a:	4b85      	ldr	r3, [pc, #532]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d112      	bne.n	8003ccc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ca6:	4b82      	ldr	r3, [pc, #520]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cb2:	d10b      	bne.n	8003ccc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d05b      	beq.n	8003d78 <HAL_RCC_OscConfig+0x108>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d157      	bne.n	8003d78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e242      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd4:	d106      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x74>
 8003cd6:	4b76      	ldr	r3, [pc, #472]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a75      	ldr	r2, [pc, #468]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e01d      	b.n	8003d20 <HAL_RCC_OscConfig+0xb0>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cec:	d10c      	bne.n	8003d08 <HAL_RCC_OscConfig+0x98>
 8003cee:	4b70      	ldr	r3, [pc, #448]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a6f      	ldr	r2, [pc, #444]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	4b6d      	ldr	r3, [pc, #436]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a6c      	ldr	r2, [pc, #432]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	e00b      	b.n	8003d20 <HAL_RCC_OscConfig+0xb0>
 8003d08:	4b69      	ldr	r3, [pc, #420]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a68      	ldr	r2, [pc, #416]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	4b66      	ldr	r3, [pc, #408]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a65      	ldr	r2, [pc, #404]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d013      	beq.n	8003d50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d28:	f7fd fca4 	bl	8001674 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d30:	f7fd fca0 	bl	8001674 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b64      	cmp	r3, #100	@ 0x64
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e207      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d42:	4b5b      	ldr	r3, [pc, #364]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0f0      	beq.n	8003d30 <HAL_RCC_OscConfig+0xc0>
 8003d4e:	e014      	b.n	8003d7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d50:	f7fd fc90 	bl	8001674 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d58:	f7fd fc8c 	bl	8001674 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b64      	cmp	r3, #100	@ 0x64
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e1f3      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d6a:	4b51      	ldr	r3, [pc, #324]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f0      	bne.n	8003d58 <HAL_RCC_OscConfig+0xe8>
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d063      	beq.n	8003e4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d86:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 030c 	and.w	r3, r3, #12
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00b      	beq.n	8003daa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d92:	4b47      	ldr	r3, [pc, #284]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d9a:	2b08      	cmp	r3, #8
 8003d9c:	d11c      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d9e:	4b44      	ldr	r3, [pc, #272]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d116      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003daa:	4b41      	ldr	r3, [pc, #260]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d005      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x152>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d001      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e1c7      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	4937      	ldr	r1, [pc, #220]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dd6:	e03a      	b.n	8003e4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d020      	beq.n	8003e22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003de0:	4b34      	ldr	r3, [pc, #208]	@ (8003eb4 <HAL_RCC_OscConfig+0x244>)
 8003de2:	2201      	movs	r2, #1
 8003de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de6:	f7fd fc45 	bl	8001674 <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dec:	e008      	b.n	8003e00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dee:	f7fd fc41 	bl	8001674 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e1a8      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e00:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0f0      	beq.n	8003dee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0c:	4b28      	ldr	r3, [pc, #160]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4925      	ldr	r1, [pc, #148]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	600b      	str	r3, [r1, #0]
 8003e20:	e015      	b.n	8003e4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e22:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <HAL_RCC_OscConfig+0x244>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e28:	f7fd fc24 	bl	8001674 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e30:	f7fd fc20 	bl	8001674 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e187      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e42:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f0      	bne.n	8003e30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0308 	and.w	r3, r3, #8
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d036      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d016      	beq.n	8003e90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e62:	4b15      	ldr	r3, [pc, #84]	@ (8003eb8 <HAL_RCC_OscConfig+0x248>)
 8003e64:	2201      	movs	r2, #1
 8003e66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e68:	f7fd fc04 	bl	8001674 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e70:	f7fd fc00 	bl	8001674 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e167      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e82:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb0 <HAL_RCC_OscConfig+0x240>)
 8003e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0f0      	beq.n	8003e70 <HAL_RCC_OscConfig+0x200>
 8003e8e:	e01b      	b.n	8003ec8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e90:	4b09      	ldr	r3, [pc, #36]	@ (8003eb8 <HAL_RCC_OscConfig+0x248>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e96:	f7fd fbed 	bl	8001674 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e9c:	e00e      	b.n	8003ebc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e9e:	f7fd fbe9 	bl	8001674 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d907      	bls.n	8003ebc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e150      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
 8003eb0:	40023800 	.word	0x40023800
 8003eb4:	42470000 	.word	0x42470000
 8003eb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ebc:	4b88      	ldr	r3, [pc, #544]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1ea      	bne.n	8003e9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 8097 	beq.w	8004004 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eda:	4b81      	ldr	r3, [pc, #516]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10f      	bne.n	8003f06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	4b7d      	ldr	r3, [pc, #500]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	4a7c      	ldr	r2, [pc, #496]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003efe:	60bb      	str	r3, [r7, #8]
 8003f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f02:	2301      	movs	r3, #1
 8003f04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f06:	4b77      	ldr	r3, [pc, #476]	@ (80040e4 <HAL_RCC_OscConfig+0x474>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d118      	bne.n	8003f44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f12:	4b74      	ldr	r3, [pc, #464]	@ (80040e4 <HAL_RCC_OscConfig+0x474>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a73      	ldr	r2, [pc, #460]	@ (80040e4 <HAL_RCC_OscConfig+0x474>)
 8003f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f1e:	f7fd fba9 	bl	8001674 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f26:	f7fd fba5 	bl	8001674 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e10c      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f38:	4b6a      	ldr	r3, [pc, #424]	@ (80040e4 <HAL_RCC_OscConfig+0x474>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d106      	bne.n	8003f5a <HAL_RCC_OscConfig+0x2ea>
 8003f4c:	4b64      	ldr	r3, [pc, #400]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f50:	4a63      	ldr	r2, [pc, #396]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f58:	e01c      	b.n	8003f94 <HAL_RCC_OscConfig+0x324>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	2b05      	cmp	r3, #5
 8003f60:	d10c      	bne.n	8003f7c <HAL_RCC_OscConfig+0x30c>
 8003f62:	4b5f      	ldr	r3, [pc, #380]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f66:	4a5e      	ldr	r2, [pc, #376]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f68:	f043 0304 	orr.w	r3, r3, #4
 8003f6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f72:	4a5b      	ldr	r2, [pc, #364]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f74:	f043 0301 	orr.w	r3, r3, #1
 8003f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f7a:	e00b      	b.n	8003f94 <HAL_RCC_OscConfig+0x324>
 8003f7c:	4b58      	ldr	r3, [pc, #352]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f80:	4a57      	ldr	r2, [pc, #348]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f82:	f023 0301 	bic.w	r3, r3, #1
 8003f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f88:	4b55      	ldr	r3, [pc, #340]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8c:	4a54      	ldr	r2, [pc, #336]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003f8e:	f023 0304 	bic.w	r3, r3, #4
 8003f92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d015      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f9c:	f7fd fb6a 	bl	8001674 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa2:	e00a      	b.n	8003fba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa4:	f7fd fb66 	bl	8001674 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e0cb      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fba:	4b49      	ldr	r3, [pc, #292]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0ee      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x334>
 8003fc6:	e014      	b.n	8003ff2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc8:	f7fd fb54 	bl	8001674 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd0:	f7fd fb50 	bl	8001674 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e0b5      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1ee      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ff2:	7dfb      	ldrb	r3, [r7, #23]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d105      	bne.n	8004004 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff8:	4b39      	ldr	r3, [pc, #228]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffc:	4a38      	ldr	r2, [pc, #224]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8003ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004002:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	2b00      	cmp	r3, #0
 800400a:	f000 80a1 	beq.w	8004150 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800400e:	4b34      	ldr	r3, [pc, #208]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 030c 	and.w	r3, r3, #12
 8004016:	2b08      	cmp	r3, #8
 8004018:	d05c      	beq.n	80040d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d141      	bne.n	80040a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004022:	4b31      	ldr	r3, [pc, #196]	@ (80040e8 <HAL_RCC_OscConfig+0x478>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fd fb24 	bl	8001674 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7fd fb20 	bl	8001674 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e087      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004042:	4b27      	ldr	r3, [pc, #156]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69da      	ldr	r2, [r3, #28]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405c:	019b      	lsls	r3, r3, #6
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	3b01      	subs	r3, #1
 8004068:	041b      	lsls	r3, r3, #16
 800406a:	431a      	orrs	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004070:	061b      	lsls	r3, r3, #24
 8004072:	491b      	ldr	r1, [pc, #108]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 8004074:	4313      	orrs	r3, r2
 8004076:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004078:	4b1b      	ldr	r3, [pc, #108]	@ (80040e8 <HAL_RCC_OscConfig+0x478>)
 800407a:	2201      	movs	r2, #1
 800407c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407e:	f7fd faf9 	bl	8001674 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004084:	e008      	b.n	8004098 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004086:	f7fd faf5 	bl	8001674 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e05c      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004098:	4b11      	ldr	r3, [pc, #68]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCC_OscConfig+0x416>
 80040a4:	e054      	b.n	8004150 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a6:	4b10      	ldr	r3, [pc, #64]	@ (80040e8 <HAL_RCC_OscConfig+0x478>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ac:	f7fd fae2 	bl	8001674 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b4:	f7fd fade 	bl	8001674 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e045      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040c6:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <HAL_RCC_OscConfig+0x470>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1f0      	bne.n	80040b4 <HAL_RCC_OscConfig+0x444>
 80040d2:	e03d      	b.n	8004150 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d107      	bne.n	80040ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e038      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
 80040e0:	40023800 	.word	0x40023800
 80040e4:	40007000 	.word	0x40007000
 80040e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <HAL_RCC_OscConfig+0x4ec>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d028      	beq.n	800414c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004104:	429a      	cmp	r2, r3
 8004106:	d121      	bne.n	800414c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d11a      	bne.n	800414c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800411c:	4013      	ands	r3, r2
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004122:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004124:	4293      	cmp	r3, r2
 8004126:	d111      	bne.n	800414c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	085b      	lsrs	r3, r3, #1
 8004134:	3b01      	subs	r3, #1
 8004136:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004138:	429a      	cmp	r2, r3
 800413a:	d107      	bne.n	800414c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004148:	429a      	cmp	r2, r3
 800414a:	d001      	beq.n	8004150 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40023800 	.word	0x40023800

08004160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e0cc      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004174:	4b68      	ldr	r3, [pc, #416]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	429a      	cmp	r2, r3
 8004180:	d90c      	bls.n	800419c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004182:	4b65      	ldr	r3, [pc, #404]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	b2d2      	uxtb	r2, r2
 8004188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418a:	4b63      	ldr	r3, [pc, #396]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e0b8      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d020      	beq.n	80041ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b4:	4b59      	ldr	r3, [pc, #356]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4a58      	ldr	r2, [pc, #352]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80041be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d005      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041cc:	4b53      	ldr	r3, [pc, #332]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	4a52      	ldr	r2, [pc, #328]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d8:	4b50      	ldr	r3, [pc, #320]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	494d      	ldr	r1, [pc, #308]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d044      	beq.n	8004280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d107      	bne.n	800420e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041fe:	4b47      	ldr	r3, [pc, #284]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d119      	bne.n	800423e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e07f      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d003      	beq.n	800421e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800421a:	2b03      	cmp	r3, #3
 800421c:	d107      	bne.n	800422e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800421e:	4b3f      	ldr	r3, [pc, #252]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d109      	bne.n	800423e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e06f      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422e:	4b3b      	ldr	r3, [pc, #236]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e067      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800423e:	4b37      	ldr	r3, [pc, #220]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f023 0203 	bic.w	r2, r3, #3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	4934      	ldr	r1, [pc, #208]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 800424c:	4313      	orrs	r3, r2
 800424e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004250:	f7fd fa10 	bl	8001674 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004256:	e00a      	b.n	800426e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004258:	f7fd fa0c 	bl	8001674 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e04f      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800426e:	4b2b      	ldr	r3, [pc, #172]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 020c 	and.w	r2, r3, #12
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	429a      	cmp	r2, r3
 800427e:	d1eb      	bne.n	8004258 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004280:	4b25      	ldr	r3, [pc, #148]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 030f 	and.w	r3, r3, #15
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	429a      	cmp	r2, r3
 800428c:	d20c      	bcs.n	80042a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428e:	4b22      	ldr	r3, [pc, #136]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004296:	4b20      	ldr	r3, [pc, #128]	@ (8004318 <HAL_RCC_ClockConfig+0x1b8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d001      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e032      	b.n	800430e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042b4:	4b19      	ldr	r3, [pc, #100]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	4916      	ldr	r1, [pc, #88]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042d2:	4b12      	ldr	r3, [pc, #72]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	490e      	ldr	r1, [pc, #56]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042e6:	f000 f821 	bl	800432c <HAL_RCC_GetSysClockFreq>
 80042ea:	4602      	mov	r2, r0
 80042ec:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <HAL_RCC_ClockConfig+0x1bc>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	091b      	lsrs	r3, r3, #4
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	490a      	ldr	r1, [pc, #40]	@ (8004320 <HAL_RCC_ClockConfig+0x1c0>)
 80042f8:	5ccb      	ldrb	r3, [r1, r3]
 80042fa:	fa22 f303 	lsr.w	r3, r2, r3
 80042fe:	4a09      	ldr	r2, [pc, #36]	@ (8004324 <HAL_RCC_ClockConfig+0x1c4>)
 8004300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004302:	4b09      	ldr	r3, [pc, #36]	@ (8004328 <HAL_RCC_ClockConfig+0x1c8>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f7fd f970 	bl	80015ec <HAL_InitTick>

  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40023c00 	.word	0x40023c00
 800431c:	40023800 	.word	0x40023800
 8004320:	08006600 	.word	0x08006600
 8004324:	20000054 	.word	0x20000054
 8004328:	20000058 	.word	0x20000058

0800432c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800432c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004330:	b094      	sub	sp, #80	@ 0x50
 8004332:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004334:	2300      	movs	r3, #0
 8004336:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800433c:	2300      	movs	r3, #0
 800433e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004344:	4b79      	ldr	r3, [pc, #484]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 030c 	and.w	r3, r3, #12
 800434c:	2b08      	cmp	r3, #8
 800434e:	d00d      	beq.n	800436c <HAL_RCC_GetSysClockFreq+0x40>
 8004350:	2b08      	cmp	r3, #8
 8004352:	f200 80e1 	bhi.w	8004518 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <HAL_RCC_GetSysClockFreq+0x34>
 800435a:	2b04      	cmp	r3, #4
 800435c:	d003      	beq.n	8004366 <HAL_RCC_GetSysClockFreq+0x3a>
 800435e:	e0db      	b.n	8004518 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004360:	4b73      	ldr	r3, [pc, #460]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x204>)
 8004362:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004364:	e0db      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004366:	4b73      	ldr	r3, [pc, #460]	@ (8004534 <HAL_RCC_GetSysClockFreq+0x208>)
 8004368:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800436a:	e0d8      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800436c:	4b6f      	ldr	r3, [pc, #444]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004374:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004376:	4b6d      	ldr	r3, [pc, #436]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d063      	beq.n	800444a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004382:	4b6a      	ldr	r3, [pc, #424]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	099b      	lsrs	r3, r3, #6
 8004388:	2200      	movs	r2, #0
 800438a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800438c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800438e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004390:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004394:	633b      	str	r3, [r7, #48]	@ 0x30
 8004396:	2300      	movs	r3, #0
 8004398:	637b      	str	r3, [r7, #52]	@ 0x34
 800439a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800439e:	4622      	mov	r2, r4
 80043a0:	462b      	mov	r3, r5
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	0159      	lsls	r1, r3, #5
 80043ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043b0:	0150      	lsls	r0, r2, #5
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	4621      	mov	r1, r4
 80043b8:	1a51      	subs	r1, r2, r1
 80043ba:	6139      	str	r1, [r7, #16]
 80043bc:	4629      	mov	r1, r5
 80043be:	eb63 0301 	sbc.w	r3, r3, r1
 80043c2:	617b      	str	r3, [r7, #20]
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043d0:	4659      	mov	r1, fp
 80043d2:	018b      	lsls	r3, r1, #6
 80043d4:	4651      	mov	r1, sl
 80043d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043da:	4651      	mov	r1, sl
 80043dc:	018a      	lsls	r2, r1, #6
 80043de:	4651      	mov	r1, sl
 80043e0:	ebb2 0801 	subs.w	r8, r2, r1
 80043e4:	4659      	mov	r1, fp
 80043e6:	eb63 0901 	sbc.w	r9, r3, r1
 80043ea:	f04f 0200 	mov.w	r2, #0
 80043ee:	f04f 0300 	mov.w	r3, #0
 80043f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043fe:	4690      	mov	r8, r2
 8004400:	4699      	mov	r9, r3
 8004402:	4623      	mov	r3, r4
 8004404:	eb18 0303 	adds.w	r3, r8, r3
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	462b      	mov	r3, r5
 800440c:	eb49 0303 	adc.w	r3, r9, r3
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800441e:	4629      	mov	r1, r5
 8004420:	024b      	lsls	r3, r1, #9
 8004422:	4621      	mov	r1, r4
 8004424:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004428:	4621      	mov	r1, r4
 800442a:	024a      	lsls	r2, r1, #9
 800442c:	4610      	mov	r0, r2
 800442e:	4619      	mov	r1, r3
 8004430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004432:	2200      	movs	r2, #0
 8004434:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004436:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004438:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800443c:	f7fb fede 	bl	80001fc <__aeabi_uldivmod>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4613      	mov	r3, r2
 8004446:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004448:	e058      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800444a:	4b38      	ldr	r3, [pc, #224]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	099b      	lsrs	r3, r3, #6
 8004450:	2200      	movs	r2, #0
 8004452:	4618      	mov	r0, r3
 8004454:	4611      	mov	r1, r2
 8004456:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800445a:	623b      	str	r3, [r7, #32]
 800445c:	2300      	movs	r3, #0
 800445e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004460:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004464:	4642      	mov	r2, r8
 8004466:	464b      	mov	r3, r9
 8004468:	f04f 0000 	mov.w	r0, #0
 800446c:	f04f 0100 	mov.w	r1, #0
 8004470:	0159      	lsls	r1, r3, #5
 8004472:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004476:	0150      	lsls	r0, r2, #5
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4641      	mov	r1, r8
 800447e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004482:	4649      	mov	r1, r9
 8004484:	eb63 0b01 	sbc.w	fp, r3, r1
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004494:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004498:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800449c:	ebb2 040a 	subs.w	r4, r2, sl
 80044a0:	eb63 050b 	sbc.w	r5, r3, fp
 80044a4:	f04f 0200 	mov.w	r2, #0
 80044a8:	f04f 0300 	mov.w	r3, #0
 80044ac:	00eb      	lsls	r3, r5, #3
 80044ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044b2:	00e2      	lsls	r2, r4, #3
 80044b4:	4614      	mov	r4, r2
 80044b6:	461d      	mov	r5, r3
 80044b8:	4643      	mov	r3, r8
 80044ba:	18e3      	adds	r3, r4, r3
 80044bc:	603b      	str	r3, [r7, #0]
 80044be:	464b      	mov	r3, r9
 80044c0:	eb45 0303 	adc.w	r3, r5, r3
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	f04f 0300 	mov.w	r3, #0
 80044ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044d2:	4629      	mov	r1, r5
 80044d4:	028b      	lsls	r3, r1, #10
 80044d6:	4621      	mov	r1, r4
 80044d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044dc:	4621      	mov	r1, r4
 80044de:	028a      	lsls	r2, r1, #10
 80044e0:	4610      	mov	r0, r2
 80044e2:	4619      	mov	r1, r3
 80044e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044e6:	2200      	movs	r2, #0
 80044e8:	61bb      	str	r3, [r7, #24]
 80044ea:	61fa      	str	r2, [r7, #28]
 80044ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044f0:	f7fb fe84 	bl	80001fc <__aeabi_uldivmod>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4613      	mov	r3, r2
 80044fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044fc:	4b0b      	ldr	r3, [pc, #44]	@ (800452c <HAL_RCC_GetSysClockFreq+0x200>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	0c1b      	lsrs	r3, r3, #16
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	3301      	adds	r3, #1
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800450c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800450e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004510:	fbb2 f3f3 	udiv	r3, r2, r3
 8004514:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004516:	e002      	b.n	800451e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004518:	4b05      	ldr	r3, [pc, #20]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x204>)
 800451a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800451c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800451e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004520:	4618      	mov	r0, r3
 8004522:	3750      	adds	r7, #80	@ 0x50
 8004524:	46bd      	mov	sp, r7
 8004526:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800452a:	bf00      	nop
 800452c:	40023800 	.word	0x40023800
 8004530:	00f42400 	.word	0x00f42400
 8004534:	007a1200 	.word	0x007a1200

08004538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800453c:	4b03      	ldr	r3, [pc, #12]	@ (800454c <HAL_RCC_GetHCLKFreq+0x14>)
 800453e:	681b      	ldr	r3, [r3, #0]
}
 8004540:	4618      	mov	r0, r3
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	20000054 	.word	0x20000054

08004550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004554:	f7ff fff0 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b05      	ldr	r3, [pc, #20]	@ (8004570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	0a9b      	lsrs	r3, r3, #10
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	4903      	ldr	r1, [pc, #12]	@ (8004574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800456c:	4618      	mov	r0, r3
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40023800 	.word	0x40023800
 8004574:	08006610 	.word	0x08006610

08004578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800457c:	f7ff ffdc 	bl	8004538 <HAL_RCC_GetHCLKFreq>
 8004580:	4602      	mov	r2, r0
 8004582:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	0b5b      	lsrs	r3, r3, #13
 8004588:	f003 0307 	and.w	r3, r3, #7
 800458c:	4903      	ldr	r1, [pc, #12]	@ (800459c <HAL_RCC_GetPCLK2Freq+0x24>)
 800458e:	5ccb      	ldrb	r3, [r1, r3]
 8004590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004594:	4618      	mov	r0, r3
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40023800 	.word	0x40023800
 800459c:	08006610 	.word	0x08006610

080045a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10b      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d075      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045d4:	4b91      	ldr	r3, [pc, #580]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80045da:	f7fd f84b 	bl	8001674 <HAL_GetTick>
 80045de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045e0:	e008      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80045e2:	f7fd f847 	bl	8001674 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e189      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045f4:	4b8a      	ldr	r3, [pc, #552]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1f0      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d009      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	019a      	lsls	r2, r3, #6
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	071b      	lsls	r3, r3, #28
 8004618:	4981      	ldr	r1, [pc, #516]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800461a:	4313      	orrs	r3, r2
 800461c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01f      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800462c:	4b7c      	ldr	r3, [pc, #496]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800462e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004632:	0f1b      	lsrs	r3, r3, #28
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	019a      	lsls	r2, r3, #6
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	061b      	lsls	r3, r3, #24
 8004646:	431a      	orrs	r2, r3
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	071b      	lsls	r3, r3, #28
 800464c:	4974      	ldr	r1, [pc, #464]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004654:	4b72      	ldr	r3, [pc, #456]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004656:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800465a:	f023 021f 	bic.w	r2, r3, #31
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	3b01      	subs	r3, #1
 8004664:	496e      	ldr	r1, [pc, #440]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004666:	4313      	orrs	r3, r2
 8004668:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00d      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	019a      	lsls	r2, r3, #6
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	061b      	lsls	r3, r3, #24
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	071b      	lsls	r3, r3, #28
 800468c:	4964      	ldr	r1, [pc, #400]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800468e:	4313      	orrs	r3, r2
 8004690:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004694:	4b61      	ldr	r3, [pc, #388]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004696:	2201      	movs	r2, #1
 8004698:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800469a:	f7fc ffeb 	bl	8001674 <HAL_GetTick>
 800469e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046a0:	e008      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046a2:	f7fc ffe7 	bl	8001674 <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e129      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046b4:	4b5a      	ldr	r3, [pc, #360]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0f0      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d105      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d079      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80046d8:	4b52      	ldr	r3, [pc, #328]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046de:	f7fc ffc9 	bl	8001674 <HAL_GetTick>
 80046e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80046e4:	e008      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80046e6:	f7fc ffc5 	bl	8001674 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e107      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80046f8:	4b49      	ldr	r3, [pc, #292]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004700:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004704:	d0ef      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	d020      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004712:	4b43      	ldr	r3, [pc, #268]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004718:	0f1b      	lsrs	r3, r3, #28
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	019a      	lsls	r2, r3, #6
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	061b      	lsls	r3, r3, #24
 800472c:	431a      	orrs	r2, r3
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	071b      	lsls	r3, r3, #28
 8004732:	493b      	ldr	r1, [pc, #236]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800473a:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800473c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004740:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	3b01      	subs	r3, #1
 800474a:	021b      	lsls	r3, r3, #8
 800474c:	4934      	ldr	r1, [pc, #208]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800474e:	4313      	orrs	r3, r2
 8004750:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d01e      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004760:	4b2f      	ldr	r3, [pc, #188]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004766:	0e1b      	lsrs	r3, r3, #24
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	019a      	lsls	r2, r3, #6
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	061b      	lsls	r3, r3, #24
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	071b      	lsls	r3, r3, #28
 8004780:	4927      	ldr	r1, [pc, #156]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004788:	4b25      	ldr	r3, [pc, #148]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800478a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800478e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004796:	4922      	ldr	r1, [pc, #136]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004798:	4313      	orrs	r3, r2
 800479a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800479e:	4b21      	ldr	r3, [pc, #132]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80047a4:	f7fc ff66 	bl	8001674 <HAL_GetTick>
 80047a8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80047ac:	f7fc ff62 	bl	8001674 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e0a4      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80047be:	4b18      	ldr	r3, [pc, #96]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ca:	d1ef      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0320 	and.w	r3, r3, #32
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 808b 	beq.w	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80047da:	2300      	movs	r3, #0
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	4b10      	ldr	r3, [pc, #64]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	4a0f      	ldr	r2, [pc, #60]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80047ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80047f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a0b      	ldr	r2, [pc, #44]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80047fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004800:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004802:	f7fc ff37 	bl	8001674 <HAL_GetTick>
 8004806:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004808:	e010      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480a:	f7fc ff33 	bl	8001674 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d909      	bls.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e075      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800481c:	42470068 	.word	0x42470068
 8004820:	40023800 	.word	0x40023800
 8004824:	42470070 	.word	0x42470070
 8004828:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800482c:	4b38      	ldr	r3, [pc, #224]	@ (8004910 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0e8      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004838:	4b36      	ldr	r3, [pc, #216]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800483a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004840:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d02f      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	429a      	cmp	r2, r3
 8004854:	d028      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004856:	4b2f      	ldr	r3, [pc, #188]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800485e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004860:	4b2d      	ldr	r3, [pc, #180]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004862:	2201      	movs	r2, #1
 8004864:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004866:	4b2c      	ldr	r3, [pc, #176]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800486c:	4a29      	ldr	r2, [pc, #164]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004872:	4b28      	ldr	r3, [pc, #160]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b01      	cmp	r3, #1
 800487c:	d114      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800487e:	f7fc fef9 	bl	8001674 <HAL_GetTick>
 8004882:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004884:	e00a      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004886:	f7fc fef5 	bl	8001674 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004894:	4293      	cmp	r3, r2
 8004896:	d901      	bls.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e035      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800489c:	4b1d      	ldr	r3, [pc, #116]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800489e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0ee      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048b4:	d10d      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80048b6:	4b17      	ldr	r3, [pc, #92]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80048c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ca:	4912      	ldr	r1, [pc, #72]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	608b      	str	r3, [r1, #8]
 80048d0:	e005      	b.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80048d2:	4b10      	ldr	r3, [pc, #64]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048d8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80048dc:	6093      	str	r3, [r2, #8]
 80048de:	4b0d      	ldr	r3, [pc, #52]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ea:	490a      	ldr	r1, [pc, #40]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0310 	and.w	r3, r3, #16
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d004      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004902:	4b06      	ldr	r3, [pc, #24]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004904:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40007000 	.word	0x40007000
 8004914:	40023800 	.word	0x40023800
 8004918:	42470e40 	.word	0x42470e40
 800491c:	424711e0 	.word	0x424711e0

08004920 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d13f      	bne.n	80049be <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800493e:	4b24      	ldr	r3, [pc, #144]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004946:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d006      	beq.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004954:	d12f      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004956:	4b1f      	ldr	r3, [pc, #124]	@ (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004958:	617b      	str	r3, [r7, #20]
          break;
 800495a:	e02f      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800495c:	4b1c      	ldr	r3, [pc, #112]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004964:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004968:	d108      	bne.n	800497c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800496a:	4b19      	ldr	r3, [pc, #100]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004972:	4a19      	ldr	r2, [pc, #100]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004974:	fbb2 f3f3 	udiv	r3, r2, r3
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	e007      	b.n	800498c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800497c:	4b14      	ldr	r3, [pc, #80]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004984:	4a15      	ldr	r2, [pc, #84]	@ (80049dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004986:	fbb2 f3f3 	udiv	r3, r2, r3
 800498a:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800498c:	4b10      	ldr	r3, [pc, #64]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800498e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	fb02 f303 	mul.w	r3, r2, r3
 800499e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80049a0:	4b0b      	ldr	r3, [pc, #44]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80049a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a6:	0f1b      	lsrs	r3, r3, #28
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b2:	617b      	str	r3, [r7, #20]
          break;
 80049b4:	e002      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	617b      	str	r3, [r7, #20]
          break;
 80049ba:	bf00      	nop
        }
      }
      break;
 80049bc:	e000      	b.n	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80049be:	bf00      	nop
    }
  }
  return frequency;
 80049c0:	697b      	ldr	r3, [r7, #20]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40023800 	.word	0x40023800
 80049d4:	00bb8000 	.word	0x00bb8000
 80049d8:	007a1200 	.word	0x007a1200
 80049dc:	00f42400 	.word	0x00f42400

080049e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e041      	b.n	8004a76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d106      	bne.n	8004a0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fc fbb0 	bl	800116c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4610      	mov	r0, r2
 8004a20:	f000 f984 	bl	8004d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
	...

08004a80 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d001      	beq.n	8004a98 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e046      	b.n	8004b26 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a23      	ldr	r2, [pc, #140]	@ (8004b34 <HAL_TIM_Base_Start+0xb4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d022      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab2:	d01d      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b38 <HAL_TIM_Base_Start+0xb8>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d018      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b3c <HAL_TIM_Base_Start+0xbc>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1c      	ldr	r2, [pc, #112]	@ (8004b40 <HAL_TIM_Base_Start+0xc0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <HAL_TIM_Base_Start+0xc4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a19      	ldr	r2, [pc, #100]	@ (8004b48 <HAL_TIM_Base_Start+0xc8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_TIM_Base_Start+0x70>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a18      	ldr	r2, [pc, #96]	@ (8004b4c <HAL_TIM_Base_Start+0xcc>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d111      	bne.n	8004b14 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b06      	cmp	r3, #6
 8004b00:	d010      	beq.n	8004b24 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0201 	orr.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b12:	e007      	b.n	8004b24 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0201 	orr.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40010000 	.word	0x40010000
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800
 8004b40:	40000c00 	.word	0x40000c00
 8004b44:	40010400 	.word	0x40010400
 8004b48:	40014000 	.word	0x40014000
 8004b4c:	40001800 	.word	0x40001800

08004b50 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6a1a      	ldr	r2, [r3, #32]
 8004b5e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10f      	bne.n	8004b88 <HAL_TIM_Base_Stop+0x38>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	6a1a      	ldr	r2, [r3, #32]
 8004b6e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d107      	bne.n	8004b88 <HAL_TIM_Base_Stop+0x38>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0201 	bic.w	r2, r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
 8004ba6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d101      	bne.n	8004bba <HAL_TIM_ConfigClockSource+0x1c>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e0b4      	b.n	8004d24 <HAL_TIM_ConfigClockSource+0x186>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004bd8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004be0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bf2:	d03e      	beq.n	8004c72 <HAL_TIM_ConfigClockSource+0xd4>
 8004bf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bf8:	f200 8087 	bhi.w	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c00:	f000 8086 	beq.w	8004d10 <HAL_TIM_ConfigClockSource+0x172>
 8004c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c08:	d87f      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c0a:	2b70      	cmp	r3, #112	@ 0x70
 8004c0c:	d01a      	beq.n	8004c44 <HAL_TIM_ConfigClockSource+0xa6>
 8004c0e:	2b70      	cmp	r3, #112	@ 0x70
 8004c10:	d87b      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c12:	2b60      	cmp	r3, #96	@ 0x60
 8004c14:	d050      	beq.n	8004cb8 <HAL_TIM_ConfigClockSource+0x11a>
 8004c16:	2b60      	cmp	r3, #96	@ 0x60
 8004c18:	d877      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c1a:	2b50      	cmp	r3, #80	@ 0x50
 8004c1c:	d03c      	beq.n	8004c98 <HAL_TIM_ConfigClockSource+0xfa>
 8004c1e:	2b50      	cmp	r3, #80	@ 0x50
 8004c20:	d873      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c22:	2b40      	cmp	r3, #64	@ 0x40
 8004c24:	d058      	beq.n	8004cd8 <HAL_TIM_ConfigClockSource+0x13a>
 8004c26:	2b40      	cmp	r3, #64	@ 0x40
 8004c28:	d86f      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c2a:	2b30      	cmp	r3, #48	@ 0x30
 8004c2c:	d064      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0x15a>
 8004c2e:	2b30      	cmp	r3, #48	@ 0x30
 8004c30:	d86b      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c32:	2b20      	cmp	r3, #32
 8004c34:	d060      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0x15a>
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	d867      	bhi.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d05c      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0x15a>
 8004c3e:	2b10      	cmp	r3, #16
 8004c40:	d05a      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0x15a>
 8004c42:	e062      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c54:	f000 f98a 	bl	8004f6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c66:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]
      break;
 8004c70:	e04f      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c82:	f000 f973 	bl	8004f6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c94:	609a      	str	r2, [r3, #8]
      break;
 8004c96:	e03c      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	f000 f8e7 	bl	8004e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2150      	movs	r1, #80	@ 0x50
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f000 f940 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 8004cb6:	e02c      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	f000 f906 	bl	8004ed6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2160      	movs	r1, #96	@ 0x60
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f000 f930 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 8004cd6:	e01c      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	f000 f8c7 	bl	8004e78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2140      	movs	r1, #64	@ 0x40
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 f920 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 8004cf6:	e00c      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4619      	mov	r1, r3
 8004d02:	4610      	mov	r0, r2
 8004d04:	f000 f917 	bl	8004f36 <TIM_ITRx_SetConfig>
      break;
 8004d08:	e003      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	73fb      	strb	r3, [r7, #15]
      break;
 8004d0e:	e000      	b.n	8004d12 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a43      	ldr	r2, [pc, #268]	@ (8004e4c <TIM_Base_SetConfig+0x120>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d013      	beq.n	8004d6c <TIM_Base_SetConfig+0x40>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d4a:	d00f      	beq.n	8004d6c <TIM_Base_SetConfig+0x40>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a40      	ldr	r2, [pc, #256]	@ (8004e50 <TIM_Base_SetConfig+0x124>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d00b      	beq.n	8004d6c <TIM_Base_SetConfig+0x40>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a3f      	ldr	r2, [pc, #252]	@ (8004e54 <TIM_Base_SetConfig+0x128>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d007      	beq.n	8004d6c <TIM_Base_SetConfig+0x40>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a3e      	ldr	r2, [pc, #248]	@ (8004e58 <TIM_Base_SetConfig+0x12c>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d003      	beq.n	8004d6c <TIM_Base_SetConfig+0x40>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a3d      	ldr	r2, [pc, #244]	@ (8004e5c <TIM_Base_SetConfig+0x130>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d108      	bne.n	8004d7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a32      	ldr	r2, [pc, #200]	@ (8004e4c <TIM_Base_SetConfig+0x120>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d02b      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8c:	d027      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a2f      	ldr	r2, [pc, #188]	@ (8004e50 <TIM_Base_SetConfig+0x124>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d023      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a2e      	ldr	r2, [pc, #184]	@ (8004e54 <TIM_Base_SetConfig+0x128>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d01f      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a2d      	ldr	r2, [pc, #180]	@ (8004e58 <TIM_Base_SetConfig+0x12c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d01b      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a2c      	ldr	r2, [pc, #176]	@ (8004e5c <TIM_Base_SetConfig+0x130>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d017      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a2b      	ldr	r2, [pc, #172]	@ (8004e60 <TIM_Base_SetConfig+0x134>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d013      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a2a      	ldr	r2, [pc, #168]	@ (8004e64 <TIM_Base_SetConfig+0x138>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d00f      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a29      	ldr	r2, [pc, #164]	@ (8004e68 <TIM_Base_SetConfig+0x13c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00b      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a28      	ldr	r2, [pc, #160]	@ (8004e6c <TIM_Base_SetConfig+0x140>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d007      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a27      	ldr	r2, [pc, #156]	@ (8004e70 <TIM_Base_SetConfig+0x144>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d003      	beq.n	8004dde <TIM_Base_SetConfig+0xb2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a26      	ldr	r2, [pc, #152]	@ (8004e74 <TIM_Base_SetConfig+0x148>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d108      	bne.n	8004df0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	689a      	ldr	r2, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a0e      	ldr	r2, [pc, #56]	@ (8004e4c <TIM_Base_SetConfig+0x120>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d003      	beq.n	8004e1e <TIM_Base_SetConfig+0xf2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a10      	ldr	r2, [pc, #64]	@ (8004e5c <TIM_Base_SetConfig+0x130>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d103      	bne.n	8004e26 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f043 0204 	orr.w	r2, r3, #4
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	601a      	str	r2, [r3, #0]
}
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	40010000 	.word	0x40010000
 8004e50:	40000400 	.word	0x40000400
 8004e54:	40000800 	.word	0x40000800
 8004e58:	40000c00 	.word	0x40000c00
 8004e5c:	40010400 	.word	0x40010400
 8004e60:	40014000 	.word	0x40014000
 8004e64:	40014400 	.word	0x40014400
 8004e68:	40014800 	.word	0x40014800
 8004e6c:	40001800 	.word	0x40001800
 8004e70:	40001c00 	.word	0x40001c00
 8004e74:	40002000 	.word	0x40002000

08004e78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6a1b      	ldr	r3, [r3, #32]
 8004e88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	f023 0201 	bic.w	r2, r3, #1
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f023 030a 	bic.w	r3, r3, #10
 8004eb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	621a      	str	r2, [r3, #32]
}
 8004eca:	bf00      	nop
 8004ecc:	371c      	adds	r7, #28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr

08004ed6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b087      	sub	sp, #28
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	f023 0210 	bic.w	r2, r3, #16
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	031b      	lsls	r3, r3, #12
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	621a      	str	r2, [r3, #32]
}
 8004f2a:	bf00      	nop
 8004f2c:	371c      	adds	r7, #28
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b085      	sub	sp, #20
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	f043 0307 	orr.w	r3, r3, #7
 8004f58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	609a      	str	r2, [r3, #8]
}
 8004f60:	bf00      	nop
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	021a      	lsls	r2, r3, #8
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	609a      	str	r2, [r3, #8]
}
 8004fa0:	bf00      	nop
 8004fa2:	371c      	adds	r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d101      	bne.n	8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	e05a      	b.n	800507a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a21      	ldr	r2, [pc, #132]	@ (8005088 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d022      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005010:	d01d      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a1d      	ldr	r2, [pc, #116]	@ (800508c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d018      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a1b      	ldr	r2, [pc, #108]	@ (8005090 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d013      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a1a      	ldr	r2, [pc, #104]	@ (8005094 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00e      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a18      	ldr	r2, [pc, #96]	@ (8005098 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d009      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a17      	ldr	r2, [pc, #92]	@ (800509c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d004      	beq.n	800504e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a15      	ldr	r2, [pc, #84]	@ (80050a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d10c      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	4313      	orrs	r3, r2
 800505e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40010000 	.word	0x40010000
 800508c:	40000400 	.word	0x40000400
 8005090:	40000800 	.word	0x40000800
 8005094:	40000c00 	.word	0x40000c00
 8005098:	40010400 	.word	0x40010400
 800509c:	40014000 	.word	0x40014000
 80050a0:	40001800 	.word	0x40001800

080050a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e042      	b.n	800513c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7fc f870 	bl	80011b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2224      	movs	r2, #36	@ 0x24
 80050d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f82b 	bl	8005144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	691a      	ldr	r2, [r3, #16]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	695a      	ldr	r2, [r3, #20]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800510c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800511c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005148:	b0c0      	sub	sp, #256	@ 0x100
 800514a:	af00      	add	r7, sp, #0
 800514c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800515c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005160:	68d9      	ldr	r1, [r3, #12]
 8005162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	ea40 0301 	orr.w	r3, r0, r1
 800516c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800516e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	431a      	orrs	r2, r3
 800517c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	431a      	orrs	r2, r3
 8005184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	4313      	orrs	r3, r2
 800518c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800519c:	f021 010c 	bic.w	r1, r1, #12
 80051a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051aa:	430b      	orrs	r3, r1
 80051ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051be:	6999      	ldr	r1, [r3, #24]
 80051c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	ea40 0301 	orr.w	r3, r0, r1
 80051ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	4b8f      	ldr	r3, [pc, #572]	@ (8005410 <UART_SetConfig+0x2cc>)
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d005      	beq.n	80051e4 <UART_SetConfig+0xa0>
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b8d      	ldr	r3, [pc, #564]	@ (8005414 <UART_SetConfig+0x2d0>)
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d104      	bne.n	80051ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051e4:	f7ff f9c8 	bl	8004578 <HAL_RCC_GetPCLK2Freq>
 80051e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051ec:	e003      	b.n	80051f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051ee:	f7ff f9af 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 80051f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005200:	f040 810c 	bne.w	800541c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005208:	2200      	movs	r2, #0
 800520a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800520e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005212:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005216:	4622      	mov	r2, r4
 8005218:	462b      	mov	r3, r5
 800521a:	1891      	adds	r1, r2, r2
 800521c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800521e:	415b      	adcs	r3, r3
 8005220:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005222:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005226:	4621      	mov	r1, r4
 8005228:	eb12 0801 	adds.w	r8, r2, r1
 800522c:	4629      	mov	r1, r5
 800522e:	eb43 0901 	adc.w	r9, r3, r1
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	f04f 0300 	mov.w	r3, #0
 800523a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800523e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005242:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005246:	4690      	mov	r8, r2
 8005248:	4699      	mov	r9, r3
 800524a:	4623      	mov	r3, r4
 800524c:	eb18 0303 	adds.w	r3, r8, r3
 8005250:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005254:	462b      	mov	r3, r5
 8005256:	eb49 0303 	adc.w	r3, r9, r3
 800525a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800525e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800526a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800526e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005272:	460b      	mov	r3, r1
 8005274:	18db      	adds	r3, r3, r3
 8005276:	653b      	str	r3, [r7, #80]	@ 0x50
 8005278:	4613      	mov	r3, r2
 800527a:	eb42 0303 	adc.w	r3, r2, r3
 800527e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005280:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005284:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005288:	f7fa ffb8 	bl	80001fc <__aeabi_uldivmod>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	4b61      	ldr	r3, [pc, #388]	@ (8005418 <UART_SetConfig+0x2d4>)
 8005292:	fba3 2302 	umull	r2, r3, r3, r2
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	011c      	lsls	r4, r3, #4
 800529a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052ac:	4642      	mov	r2, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	1891      	adds	r1, r2, r2
 80052b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052b4:	415b      	adcs	r3, r3
 80052b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052bc:	4641      	mov	r1, r8
 80052be:	eb12 0a01 	adds.w	sl, r2, r1
 80052c2:	4649      	mov	r1, r9
 80052c4:	eb43 0b01 	adc.w	fp, r3, r1
 80052c8:	f04f 0200 	mov.w	r2, #0
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052dc:	4692      	mov	sl, r2
 80052de:	469b      	mov	fp, r3
 80052e0:	4643      	mov	r3, r8
 80052e2:	eb1a 0303 	adds.w	r3, sl, r3
 80052e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052ea:	464b      	mov	r3, r9
 80052ec:	eb4b 0303 	adc.w	r3, fp, r3
 80052f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005300:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005304:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005308:	460b      	mov	r3, r1
 800530a:	18db      	adds	r3, r3, r3
 800530c:	643b      	str	r3, [r7, #64]	@ 0x40
 800530e:	4613      	mov	r3, r2
 8005310:	eb42 0303 	adc.w	r3, r2, r3
 8005314:	647b      	str	r3, [r7, #68]	@ 0x44
 8005316:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800531a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800531e:	f7fa ff6d 	bl	80001fc <__aeabi_uldivmod>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4611      	mov	r1, r2
 8005328:	4b3b      	ldr	r3, [pc, #236]	@ (8005418 <UART_SetConfig+0x2d4>)
 800532a:	fba3 2301 	umull	r2, r3, r3, r1
 800532e:	095b      	lsrs	r3, r3, #5
 8005330:	2264      	movs	r2, #100	@ 0x64
 8005332:	fb02 f303 	mul.w	r3, r2, r3
 8005336:	1acb      	subs	r3, r1, r3
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800533e:	4b36      	ldr	r3, [pc, #216]	@ (8005418 <UART_SetConfig+0x2d4>)
 8005340:	fba3 2302 	umull	r2, r3, r3, r2
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800534c:	441c      	add	r4, r3
 800534e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005352:	2200      	movs	r2, #0
 8005354:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005358:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800535c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005360:	4642      	mov	r2, r8
 8005362:	464b      	mov	r3, r9
 8005364:	1891      	adds	r1, r2, r2
 8005366:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005368:	415b      	adcs	r3, r3
 800536a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800536c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005370:	4641      	mov	r1, r8
 8005372:	1851      	adds	r1, r2, r1
 8005374:	6339      	str	r1, [r7, #48]	@ 0x30
 8005376:	4649      	mov	r1, r9
 8005378:	414b      	adcs	r3, r1
 800537a:	637b      	str	r3, [r7, #52]	@ 0x34
 800537c:	f04f 0200 	mov.w	r2, #0
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005388:	4659      	mov	r1, fp
 800538a:	00cb      	lsls	r3, r1, #3
 800538c:	4651      	mov	r1, sl
 800538e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005392:	4651      	mov	r1, sl
 8005394:	00ca      	lsls	r2, r1, #3
 8005396:	4610      	mov	r0, r2
 8005398:	4619      	mov	r1, r3
 800539a:	4603      	mov	r3, r0
 800539c:	4642      	mov	r2, r8
 800539e:	189b      	adds	r3, r3, r2
 80053a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053a4:	464b      	mov	r3, r9
 80053a6:	460a      	mov	r2, r1
 80053a8:	eb42 0303 	adc.w	r3, r2, r3
 80053ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053c4:	460b      	mov	r3, r1
 80053c6:	18db      	adds	r3, r3, r3
 80053c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ca:	4613      	mov	r3, r2
 80053cc:	eb42 0303 	adc.w	r3, r2, r3
 80053d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053da:	f7fa ff0f 	bl	80001fc <__aeabi_uldivmod>
 80053de:	4602      	mov	r2, r0
 80053e0:	460b      	mov	r3, r1
 80053e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005418 <UART_SetConfig+0x2d4>)
 80053e4:	fba3 1302 	umull	r1, r3, r3, r2
 80053e8:	095b      	lsrs	r3, r3, #5
 80053ea:	2164      	movs	r1, #100	@ 0x64
 80053ec:	fb01 f303 	mul.w	r3, r1, r3
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	3332      	adds	r3, #50	@ 0x32
 80053f6:	4a08      	ldr	r2, [pc, #32]	@ (8005418 <UART_SetConfig+0x2d4>)
 80053f8:	fba2 2303 	umull	r2, r3, r2, r3
 80053fc:	095b      	lsrs	r3, r3, #5
 80053fe:	f003 0207 	and.w	r2, r3, #7
 8005402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4422      	add	r2, r4
 800540a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800540c:	e106      	b.n	800561c <UART_SetConfig+0x4d8>
 800540e:	bf00      	nop
 8005410:	40011000 	.word	0x40011000
 8005414:	40011400 	.word	0x40011400
 8005418:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800541c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005420:	2200      	movs	r2, #0
 8005422:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005426:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800542a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800542e:	4642      	mov	r2, r8
 8005430:	464b      	mov	r3, r9
 8005432:	1891      	adds	r1, r2, r2
 8005434:	6239      	str	r1, [r7, #32]
 8005436:	415b      	adcs	r3, r3
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
 800543a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800543e:	4641      	mov	r1, r8
 8005440:	1854      	adds	r4, r2, r1
 8005442:	4649      	mov	r1, r9
 8005444:	eb43 0501 	adc.w	r5, r3, r1
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	f04f 0300 	mov.w	r3, #0
 8005450:	00eb      	lsls	r3, r5, #3
 8005452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005456:	00e2      	lsls	r2, r4, #3
 8005458:	4614      	mov	r4, r2
 800545a:	461d      	mov	r5, r3
 800545c:	4643      	mov	r3, r8
 800545e:	18e3      	adds	r3, r4, r3
 8005460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005464:	464b      	mov	r3, r9
 8005466:	eb45 0303 	adc.w	r3, r5, r3
 800546a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800546e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800547a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800548a:	4629      	mov	r1, r5
 800548c:	008b      	lsls	r3, r1, #2
 800548e:	4621      	mov	r1, r4
 8005490:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005494:	4621      	mov	r1, r4
 8005496:	008a      	lsls	r2, r1, #2
 8005498:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800549c:	f7fa feae 	bl	80001fc <__aeabi_uldivmod>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4b60      	ldr	r3, [pc, #384]	@ (8005628 <UART_SetConfig+0x4e4>)
 80054a6:	fba3 2302 	umull	r2, r3, r3, r2
 80054aa:	095b      	lsrs	r3, r3, #5
 80054ac:	011c      	lsls	r4, r3, #4
 80054ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054b2:	2200      	movs	r2, #0
 80054b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054c0:	4642      	mov	r2, r8
 80054c2:	464b      	mov	r3, r9
 80054c4:	1891      	adds	r1, r2, r2
 80054c6:	61b9      	str	r1, [r7, #24]
 80054c8:	415b      	adcs	r3, r3
 80054ca:	61fb      	str	r3, [r7, #28]
 80054cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054d0:	4641      	mov	r1, r8
 80054d2:	1851      	adds	r1, r2, r1
 80054d4:	6139      	str	r1, [r7, #16]
 80054d6:	4649      	mov	r1, r9
 80054d8:	414b      	adcs	r3, r1
 80054da:	617b      	str	r3, [r7, #20]
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	f04f 0300 	mov.w	r3, #0
 80054e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e8:	4659      	mov	r1, fp
 80054ea:	00cb      	lsls	r3, r1, #3
 80054ec:	4651      	mov	r1, sl
 80054ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054f2:	4651      	mov	r1, sl
 80054f4:	00ca      	lsls	r2, r1, #3
 80054f6:	4610      	mov	r0, r2
 80054f8:	4619      	mov	r1, r3
 80054fa:	4603      	mov	r3, r0
 80054fc:	4642      	mov	r2, r8
 80054fe:	189b      	adds	r3, r3, r2
 8005500:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005504:	464b      	mov	r3, r9
 8005506:	460a      	mov	r2, r1
 8005508:	eb42 0303 	adc.w	r3, r2, r3
 800550c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	67bb      	str	r3, [r7, #120]	@ 0x78
 800551a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005528:	4649      	mov	r1, r9
 800552a:	008b      	lsls	r3, r1, #2
 800552c:	4641      	mov	r1, r8
 800552e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005532:	4641      	mov	r1, r8
 8005534:	008a      	lsls	r2, r1, #2
 8005536:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800553a:	f7fa fe5f 	bl	80001fc <__aeabi_uldivmod>
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	4611      	mov	r1, r2
 8005544:	4b38      	ldr	r3, [pc, #224]	@ (8005628 <UART_SetConfig+0x4e4>)
 8005546:	fba3 2301 	umull	r2, r3, r3, r1
 800554a:	095b      	lsrs	r3, r3, #5
 800554c:	2264      	movs	r2, #100	@ 0x64
 800554e:	fb02 f303 	mul.w	r3, r2, r3
 8005552:	1acb      	subs	r3, r1, r3
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	3332      	adds	r3, #50	@ 0x32
 8005558:	4a33      	ldr	r2, [pc, #204]	@ (8005628 <UART_SetConfig+0x4e4>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005564:	441c      	add	r4, r3
 8005566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800556a:	2200      	movs	r2, #0
 800556c:	673b      	str	r3, [r7, #112]	@ 0x70
 800556e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005570:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	1891      	adds	r1, r2, r2
 800557a:	60b9      	str	r1, [r7, #8]
 800557c:	415b      	adcs	r3, r3
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005584:	4641      	mov	r1, r8
 8005586:	1851      	adds	r1, r2, r1
 8005588:	6039      	str	r1, [r7, #0]
 800558a:	4649      	mov	r1, r9
 800558c:	414b      	adcs	r3, r1
 800558e:	607b      	str	r3, [r7, #4]
 8005590:	f04f 0200 	mov.w	r2, #0
 8005594:	f04f 0300 	mov.w	r3, #0
 8005598:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800559c:	4659      	mov	r1, fp
 800559e:	00cb      	lsls	r3, r1, #3
 80055a0:	4651      	mov	r1, sl
 80055a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055a6:	4651      	mov	r1, sl
 80055a8:	00ca      	lsls	r2, r1, #3
 80055aa:	4610      	mov	r0, r2
 80055ac:	4619      	mov	r1, r3
 80055ae:	4603      	mov	r3, r0
 80055b0:	4642      	mov	r2, r8
 80055b2:	189b      	adds	r3, r3, r2
 80055b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055b6:	464b      	mov	r3, r9
 80055b8:	460a      	mov	r2, r1
 80055ba:	eb42 0303 	adc.w	r3, r2, r3
 80055be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80055ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055d8:	4649      	mov	r1, r9
 80055da:	008b      	lsls	r3, r1, #2
 80055dc:	4641      	mov	r1, r8
 80055de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055e2:	4641      	mov	r1, r8
 80055e4:	008a      	lsls	r2, r1, #2
 80055e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055ea:	f7fa fe07 	bl	80001fc <__aeabi_uldivmod>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <UART_SetConfig+0x4e4>)
 80055f4:	fba3 1302 	umull	r1, r3, r3, r2
 80055f8:	095b      	lsrs	r3, r3, #5
 80055fa:	2164      	movs	r1, #100	@ 0x64
 80055fc:	fb01 f303 	mul.w	r3, r1, r3
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	011b      	lsls	r3, r3, #4
 8005604:	3332      	adds	r3, #50	@ 0x32
 8005606:	4a08      	ldr	r2, [pc, #32]	@ (8005628 <UART_SetConfig+0x4e4>)
 8005608:	fba2 2303 	umull	r2, r3, r2, r3
 800560c:	095b      	lsrs	r3, r3, #5
 800560e:	f003 020f 	and.w	r2, r3, #15
 8005612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4422      	add	r2, r4
 800561a:	609a      	str	r2, [r3, #8]
}
 800561c:	bf00      	nop
 800561e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005622:	46bd      	mov	sp, r7
 8005624:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005628:	51eb851f 	.word	0x51eb851f

0800562c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800562c:	b084      	sub	sp, #16
 800562e:	b580      	push	{r7, lr}
 8005630:	b084      	sub	sp, #16
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	f107 001c 	add.w	r0, r7, #28
 800563a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800563e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005642:	2b01      	cmp	r3, #1
 8005644:	d123      	bne.n	800568e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800565a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800566e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005672:	2b01      	cmp	r3, #1
 8005674:	d105      	bne.n	8005682 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 faa0 	bl	8005bc8 <USB_CoreReset>
 8005688:	4603      	mov	r3, r0
 800568a:	73fb      	strb	r3, [r7, #15]
 800568c:	e01b      	b.n	80056c6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fa94 	bl	8005bc8 <USB_CoreReset>
 80056a0:	4603      	mov	r3, r0
 80056a2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80056a4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80056b8:	e005      	b.n	80056c6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80056c6:	7fbb      	ldrb	r3, [r7, #30]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d10b      	bne.n	80056e4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f043 0206 	orr.w	r2, r3, #6
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056f0:	b004      	add	sp, #16
 80056f2:	4770      	bx	lr

080056f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f023 0201 	bic.w	r2, r3, #1
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b084      	sub	sp, #16
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005722:	2300      	movs	r3, #0
 8005724:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d115      	bne.n	8005764 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005744:	200a      	movs	r0, #10
 8005746:	f7fb ffa1 	bl	800168c <HAL_Delay>
      ms += 10U;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	330a      	adds	r3, #10
 800574e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fa2b 	bl	8005bac <USB_GetMode>
 8005756:	4603      	mov	r3, r0
 8005758:	2b01      	cmp	r3, #1
 800575a:	d01e      	beq.n	800579a <USB_SetCurrentMode+0x84>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005760:	d9f0      	bls.n	8005744 <USB_SetCurrentMode+0x2e>
 8005762:	e01a      	b.n	800579a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005764:	78fb      	ldrb	r3, [r7, #3]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d115      	bne.n	8005796 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005776:	200a      	movs	r0, #10
 8005778:	f7fb ff88 	bl	800168c <HAL_Delay>
      ms += 10U;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	330a      	adds	r3, #10
 8005780:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fa12 	bl	8005bac <USB_GetMode>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d005      	beq.n	800579a <USB_SetCurrentMode+0x84>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2bc7      	cmp	r3, #199	@ 0xc7
 8005792:	d9f0      	bls.n	8005776 <USB_SetCurrentMode+0x60>
 8005794:	e001      	b.n	800579a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e005      	b.n	80057a6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2bc8      	cmp	r3, #200	@ 0xc8
 800579e:	d101      	bne.n	80057a4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e000      	b.n	80057a6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057b0:	b084      	sub	sp, #16
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b086      	sub	sp, #24
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80057be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80057ca:	2300      	movs	r3, #0
 80057cc:	613b      	str	r3, [r7, #16]
 80057ce:	e009      	b.n	80057e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	3340      	adds	r3, #64	@ 0x40
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	2200      	movs	r2, #0
 80057dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	3301      	adds	r3, #1
 80057e2:	613b      	str	r3, [r7, #16]
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2b0e      	cmp	r3, #14
 80057e8:	d9f2      	bls.n	80057d0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80057ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d11c      	bne.n	800582c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005800:	f043 0302 	orr.w	r3, r3, #2
 8005804:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005816:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005822:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	639a      	str	r2, [r3, #56]	@ 0x38
 800582a:	e00b      	b.n	8005844 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005830:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800584a:	461a      	mov	r2, r3
 800584c:	2300      	movs	r3, #0
 800584e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005850:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005854:	2b01      	cmp	r3, #1
 8005856:	d10d      	bne.n	8005874 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800585c:	2b00      	cmp	r3, #0
 800585e:	d104      	bne.n	800586a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005860:	2100      	movs	r1, #0
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f968 	bl	8005b38 <USB_SetDevSpeed>
 8005868:	e008      	b.n	800587c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800586a:	2101      	movs	r1, #1
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f963 	bl	8005b38 <USB_SetDevSpeed>
 8005872:	e003      	b.n	800587c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005874:	2103      	movs	r1, #3
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f95e 	bl	8005b38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800587c:	2110      	movs	r1, #16
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f8fa 	bl	8005a78 <USB_FlushTxFifo>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f924 	bl	8005adc <USB_FlushRxFifo>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058a4:	461a      	mov	r2, r3
 80058a6:	2300      	movs	r3, #0
 80058a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b0:	461a      	mov	r2, r3
 80058b2:	2300      	movs	r3, #0
 80058b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058bc:	461a      	mov	r2, r3
 80058be:	2300      	movs	r3, #0
 80058c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058c2:	2300      	movs	r3, #0
 80058c4:	613b      	str	r3, [r7, #16]
 80058c6:	e043      	b.n	8005950 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	015a      	lsls	r2, r3, #5
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	4413      	add	r3, r2
 80058d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058de:	d118      	bne.n	8005912 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10a      	bne.n	80058fc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	015a      	lsls	r2, r3, #5
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	4413      	add	r3, r2
 80058ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058f2:	461a      	mov	r2, r3
 80058f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80058f8:	6013      	str	r3, [r2, #0]
 80058fa:	e013      	b.n	8005924 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	015a      	lsls	r2, r3, #5
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4413      	add	r3, r2
 8005904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005908:	461a      	mov	r2, r3
 800590a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800590e:	6013      	str	r3, [r2, #0]
 8005910:	e008      	b.n	8005924 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	4413      	add	r3, r2
 800591a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800591e:	461a      	mov	r2, r3
 8005920:	2300      	movs	r3, #0
 8005922:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4413      	add	r3, r2
 800592c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005930:	461a      	mov	r2, r3
 8005932:	2300      	movs	r3, #0
 8005934:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	015a      	lsls	r2, r3, #5
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	4413      	add	r3, r2
 800593e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005942:	461a      	mov	r2, r3
 8005944:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005948:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	3301      	adds	r3, #1
 800594e:	613b      	str	r3, [r7, #16]
 8005950:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005954:	461a      	mov	r2, r3
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	4293      	cmp	r3, r2
 800595a:	d3b5      	bcc.n	80058c8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800595c:	2300      	movs	r3, #0
 800595e:	613b      	str	r3, [r7, #16]
 8005960:	e043      	b.n	80059ea <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	015a      	lsls	r2, r3, #5
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4413      	add	r3, r2
 800596a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005978:	d118      	bne.n	80059ac <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10a      	bne.n	8005996 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	015a      	lsls	r2, r3, #5
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4413      	add	r3, r2
 8005988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800598c:	461a      	mov	r2, r3
 800598e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	e013      	b.n	80059be <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	4413      	add	r3, r2
 800599e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059a2:	461a      	mov	r2, r3
 80059a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80059a8:	6013      	str	r3, [r2, #0]
 80059aa:	e008      	b.n	80059be <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b8:	461a      	mov	r2, r3
 80059ba:	2300      	movs	r3, #0
 80059bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059ca:	461a      	mov	r2, r3
 80059cc:	2300      	movs	r3, #0
 80059ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	015a      	lsls	r2, r3, #5
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	4413      	add	r3, r2
 80059d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059dc:	461a      	mov	r2, r3
 80059de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	3301      	adds	r3, #1
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80059ee:	461a      	mov	r2, r3
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d3b5      	bcc.n	8005962 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005a16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005a18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d105      	bne.n	8005a2c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	f043 0210 	orr.w	r2, r3, #16
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	699a      	ldr	r2, [r3, #24]
 8005a30:	4b10      	ldr	r3, [pc, #64]	@ (8005a74 <USB_DevInit+0x2c4>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005a38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d005      	beq.n	8005a4c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	f043 0208 	orr.w	r2, r3, #8
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005a4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d107      	bne.n	8005a64 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a5c:	f043 0304 	orr.w	r3, r3, #4
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a70:	b004      	add	sp, #16
 8005a72:	4770      	bx	lr
 8005a74:	803c3800 	.word	0x803c3800

08005a78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a92:	d901      	bls.n	8005a98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e01b      	b.n	8005ad0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	daf2      	bge.n	8005a86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	019b      	lsls	r3, r3, #6
 8005aa8:	f043 0220 	orr.w	r2, r3, #32
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005abc:	d901      	bls.n	8005ac2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e006      	b.n	8005ad0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d0f0      	beq.n	8005ab0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	3301      	adds	r3, #1
 8005aec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005af4:	d901      	bls.n	8005afa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e018      	b.n	8005b2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	daf2      	bge.n	8005ae8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2210      	movs	r2, #16
 8005b0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b18:	d901      	bls.n	8005b1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e006      	b.n	8005b2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	f003 0310 	and.w	r3, r3, #16
 8005b26:	2b10      	cmp	r3, #16
 8005b28:	d0f0      	beq.n	8005b0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	460b      	mov	r3, r1
 8005b42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	68f9      	ldr	r1, [r7, #12]
 8005b54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3714      	adds	r7, #20
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr

08005b6a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b085      	sub	sp, #20
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005b84:	f023 0303 	bic.w	r3, r3, #3
 8005b88:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b98:	f043 0302 	orr.w	r3, r3, #2
 8005b9c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005be0:	d901      	bls.n	8005be6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e022      	b.n	8005c2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	daf2      	bge.n	8005bd4 <USB_CoreReset+0xc>

  count = 10U;
 8005bee:	230a      	movs	r3, #10
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005bf2:	e002      	b.n	8005bfa <USB_CoreReset+0x32>
  {
    count--;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1f9      	bne.n	8005bf4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f043 0201 	orr.w	r2, r3, #1
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c18:	d901      	bls.n	8005c1e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e006      	b.n	8005c2c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d0f0      	beq.n	8005c0c <USB_CoreReset+0x44>

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <std>:
 8005c38:	2300      	movs	r3, #0
 8005c3a:	b510      	push	{r4, lr}
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c46:	6083      	str	r3, [r0, #8]
 8005c48:	8181      	strh	r1, [r0, #12]
 8005c4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c4c:	81c2      	strh	r2, [r0, #14]
 8005c4e:	6183      	str	r3, [r0, #24]
 8005c50:	4619      	mov	r1, r3
 8005c52:	2208      	movs	r2, #8
 8005c54:	305c      	adds	r0, #92	@ 0x5c
 8005c56:	f000 f9e7 	bl	8006028 <memset>
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c90 <std+0x58>)
 8005c5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c94 <std+0x5c>)
 8005c60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c62:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <std+0x60>)
 8005c64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c66:	4b0d      	ldr	r3, [pc, #52]	@ (8005c9c <std+0x64>)
 8005c68:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca0 <std+0x68>)
 8005c6c:	6224      	str	r4, [r4, #32]
 8005c6e:	429c      	cmp	r4, r3
 8005c70:	d006      	beq.n	8005c80 <std+0x48>
 8005c72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c76:	4294      	cmp	r4, r2
 8005c78:	d002      	beq.n	8005c80 <std+0x48>
 8005c7a:	33d0      	adds	r3, #208	@ 0xd0
 8005c7c:	429c      	cmp	r4, r3
 8005c7e:	d105      	bne.n	8005c8c <std+0x54>
 8005c80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c88:	f000 ba46 	b.w	8006118 <__retarget_lock_init_recursive>
 8005c8c:	bd10      	pop	{r4, pc}
 8005c8e:	bf00      	nop
 8005c90:	08005e79 	.word	0x08005e79
 8005c94:	08005e9b 	.word	0x08005e9b
 8005c98:	08005ed3 	.word	0x08005ed3
 8005c9c:	08005ef7 	.word	0x08005ef7
 8005ca0:	20001d88 	.word	0x20001d88

08005ca4 <stdio_exit_handler>:
 8005ca4:	4a02      	ldr	r2, [pc, #8]	@ (8005cb0 <stdio_exit_handler+0xc>)
 8005ca6:	4903      	ldr	r1, [pc, #12]	@ (8005cb4 <stdio_exit_handler+0x10>)
 8005ca8:	4803      	ldr	r0, [pc, #12]	@ (8005cb8 <stdio_exit_handler+0x14>)
 8005caa:	f000 b869 	b.w	8005d80 <_fwalk_sglue>
 8005cae:	bf00      	nop
 8005cb0:	20000060 	.word	0x20000060
 8005cb4:	08006419 	.word	0x08006419
 8005cb8:	20000070 	.word	0x20000070

08005cbc <cleanup_stdio>:
 8005cbc:	6841      	ldr	r1, [r0, #4]
 8005cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf0 <cleanup_stdio+0x34>)
 8005cc0:	4299      	cmp	r1, r3
 8005cc2:	b510      	push	{r4, lr}
 8005cc4:	4604      	mov	r4, r0
 8005cc6:	d001      	beq.n	8005ccc <cleanup_stdio+0x10>
 8005cc8:	f000 fba6 	bl	8006418 <_fflush_r>
 8005ccc:	68a1      	ldr	r1, [r4, #8]
 8005cce:	4b09      	ldr	r3, [pc, #36]	@ (8005cf4 <cleanup_stdio+0x38>)
 8005cd0:	4299      	cmp	r1, r3
 8005cd2:	d002      	beq.n	8005cda <cleanup_stdio+0x1e>
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	f000 fb9f 	bl	8006418 <_fflush_r>
 8005cda:	68e1      	ldr	r1, [r4, #12]
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <cleanup_stdio+0x3c>)
 8005cde:	4299      	cmp	r1, r3
 8005ce0:	d004      	beq.n	8005cec <cleanup_stdio+0x30>
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ce8:	f000 bb96 	b.w	8006418 <_fflush_r>
 8005cec:	bd10      	pop	{r4, pc}
 8005cee:	bf00      	nop
 8005cf0:	20001d88 	.word	0x20001d88
 8005cf4:	20001df0 	.word	0x20001df0
 8005cf8:	20001e58 	.word	0x20001e58

08005cfc <global_stdio_init.part.0>:
 8005cfc:	b510      	push	{r4, lr}
 8005cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8005d2c <global_stdio_init.part.0+0x30>)
 8005d00:	4c0b      	ldr	r4, [pc, #44]	@ (8005d30 <global_stdio_init.part.0+0x34>)
 8005d02:	4a0c      	ldr	r2, [pc, #48]	@ (8005d34 <global_stdio_init.part.0+0x38>)
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	4620      	mov	r0, r4
 8005d08:	2200      	movs	r2, #0
 8005d0a:	2104      	movs	r1, #4
 8005d0c:	f7ff ff94 	bl	8005c38 <std>
 8005d10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d14:	2201      	movs	r2, #1
 8005d16:	2109      	movs	r1, #9
 8005d18:	f7ff ff8e 	bl	8005c38 <std>
 8005d1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d20:	2202      	movs	r2, #2
 8005d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d26:	2112      	movs	r1, #18
 8005d28:	f7ff bf86 	b.w	8005c38 <std>
 8005d2c:	20001ec0 	.word	0x20001ec0
 8005d30:	20001d88 	.word	0x20001d88
 8005d34:	08005ca5 	.word	0x08005ca5

08005d38 <__sfp_lock_acquire>:
 8005d38:	4801      	ldr	r0, [pc, #4]	@ (8005d40 <__sfp_lock_acquire+0x8>)
 8005d3a:	f000 b9ee 	b.w	800611a <__retarget_lock_acquire_recursive>
 8005d3e:	bf00      	nop
 8005d40:	20001ec9 	.word	0x20001ec9

08005d44 <__sfp_lock_release>:
 8005d44:	4801      	ldr	r0, [pc, #4]	@ (8005d4c <__sfp_lock_release+0x8>)
 8005d46:	f000 b9e9 	b.w	800611c <__retarget_lock_release_recursive>
 8005d4a:	bf00      	nop
 8005d4c:	20001ec9 	.word	0x20001ec9

08005d50 <__sinit>:
 8005d50:	b510      	push	{r4, lr}
 8005d52:	4604      	mov	r4, r0
 8005d54:	f7ff fff0 	bl	8005d38 <__sfp_lock_acquire>
 8005d58:	6a23      	ldr	r3, [r4, #32]
 8005d5a:	b11b      	cbz	r3, 8005d64 <__sinit+0x14>
 8005d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d60:	f7ff bff0 	b.w	8005d44 <__sfp_lock_release>
 8005d64:	4b04      	ldr	r3, [pc, #16]	@ (8005d78 <__sinit+0x28>)
 8005d66:	6223      	str	r3, [r4, #32]
 8005d68:	4b04      	ldr	r3, [pc, #16]	@ (8005d7c <__sinit+0x2c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1f5      	bne.n	8005d5c <__sinit+0xc>
 8005d70:	f7ff ffc4 	bl	8005cfc <global_stdio_init.part.0>
 8005d74:	e7f2      	b.n	8005d5c <__sinit+0xc>
 8005d76:	bf00      	nop
 8005d78:	08005cbd 	.word	0x08005cbd
 8005d7c:	20001ec0 	.word	0x20001ec0

08005d80 <_fwalk_sglue>:
 8005d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d84:	4607      	mov	r7, r0
 8005d86:	4688      	mov	r8, r1
 8005d88:	4614      	mov	r4, r2
 8005d8a:	2600      	movs	r6, #0
 8005d8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d90:	f1b9 0901 	subs.w	r9, r9, #1
 8005d94:	d505      	bpl.n	8005da2 <_fwalk_sglue+0x22>
 8005d96:	6824      	ldr	r4, [r4, #0]
 8005d98:	2c00      	cmp	r4, #0
 8005d9a:	d1f7      	bne.n	8005d8c <_fwalk_sglue+0xc>
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da2:	89ab      	ldrh	r3, [r5, #12]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d907      	bls.n	8005db8 <_fwalk_sglue+0x38>
 8005da8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005dac:	3301      	adds	r3, #1
 8005dae:	d003      	beq.n	8005db8 <_fwalk_sglue+0x38>
 8005db0:	4629      	mov	r1, r5
 8005db2:	4638      	mov	r0, r7
 8005db4:	47c0      	blx	r8
 8005db6:	4306      	orrs	r6, r0
 8005db8:	3568      	adds	r5, #104	@ 0x68
 8005dba:	e7e9      	b.n	8005d90 <_fwalk_sglue+0x10>

08005dbc <_puts_r>:
 8005dbc:	6a03      	ldr	r3, [r0, #32]
 8005dbe:	b570      	push	{r4, r5, r6, lr}
 8005dc0:	6884      	ldr	r4, [r0, #8]
 8005dc2:	4605      	mov	r5, r0
 8005dc4:	460e      	mov	r6, r1
 8005dc6:	b90b      	cbnz	r3, 8005dcc <_puts_r+0x10>
 8005dc8:	f7ff ffc2 	bl	8005d50 <__sinit>
 8005dcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dce:	07db      	lsls	r3, r3, #31
 8005dd0:	d405      	bmi.n	8005dde <_puts_r+0x22>
 8005dd2:	89a3      	ldrh	r3, [r4, #12]
 8005dd4:	0598      	lsls	r0, r3, #22
 8005dd6:	d402      	bmi.n	8005dde <_puts_r+0x22>
 8005dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dda:	f000 f99e 	bl	800611a <__retarget_lock_acquire_recursive>
 8005dde:	89a3      	ldrh	r3, [r4, #12]
 8005de0:	0719      	lsls	r1, r3, #28
 8005de2:	d502      	bpl.n	8005dea <_puts_r+0x2e>
 8005de4:	6923      	ldr	r3, [r4, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d135      	bne.n	8005e56 <_puts_r+0x9a>
 8005dea:	4621      	mov	r1, r4
 8005dec:	4628      	mov	r0, r5
 8005dee:	f000 f8c5 	bl	8005f7c <__swsetup_r>
 8005df2:	b380      	cbz	r0, 8005e56 <_puts_r+0x9a>
 8005df4:	f04f 35ff 	mov.w	r5, #4294967295
 8005df8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dfa:	07da      	lsls	r2, r3, #31
 8005dfc:	d405      	bmi.n	8005e0a <_puts_r+0x4e>
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	059b      	lsls	r3, r3, #22
 8005e02:	d402      	bmi.n	8005e0a <_puts_r+0x4e>
 8005e04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e06:	f000 f989 	bl	800611c <__retarget_lock_release_recursive>
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	bd70      	pop	{r4, r5, r6, pc}
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	da04      	bge.n	8005e1c <_puts_r+0x60>
 8005e12:	69a2      	ldr	r2, [r4, #24]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	dc17      	bgt.n	8005e48 <_puts_r+0x8c>
 8005e18:	290a      	cmp	r1, #10
 8005e1a:	d015      	beq.n	8005e48 <_puts_r+0x8c>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	6022      	str	r2, [r4, #0]
 8005e22:	7019      	strb	r1, [r3, #0]
 8005e24:	68a3      	ldr	r3, [r4, #8]
 8005e26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	60a3      	str	r3, [r4, #8]
 8005e2e:	2900      	cmp	r1, #0
 8005e30:	d1ed      	bne.n	8005e0e <_puts_r+0x52>
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	da11      	bge.n	8005e5a <_puts_r+0x9e>
 8005e36:	4622      	mov	r2, r4
 8005e38:	210a      	movs	r1, #10
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f000 f85f 	bl	8005efe <__swbuf_r>
 8005e40:	3001      	adds	r0, #1
 8005e42:	d0d7      	beq.n	8005df4 <_puts_r+0x38>
 8005e44:	250a      	movs	r5, #10
 8005e46:	e7d7      	b.n	8005df8 <_puts_r+0x3c>
 8005e48:	4622      	mov	r2, r4
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	f000 f857 	bl	8005efe <__swbuf_r>
 8005e50:	3001      	adds	r0, #1
 8005e52:	d1e7      	bne.n	8005e24 <_puts_r+0x68>
 8005e54:	e7ce      	b.n	8005df4 <_puts_r+0x38>
 8005e56:	3e01      	subs	r6, #1
 8005e58:	e7e4      	b.n	8005e24 <_puts_r+0x68>
 8005e5a:	6823      	ldr	r3, [r4, #0]
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	6022      	str	r2, [r4, #0]
 8005e60:	220a      	movs	r2, #10
 8005e62:	701a      	strb	r2, [r3, #0]
 8005e64:	e7ee      	b.n	8005e44 <_puts_r+0x88>
	...

08005e68 <puts>:
 8005e68:	4b02      	ldr	r3, [pc, #8]	@ (8005e74 <puts+0xc>)
 8005e6a:	4601      	mov	r1, r0
 8005e6c:	6818      	ldr	r0, [r3, #0]
 8005e6e:	f7ff bfa5 	b.w	8005dbc <_puts_r>
 8005e72:	bf00      	nop
 8005e74:	2000006c 	.word	0x2000006c

08005e78 <__sread>:
 8005e78:	b510      	push	{r4, lr}
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e80:	f000 f8fc 	bl	800607c <_read_r>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	bfab      	itete	ge
 8005e88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8005e8c:	181b      	addge	r3, r3, r0
 8005e8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e92:	bfac      	ite	ge
 8005e94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e96:	81a3      	strhlt	r3, [r4, #12]
 8005e98:	bd10      	pop	{r4, pc}

08005e9a <__swrite>:
 8005e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e9e:	461f      	mov	r7, r3
 8005ea0:	898b      	ldrh	r3, [r1, #12]
 8005ea2:	05db      	lsls	r3, r3, #23
 8005ea4:	4605      	mov	r5, r0
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	4616      	mov	r6, r2
 8005eaa:	d505      	bpl.n	8005eb8 <__swrite+0x1e>
 8005eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f000 f8d0 	bl	8006058 <_lseek_r>
 8005eb8:	89a3      	ldrh	r3, [r4, #12]
 8005eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ebe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ec2:	81a3      	strh	r3, [r4, #12]
 8005ec4:	4632      	mov	r2, r6
 8005ec6:	463b      	mov	r3, r7
 8005ec8:	4628      	mov	r0, r5
 8005eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ece:	f000 b8e7 	b.w	80060a0 <_write_r>

08005ed2 <__sseek>:
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eda:	f000 f8bd 	bl	8006058 <_lseek_r>
 8005ede:	1c43      	adds	r3, r0, #1
 8005ee0:	89a3      	ldrh	r3, [r4, #12]
 8005ee2:	bf15      	itete	ne
 8005ee4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ee6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005eea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005eee:	81a3      	strheq	r3, [r4, #12]
 8005ef0:	bf18      	it	ne
 8005ef2:	81a3      	strhne	r3, [r4, #12]
 8005ef4:	bd10      	pop	{r4, pc}

08005ef6 <__sclose>:
 8005ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005efa:	f000 b89d 	b.w	8006038 <_close_r>

08005efe <__swbuf_r>:
 8005efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f00:	460e      	mov	r6, r1
 8005f02:	4614      	mov	r4, r2
 8005f04:	4605      	mov	r5, r0
 8005f06:	b118      	cbz	r0, 8005f10 <__swbuf_r+0x12>
 8005f08:	6a03      	ldr	r3, [r0, #32]
 8005f0a:	b90b      	cbnz	r3, 8005f10 <__swbuf_r+0x12>
 8005f0c:	f7ff ff20 	bl	8005d50 <__sinit>
 8005f10:	69a3      	ldr	r3, [r4, #24]
 8005f12:	60a3      	str	r3, [r4, #8]
 8005f14:	89a3      	ldrh	r3, [r4, #12]
 8005f16:	071a      	lsls	r2, r3, #28
 8005f18:	d501      	bpl.n	8005f1e <__swbuf_r+0x20>
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	b943      	cbnz	r3, 8005f30 <__swbuf_r+0x32>
 8005f1e:	4621      	mov	r1, r4
 8005f20:	4628      	mov	r0, r5
 8005f22:	f000 f82b 	bl	8005f7c <__swsetup_r>
 8005f26:	b118      	cbz	r0, 8005f30 <__swbuf_r+0x32>
 8005f28:	f04f 37ff 	mov.w	r7, #4294967295
 8005f2c:	4638      	mov	r0, r7
 8005f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	6922      	ldr	r2, [r4, #16]
 8005f34:	1a98      	subs	r0, r3, r2
 8005f36:	6963      	ldr	r3, [r4, #20]
 8005f38:	b2f6      	uxtb	r6, r6
 8005f3a:	4283      	cmp	r3, r0
 8005f3c:	4637      	mov	r7, r6
 8005f3e:	dc05      	bgt.n	8005f4c <__swbuf_r+0x4e>
 8005f40:	4621      	mov	r1, r4
 8005f42:	4628      	mov	r0, r5
 8005f44:	f000 fa68 	bl	8006418 <_fflush_r>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	d1ed      	bne.n	8005f28 <__swbuf_r+0x2a>
 8005f4c:	68a3      	ldr	r3, [r4, #8]
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	60a3      	str	r3, [r4, #8]
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	6022      	str	r2, [r4, #0]
 8005f58:	701e      	strb	r6, [r3, #0]
 8005f5a:	6962      	ldr	r2, [r4, #20]
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d004      	beq.n	8005f6c <__swbuf_r+0x6e>
 8005f62:	89a3      	ldrh	r3, [r4, #12]
 8005f64:	07db      	lsls	r3, r3, #31
 8005f66:	d5e1      	bpl.n	8005f2c <__swbuf_r+0x2e>
 8005f68:	2e0a      	cmp	r6, #10
 8005f6a:	d1df      	bne.n	8005f2c <__swbuf_r+0x2e>
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 fa52 	bl	8006418 <_fflush_r>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d0d9      	beq.n	8005f2c <__swbuf_r+0x2e>
 8005f78:	e7d6      	b.n	8005f28 <__swbuf_r+0x2a>
	...

08005f7c <__swsetup_r>:
 8005f7c:	b538      	push	{r3, r4, r5, lr}
 8005f7e:	4b29      	ldr	r3, [pc, #164]	@ (8006024 <__swsetup_r+0xa8>)
 8005f80:	4605      	mov	r5, r0
 8005f82:	6818      	ldr	r0, [r3, #0]
 8005f84:	460c      	mov	r4, r1
 8005f86:	b118      	cbz	r0, 8005f90 <__swsetup_r+0x14>
 8005f88:	6a03      	ldr	r3, [r0, #32]
 8005f8a:	b90b      	cbnz	r3, 8005f90 <__swsetup_r+0x14>
 8005f8c:	f7ff fee0 	bl	8005d50 <__sinit>
 8005f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f94:	0719      	lsls	r1, r3, #28
 8005f96:	d422      	bmi.n	8005fde <__swsetup_r+0x62>
 8005f98:	06da      	lsls	r2, r3, #27
 8005f9a:	d407      	bmi.n	8005fac <__swsetup_r+0x30>
 8005f9c:	2209      	movs	r2, #9
 8005f9e:	602a      	str	r2, [r5, #0]
 8005fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fa4:	81a3      	strh	r3, [r4, #12]
 8005fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8005faa:	e033      	b.n	8006014 <__swsetup_r+0x98>
 8005fac:	0758      	lsls	r0, r3, #29
 8005fae:	d512      	bpl.n	8005fd6 <__swsetup_r+0x5a>
 8005fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fb2:	b141      	cbz	r1, 8005fc6 <__swsetup_r+0x4a>
 8005fb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fb8:	4299      	cmp	r1, r3
 8005fba:	d002      	beq.n	8005fc2 <__swsetup_r+0x46>
 8005fbc:	4628      	mov	r0, r5
 8005fbe:	f000 f8af 	bl	8006120 <_free_r>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fc6:	89a3      	ldrh	r3, [r4, #12]
 8005fc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005fcc:	81a3      	strh	r3, [r4, #12]
 8005fce:	2300      	movs	r3, #0
 8005fd0:	6063      	str	r3, [r4, #4]
 8005fd2:	6923      	ldr	r3, [r4, #16]
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	89a3      	ldrh	r3, [r4, #12]
 8005fd8:	f043 0308 	orr.w	r3, r3, #8
 8005fdc:	81a3      	strh	r3, [r4, #12]
 8005fde:	6923      	ldr	r3, [r4, #16]
 8005fe0:	b94b      	cbnz	r3, 8005ff6 <__swsetup_r+0x7a>
 8005fe2:	89a3      	ldrh	r3, [r4, #12]
 8005fe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fec:	d003      	beq.n	8005ff6 <__swsetup_r+0x7a>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	f000 fa5f 	bl	80064b4 <__smakebuf_r>
 8005ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ffa:	f013 0201 	ands.w	r2, r3, #1
 8005ffe:	d00a      	beq.n	8006016 <__swsetup_r+0x9a>
 8006000:	2200      	movs	r2, #0
 8006002:	60a2      	str	r2, [r4, #8]
 8006004:	6962      	ldr	r2, [r4, #20]
 8006006:	4252      	negs	r2, r2
 8006008:	61a2      	str	r2, [r4, #24]
 800600a:	6922      	ldr	r2, [r4, #16]
 800600c:	b942      	cbnz	r2, 8006020 <__swsetup_r+0xa4>
 800600e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006012:	d1c5      	bne.n	8005fa0 <__swsetup_r+0x24>
 8006014:	bd38      	pop	{r3, r4, r5, pc}
 8006016:	0799      	lsls	r1, r3, #30
 8006018:	bf58      	it	pl
 800601a:	6962      	ldrpl	r2, [r4, #20]
 800601c:	60a2      	str	r2, [r4, #8]
 800601e:	e7f4      	b.n	800600a <__swsetup_r+0x8e>
 8006020:	2000      	movs	r0, #0
 8006022:	e7f7      	b.n	8006014 <__swsetup_r+0x98>
 8006024:	2000006c 	.word	0x2000006c

08006028 <memset>:
 8006028:	4402      	add	r2, r0
 800602a:	4603      	mov	r3, r0
 800602c:	4293      	cmp	r3, r2
 800602e:	d100      	bne.n	8006032 <memset+0xa>
 8006030:	4770      	bx	lr
 8006032:	f803 1b01 	strb.w	r1, [r3], #1
 8006036:	e7f9      	b.n	800602c <memset+0x4>

08006038 <_close_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4d06      	ldr	r5, [pc, #24]	@ (8006054 <_close_r+0x1c>)
 800603c:	2300      	movs	r3, #0
 800603e:	4604      	mov	r4, r0
 8006040:	4608      	mov	r0, r1
 8006042:	602b      	str	r3, [r5, #0]
 8006044:	f7fb fa09 	bl	800145a <_close>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d102      	bne.n	8006052 <_close_r+0x1a>
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	b103      	cbz	r3, 8006052 <_close_r+0x1a>
 8006050:	6023      	str	r3, [r4, #0]
 8006052:	bd38      	pop	{r3, r4, r5, pc}
 8006054:	20001ec4 	.word	0x20001ec4

08006058 <_lseek_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	4d07      	ldr	r5, [pc, #28]	@ (8006078 <_lseek_r+0x20>)
 800605c:	4604      	mov	r4, r0
 800605e:	4608      	mov	r0, r1
 8006060:	4611      	mov	r1, r2
 8006062:	2200      	movs	r2, #0
 8006064:	602a      	str	r2, [r5, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	f7fb fa1e 	bl	80014a8 <_lseek>
 800606c:	1c43      	adds	r3, r0, #1
 800606e:	d102      	bne.n	8006076 <_lseek_r+0x1e>
 8006070:	682b      	ldr	r3, [r5, #0]
 8006072:	b103      	cbz	r3, 8006076 <_lseek_r+0x1e>
 8006074:	6023      	str	r3, [r4, #0]
 8006076:	bd38      	pop	{r3, r4, r5, pc}
 8006078:	20001ec4 	.word	0x20001ec4

0800607c <_read_r>:
 800607c:	b538      	push	{r3, r4, r5, lr}
 800607e:	4d07      	ldr	r5, [pc, #28]	@ (800609c <_read_r+0x20>)
 8006080:	4604      	mov	r4, r0
 8006082:	4608      	mov	r0, r1
 8006084:	4611      	mov	r1, r2
 8006086:	2200      	movs	r2, #0
 8006088:	602a      	str	r2, [r5, #0]
 800608a:	461a      	mov	r2, r3
 800608c:	f7fb f9ac 	bl	80013e8 <_read>
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	d102      	bne.n	800609a <_read_r+0x1e>
 8006094:	682b      	ldr	r3, [r5, #0]
 8006096:	b103      	cbz	r3, 800609a <_read_r+0x1e>
 8006098:	6023      	str	r3, [r4, #0]
 800609a:	bd38      	pop	{r3, r4, r5, pc}
 800609c:	20001ec4 	.word	0x20001ec4

080060a0 <_write_r>:
 80060a0:	b538      	push	{r3, r4, r5, lr}
 80060a2:	4d07      	ldr	r5, [pc, #28]	@ (80060c0 <_write_r+0x20>)
 80060a4:	4604      	mov	r4, r0
 80060a6:	4608      	mov	r0, r1
 80060a8:	4611      	mov	r1, r2
 80060aa:	2200      	movs	r2, #0
 80060ac:	602a      	str	r2, [r5, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	f7fb f9b7 	bl	8001422 <_write>
 80060b4:	1c43      	adds	r3, r0, #1
 80060b6:	d102      	bne.n	80060be <_write_r+0x1e>
 80060b8:	682b      	ldr	r3, [r5, #0]
 80060ba:	b103      	cbz	r3, 80060be <_write_r+0x1e>
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	bd38      	pop	{r3, r4, r5, pc}
 80060c0:	20001ec4 	.word	0x20001ec4

080060c4 <__errno>:
 80060c4:	4b01      	ldr	r3, [pc, #4]	@ (80060cc <__errno+0x8>)
 80060c6:	6818      	ldr	r0, [r3, #0]
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	2000006c 	.word	0x2000006c

080060d0 <__libc_init_array>:
 80060d0:	b570      	push	{r4, r5, r6, lr}
 80060d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006108 <__libc_init_array+0x38>)
 80060d4:	4c0d      	ldr	r4, [pc, #52]	@ (800610c <__libc_init_array+0x3c>)
 80060d6:	1b64      	subs	r4, r4, r5
 80060d8:	10a4      	asrs	r4, r4, #2
 80060da:	2600      	movs	r6, #0
 80060dc:	42a6      	cmp	r6, r4
 80060de:	d109      	bne.n	80060f4 <__libc_init_array+0x24>
 80060e0:	4d0b      	ldr	r5, [pc, #44]	@ (8006110 <__libc_init_array+0x40>)
 80060e2:	4c0c      	ldr	r4, [pc, #48]	@ (8006114 <__libc_init_array+0x44>)
 80060e4:	f000 fa54 	bl	8006590 <_init>
 80060e8:	1b64      	subs	r4, r4, r5
 80060ea:	10a4      	asrs	r4, r4, #2
 80060ec:	2600      	movs	r6, #0
 80060ee:	42a6      	cmp	r6, r4
 80060f0:	d105      	bne.n	80060fe <__libc_init_array+0x2e>
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
 80060f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060f8:	4798      	blx	r3
 80060fa:	3601      	adds	r6, #1
 80060fc:	e7ee      	b.n	80060dc <__libc_init_array+0xc>
 80060fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006102:	4798      	blx	r3
 8006104:	3601      	adds	r6, #1
 8006106:	e7f2      	b.n	80060ee <__libc_init_array+0x1e>
 8006108:	08006628 	.word	0x08006628
 800610c:	08006628 	.word	0x08006628
 8006110:	08006628 	.word	0x08006628
 8006114:	0800662c 	.word	0x0800662c

08006118 <__retarget_lock_init_recursive>:
 8006118:	4770      	bx	lr

0800611a <__retarget_lock_acquire_recursive>:
 800611a:	4770      	bx	lr

0800611c <__retarget_lock_release_recursive>:
 800611c:	4770      	bx	lr
	...

08006120 <_free_r>:
 8006120:	b538      	push	{r3, r4, r5, lr}
 8006122:	4605      	mov	r5, r0
 8006124:	2900      	cmp	r1, #0
 8006126:	d041      	beq.n	80061ac <_free_r+0x8c>
 8006128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800612c:	1f0c      	subs	r4, r1, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	bfb8      	it	lt
 8006132:	18e4      	addlt	r4, r4, r3
 8006134:	f000 f8e0 	bl	80062f8 <__malloc_lock>
 8006138:	4a1d      	ldr	r2, [pc, #116]	@ (80061b0 <_free_r+0x90>)
 800613a:	6813      	ldr	r3, [r2, #0]
 800613c:	b933      	cbnz	r3, 800614c <_free_r+0x2c>
 800613e:	6063      	str	r3, [r4, #4]
 8006140:	6014      	str	r4, [r2, #0]
 8006142:	4628      	mov	r0, r5
 8006144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006148:	f000 b8dc 	b.w	8006304 <__malloc_unlock>
 800614c:	42a3      	cmp	r3, r4
 800614e:	d908      	bls.n	8006162 <_free_r+0x42>
 8006150:	6820      	ldr	r0, [r4, #0]
 8006152:	1821      	adds	r1, r4, r0
 8006154:	428b      	cmp	r3, r1
 8006156:	bf01      	itttt	eq
 8006158:	6819      	ldreq	r1, [r3, #0]
 800615a:	685b      	ldreq	r3, [r3, #4]
 800615c:	1809      	addeq	r1, r1, r0
 800615e:	6021      	streq	r1, [r4, #0]
 8006160:	e7ed      	b.n	800613e <_free_r+0x1e>
 8006162:	461a      	mov	r2, r3
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	b10b      	cbz	r3, 800616c <_free_r+0x4c>
 8006168:	42a3      	cmp	r3, r4
 800616a:	d9fa      	bls.n	8006162 <_free_r+0x42>
 800616c:	6811      	ldr	r1, [r2, #0]
 800616e:	1850      	adds	r0, r2, r1
 8006170:	42a0      	cmp	r0, r4
 8006172:	d10b      	bne.n	800618c <_free_r+0x6c>
 8006174:	6820      	ldr	r0, [r4, #0]
 8006176:	4401      	add	r1, r0
 8006178:	1850      	adds	r0, r2, r1
 800617a:	4283      	cmp	r3, r0
 800617c:	6011      	str	r1, [r2, #0]
 800617e:	d1e0      	bne.n	8006142 <_free_r+0x22>
 8006180:	6818      	ldr	r0, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	6053      	str	r3, [r2, #4]
 8006186:	4408      	add	r0, r1
 8006188:	6010      	str	r0, [r2, #0]
 800618a:	e7da      	b.n	8006142 <_free_r+0x22>
 800618c:	d902      	bls.n	8006194 <_free_r+0x74>
 800618e:	230c      	movs	r3, #12
 8006190:	602b      	str	r3, [r5, #0]
 8006192:	e7d6      	b.n	8006142 <_free_r+0x22>
 8006194:	6820      	ldr	r0, [r4, #0]
 8006196:	1821      	adds	r1, r4, r0
 8006198:	428b      	cmp	r3, r1
 800619a:	bf04      	itt	eq
 800619c:	6819      	ldreq	r1, [r3, #0]
 800619e:	685b      	ldreq	r3, [r3, #4]
 80061a0:	6063      	str	r3, [r4, #4]
 80061a2:	bf04      	itt	eq
 80061a4:	1809      	addeq	r1, r1, r0
 80061a6:	6021      	streq	r1, [r4, #0]
 80061a8:	6054      	str	r4, [r2, #4]
 80061aa:	e7ca      	b.n	8006142 <_free_r+0x22>
 80061ac:	bd38      	pop	{r3, r4, r5, pc}
 80061ae:	bf00      	nop
 80061b0:	20001ed0 	.word	0x20001ed0

080061b4 <sbrk_aligned>:
 80061b4:	b570      	push	{r4, r5, r6, lr}
 80061b6:	4e0f      	ldr	r6, [pc, #60]	@ (80061f4 <sbrk_aligned+0x40>)
 80061b8:	460c      	mov	r4, r1
 80061ba:	6831      	ldr	r1, [r6, #0]
 80061bc:	4605      	mov	r5, r0
 80061be:	b911      	cbnz	r1, 80061c6 <sbrk_aligned+0x12>
 80061c0:	f000 f9d6 	bl	8006570 <_sbrk_r>
 80061c4:	6030      	str	r0, [r6, #0]
 80061c6:	4621      	mov	r1, r4
 80061c8:	4628      	mov	r0, r5
 80061ca:	f000 f9d1 	bl	8006570 <_sbrk_r>
 80061ce:	1c43      	adds	r3, r0, #1
 80061d0:	d103      	bne.n	80061da <sbrk_aligned+0x26>
 80061d2:	f04f 34ff 	mov.w	r4, #4294967295
 80061d6:	4620      	mov	r0, r4
 80061d8:	bd70      	pop	{r4, r5, r6, pc}
 80061da:	1cc4      	adds	r4, r0, #3
 80061dc:	f024 0403 	bic.w	r4, r4, #3
 80061e0:	42a0      	cmp	r0, r4
 80061e2:	d0f8      	beq.n	80061d6 <sbrk_aligned+0x22>
 80061e4:	1a21      	subs	r1, r4, r0
 80061e6:	4628      	mov	r0, r5
 80061e8:	f000 f9c2 	bl	8006570 <_sbrk_r>
 80061ec:	3001      	adds	r0, #1
 80061ee:	d1f2      	bne.n	80061d6 <sbrk_aligned+0x22>
 80061f0:	e7ef      	b.n	80061d2 <sbrk_aligned+0x1e>
 80061f2:	bf00      	nop
 80061f4:	20001ecc 	.word	0x20001ecc

080061f8 <_malloc_r>:
 80061f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061fc:	1ccd      	adds	r5, r1, #3
 80061fe:	f025 0503 	bic.w	r5, r5, #3
 8006202:	3508      	adds	r5, #8
 8006204:	2d0c      	cmp	r5, #12
 8006206:	bf38      	it	cc
 8006208:	250c      	movcc	r5, #12
 800620a:	2d00      	cmp	r5, #0
 800620c:	4606      	mov	r6, r0
 800620e:	db01      	blt.n	8006214 <_malloc_r+0x1c>
 8006210:	42a9      	cmp	r1, r5
 8006212:	d904      	bls.n	800621e <_malloc_r+0x26>
 8006214:	230c      	movs	r3, #12
 8006216:	6033      	str	r3, [r6, #0]
 8006218:	2000      	movs	r0, #0
 800621a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800621e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80062f4 <_malloc_r+0xfc>
 8006222:	f000 f869 	bl	80062f8 <__malloc_lock>
 8006226:	f8d8 3000 	ldr.w	r3, [r8]
 800622a:	461c      	mov	r4, r3
 800622c:	bb44      	cbnz	r4, 8006280 <_malloc_r+0x88>
 800622e:	4629      	mov	r1, r5
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff ffbf 	bl	80061b4 <sbrk_aligned>
 8006236:	1c43      	adds	r3, r0, #1
 8006238:	4604      	mov	r4, r0
 800623a:	d158      	bne.n	80062ee <_malloc_r+0xf6>
 800623c:	f8d8 4000 	ldr.w	r4, [r8]
 8006240:	4627      	mov	r7, r4
 8006242:	2f00      	cmp	r7, #0
 8006244:	d143      	bne.n	80062ce <_malloc_r+0xd6>
 8006246:	2c00      	cmp	r4, #0
 8006248:	d04b      	beq.n	80062e2 <_malloc_r+0xea>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	4639      	mov	r1, r7
 800624e:	4630      	mov	r0, r6
 8006250:	eb04 0903 	add.w	r9, r4, r3
 8006254:	f000 f98c 	bl	8006570 <_sbrk_r>
 8006258:	4581      	cmp	r9, r0
 800625a:	d142      	bne.n	80062e2 <_malloc_r+0xea>
 800625c:	6821      	ldr	r1, [r4, #0]
 800625e:	1a6d      	subs	r5, r5, r1
 8006260:	4629      	mov	r1, r5
 8006262:	4630      	mov	r0, r6
 8006264:	f7ff ffa6 	bl	80061b4 <sbrk_aligned>
 8006268:	3001      	adds	r0, #1
 800626a:	d03a      	beq.n	80062e2 <_malloc_r+0xea>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	442b      	add	r3, r5
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	f8d8 3000 	ldr.w	r3, [r8]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	bb62      	cbnz	r2, 80062d4 <_malloc_r+0xdc>
 800627a:	f8c8 7000 	str.w	r7, [r8]
 800627e:	e00f      	b.n	80062a0 <_malloc_r+0xa8>
 8006280:	6822      	ldr	r2, [r4, #0]
 8006282:	1b52      	subs	r2, r2, r5
 8006284:	d420      	bmi.n	80062c8 <_malloc_r+0xd0>
 8006286:	2a0b      	cmp	r2, #11
 8006288:	d917      	bls.n	80062ba <_malloc_r+0xc2>
 800628a:	1961      	adds	r1, r4, r5
 800628c:	42a3      	cmp	r3, r4
 800628e:	6025      	str	r5, [r4, #0]
 8006290:	bf18      	it	ne
 8006292:	6059      	strne	r1, [r3, #4]
 8006294:	6863      	ldr	r3, [r4, #4]
 8006296:	bf08      	it	eq
 8006298:	f8c8 1000 	streq.w	r1, [r8]
 800629c:	5162      	str	r2, [r4, r5]
 800629e:	604b      	str	r3, [r1, #4]
 80062a0:	4630      	mov	r0, r6
 80062a2:	f000 f82f 	bl	8006304 <__malloc_unlock>
 80062a6:	f104 000b 	add.w	r0, r4, #11
 80062aa:	1d23      	adds	r3, r4, #4
 80062ac:	f020 0007 	bic.w	r0, r0, #7
 80062b0:	1ac2      	subs	r2, r0, r3
 80062b2:	bf1c      	itt	ne
 80062b4:	1a1b      	subne	r3, r3, r0
 80062b6:	50a3      	strne	r3, [r4, r2]
 80062b8:	e7af      	b.n	800621a <_malloc_r+0x22>
 80062ba:	6862      	ldr	r2, [r4, #4]
 80062bc:	42a3      	cmp	r3, r4
 80062be:	bf0c      	ite	eq
 80062c0:	f8c8 2000 	streq.w	r2, [r8]
 80062c4:	605a      	strne	r2, [r3, #4]
 80062c6:	e7eb      	b.n	80062a0 <_malloc_r+0xa8>
 80062c8:	4623      	mov	r3, r4
 80062ca:	6864      	ldr	r4, [r4, #4]
 80062cc:	e7ae      	b.n	800622c <_malloc_r+0x34>
 80062ce:	463c      	mov	r4, r7
 80062d0:	687f      	ldr	r7, [r7, #4]
 80062d2:	e7b6      	b.n	8006242 <_malloc_r+0x4a>
 80062d4:	461a      	mov	r2, r3
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	42a3      	cmp	r3, r4
 80062da:	d1fb      	bne.n	80062d4 <_malloc_r+0xdc>
 80062dc:	2300      	movs	r3, #0
 80062de:	6053      	str	r3, [r2, #4]
 80062e0:	e7de      	b.n	80062a0 <_malloc_r+0xa8>
 80062e2:	230c      	movs	r3, #12
 80062e4:	6033      	str	r3, [r6, #0]
 80062e6:	4630      	mov	r0, r6
 80062e8:	f000 f80c 	bl	8006304 <__malloc_unlock>
 80062ec:	e794      	b.n	8006218 <_malloc_r+0x20>
 80062ee:	6005      	str	r5, [r0, #0]
 80062f0:	e7d6      	b.n	80062a0 <_malloc_r+0xa8>
 80062f2:	bf00      	nop
 80062f4:	20001ed0 	.word	0x20001ed0

080062f8 <__malloc_lock>:
 80062f8:	4801      	ldr	r0, [pc, #4]	@ (8006300 <__malloc_lock+0x8>)
 80062fa:	f7ff bf0e 	b.w	800611a <__retarget_lock_acquire_recursive>
 80062fe:	bf00      	nop
 8006300:	20001ec8 	.word	0x20001ec8

08006304 <__malloc_unlock>:
 8006304:	4801      	ldr	r0, [pc, #4]	@ (800630c <__malloc_unlock+0x8>)
 8006306:	f7ff bf09 	b.w	800611c <__retarget_lock_release_recursive>
 800630a:	bf00      	nop
 800630c:	20001ec8 	.word	0x20001ec8

08006310 <__sflush_r>:
 8006310:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006318:	0716      	lsls	r6, r2, #28
 800631a:	4605      	mov	r5, r0
 800631c:	460c      	mov	r4, r1
 800631e:	d454      	bmi.n	80063ca <__sflush_r+0xba>
 8006320:	684b      	ldr	r3, [r1, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	dc02      	bgt.n	800632c <__sflush_r+0x1c>
 8006326:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	dd48      	ble.n	80063be <__sflush_r+0xae>
 800632c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800632e:	2e00      	cmp	r6, #0
 8006330:	d045      	beq.n	80063be <__sflush_r+0xae>
 8006332:	2300      	movs	r3, #0
 8006334:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006338:	682f      	ldr	r7, [r5, #0]
 800633a:	6a21      	ldr	r1, [r4, #32]
 800633c:	602b      	str	r3, [r5, #0]
 800633e:	d030      	beq.n	80063a2 <__sflush_r+0x92>
 8006340:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006342:	89a3      	ldrh	r3, [r4, #12]
 8006344:	0759      	lsls	r1, r3, #29
 8006346:	d505      	bpl.n	8006354 <__sflush_r+0x44>
 8006348:	6863      	ldr	r3, [r4, #4]
 800634a:	1ad2      	subs	r2, r2, r3
 800634c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800634e:	b10b      	cbz	r3, 8006354 <__sflush_r+0x44>
 8006350:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006352:	1ad2      	subs	r2, r2, r3
 8006354:	2300      	movs	r3, #0
 8006356:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006358:	6a21      	ldr	r1, [r4, #32]
 800635a:	4628      	mov	r0, r5
 800635c:	47b0      	blx	r6
 800635e:	1c43      	adds	r3, r0, #1
 8006360:	89a3      	ldrh	r3, [r4, #12]
 8006362:	d106      	bne.n	8006372 <__sflush_r+0x62>
 8006364:	6829      	ldr	r1, [r5, #0]
 8006366:	291d      	cmp	r1, #29
 8006368:	d82b      	bhi.n	80063c2 <__sflush_r+0xb2>
 800636a:	4a2a      	ldr	r2, [pc, #168]	@ (8006414 <__sflush_r+0x104>)
 800636c:	40ca      	lsrs	r2, r1
 800636e:	07d6      	lsls	r6, r2, #31
 8006370:	d527      	bpl.n	80063c2 <__sflush_r+0xb2>
 8006372:	2200      	movs	r2, #0
 8006374:	6062      	str	r2, [r4, #4]
 8006376:	04d9      	lsls	r1, r3, #19
 8006378:	6922      	ldr	r2, [r4, #16]
 800637a:	6022      	str	r2, [r4, #0]
 800637c:	d504      	bpl.n	8006388 <__sflush_r+0x78>
 800637e:	1c42      	adds	r2, r0, #1
 8006380:	d101      	bne.n	8006386 <__sflush_r+0x76>
 8006382:	682b      	ldr	r3, [r5, #0]
 8006384:	b903      	cbnz	r3, 8006388 <__sflush_r+0x78>
 8006386:	6560      	str	r0, [r4, #84]	@ 0x54
 8006388:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800638a:	602f      	str	r7, [r5, #0]
 800638c:	b1b9      	cbz	r1, 80063be <__sflush_r+0xae>
 800638e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006392:	4299      	cmp	r1, r3
 8006394:	d002      	beq.n	800639c <__sflush_r+0x8c>
 8006396:	4628      	mov	r0, r5
 8006398:	f7ff fec2 	bl	8006120 <_free_r>
 800639c:	2300      	movs	r3, #0
 800639e:	6363      	str	r3, [r4, #52]	@ 0x34
 80063a0:	e00d      	b.n	80063be <__sflush_r+0xae>
 80063a2:	2301      	movs	r3, #1
 80063a4:	4628      	mov	r0, r5
 80063a6:	47b0      	blx	r6
 80063a8:	4602      	mov	r2, r0
 80063aa:	1c50      	adds	r0, r2, #1
 80063ac:	d1c9      	bne.n	8006342 <__sflush_r+0x32>
 80063ae:	682b      	ldr	r3, [r5, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0c6      	beq.n	8006342 <__sflush_r+0x32>
 80063b4:	2b1d      	cmp	r3, #29
 80063b6:	d001      	beq.n	80063bc <__sflush_r+0xac>
 80063b8:	2b16      	cmp	r3, #22
 80063ba:	d11e      	bne.n	80063fa <__sflush_r+0xea>
 80063bc:	602f      	str	r7, [r5, #0]
 80063be:	2000      	movs	r0, #0
 80063c0:	e022      	b.n	8006408 <__sflush_r+0xf8>
 80063c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063c6:	b21b      	sxth	r3, r3
 80063c8:	e01b      	b.n	8006402 <__sflush_r+0xf2>
 80063ca:	690f      	ldr	r7, [r1, #16]
 80063cc:	2f00      	cmp	r7, #0
 80063ce:	d0f6      	beq.n	80063be <__sflush_r+0xae>
 80063d0:	0793      	lsls	r3, r2, #30
 80063d2:	680e      	ldr	r6, [r1, #0]
 80063d4:	bf08      	it	eq
 80063d6:	694b      	ldreq	r3, [r1, #20]
 80063d8:	600f      	str	r7, [r1, #0]
 80063da:	bf18      	it	ne
 80063dc:	2300      	movne	r3, #0
 80063de:	eba6 0807 	sub.w	r8, r6, r7
 80063e2:	608b      	str	r3, [r1, #8]
 80063e4:	f1b8 0f00 	cmp.w	r8, #0
 80063e8:	dde9      	ble.n	80063be <__sflush_r+0xae>
 80063ea:	6a21      	ldr	r1, [r4, #32]
 80063ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80063ee:	4643      	mov	r3, r8
 80063f0:	463a      	mov	r2, r7
 80063f2:	4628      	mov	r0, r5
 80063f4:	47b0      	blx	r6
 80063f6:	2800      	cmp	r0, #0
 80063f8:	dc08      	bgt.n	800640c <__sflush_r+0xfc>
 80063fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006402:	81a3      	strh	r3, [r4, #12]
 8006404:	f04f 30ff 	mov.w	r0, #4294967295
 8006408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800640c:	4407      	add	r7, r0
 800640e:	eba8 0800 	sub.w	r8, r8, r0
 8006412:	e7e7      	b.n	80063e4 <__sflush_r+0xd4>
 8006414:	20400001 	.word	0x20400001

08006418 <_fflush_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	690b      	ldr	r3, [r1, #16]
 800641c:	4605      	mov	r5, r0
 800641e:	460c      	mov	r4, r1
 8006420:	b913      	cbnz	r3, 8006428 <_fflush_r+0x10>
 8006422:	2500      	movs	r5, #0
 8006424:	4628      	mov	r0, r5
 8006426:	bd38      	pop	{r3, r4, r5, pc}
 8006428:	b118      	cbz	r0, 8006432 <_fflush_r+0x1a>
 800642a:	6a03      	ldr	r3, [r0, #32]
 800642c:	b90b      	cbnz	r3, 8006432 <_fflush_r+0x1a>
 800642e:	f7ff fc8f 	bl	8005d50 <__sinit>
 8006432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d0f3      	beq.n	8006422 <_fflush_r+0xa>
 800643a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800643c:	07d0      	lsls	r0, r2, #31
 800643e:	d404      	bmi.n	800644a <_fflush_r+0x32>
 8006440:	0599      	lsls	r1, r3, #22
 8006442:	d402      	bmi.n	800644a <_fflush_r+0x32>
 8006444:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006446:	f7ff fe68 	bl	800611a <__retarget_lock_acquire_recursive>
 800644a:	4628      	mov	r0, r5
 800644c:	4621      	mov	r1, r4
 800644e:	f7ff ff5f 	bl	8006310 <__sflush_r>
 8006452:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006454:	07da      	lsls	r2, r3, #31
 8006456:	4605      	mov	r5, r0
 8006458:	d4e4      	bmi.n	8006424 <_fflush_r+0xc>
 800645a:	89a3      	ldrh	r3, [r4, #12]
 800645c:	059b      	lsls	r3, r3, #22
 800645e:	d4e1      	bmi.n	8006424 <_fflush_r+0xc>
 8006460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006462:	f7ff fe5b 	bl	800611c <__retarget_lock_release_recursive>
 8006466:	e7dd      	b.n	8006424 <_fflush_r+0xc>

08006468 <__swhatbuf_r>:
 8006468:	b570      	push	{r4, r5, r6, lr}
 800646a:	460c      	mov	r4, r1
 800646c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006470:	2900      	cmp	r1, #0
 8006472:	b096      	sub	sp, #88	@ 0x58
 8006474:	4615      	mov	r5, r2
 8006476:	461e      	mov	r6, r3
 8006478:	da0d      	bge.n	8006496 <__swhatbuf_r+0x2e>
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006480:	f04f 0100 	mov.w	r1, #0
 8006484:	bf14      	ite	ne
 8006486:	2340      	movne	r3, #64	@ 0x40
 8006488:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800648c:	2000      	movs	r0, #0
 800648e:	6031      	str	r1, [r6, #0]
 8006490:	602b      	str	r3, [r5, #0]
 8006492:	b016      	add	sp, #88	@ 0x58
 8006494:	bd70      	pop	{r4, r5, r6, pc}
 8006496:	466a      	mov	r2, sp
 8006498:	f000 f848 	bl	800652c <_fstat_r>
 800649c:	2800      	cmp	r0, #0
 800649e:	dbec      	blt.n	800647a <__swhatbuf_r+0x12>
 80064a0:	9901      	ldr	r1, [sp, #4]
 80064a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80064a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064aa:	4259      	negs	r1, r3
 80064ac:	4159      	adcs	r1, r3
 80064ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064b2:	e7eb      	b.n	800648c <__swhatbuf_r+0x24>

080064b4 <__smakebuf_r>:
 80064b4:	898b      	ldrh	r3, [r1, #12]
 80064b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064b8:	079d      	lsls	r5, r3, #30
 80064ba:	4606      	mov	r6, r0
 80064bc:	460c      	mov	r4, r1
 80064be:	d507      	bpl.n	80064d0 <__smakebuf_r+0x1c>
 80064c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80064c4:	6023      	str	r3, [r4, #0]
 80064c6:	6123      	str	r3, [r4, #16]
 80064c8:	2301      	movs	r3, #1
 80064ca:	6163      	str	r3, [r4, #20]
 80064cc:	b003      	add	sp, #12
 80064ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064d0:	ab01      	add	r3, sp, #4
 80064d2:	466a      	mov	r2, sp
 80064d4:	f7ff ffc8 	bl	8006468 <__swhatbuf_r>
 80064d8:	9f00      	ldr	r7, [sp, #0]
 80064da:	4605      	mov	r5, r0
 80064dc:	4639      	mov	r1, r7
 80064de:	4630      	mov	r0, r6
 80064e0:	f7ff fe8a 	bl	80061f8 <_malloc_r>
 80064e4:	b948      	cbnz	r0, 80064fa <__smakebuf_r+0x46>
 80064e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ea:	059a      	lsls	r2, r3, #22
 80064ec:	d4ee      	bmi.n	80064cc <__smakebuf_r+0x18>
 80064ee:	f023 0303 	bic.w	r3, r3, #3
 80064f2:	f043 0302 	orr.w	r3, r3, #2
 80064f6:	81a3      	strh	r3, [r4, #12]
 80064f8:	e7e2      	b.n	80064c0 <__smakebuf_r+0xc>
 80064fa:	89a3      	ldrh	r3, [r4, #12]
 80064fc:	6020      	str	r0, [r4, #0]
 80064fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006502:	81a3      	strh	r3, [r4, #12]
 8006504:	9b01      	ldr	r3, [sp, #4]
 8006506:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800650a:	b15b      	cbz	r3, 8006524 <__smakebuf_r+0x70>
 800650c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006510:	4630      	mov	r0, r6
 8006512:	f000 f81d 	bl	8006550 <_isatty_r>
 8006516:	b128      	cbz	r0, 8006524 <__smakebuf_r+0x70>
 8006518:	89a3      	ldrh	r3, [r4, #12]
 800651a:	f023 0303 	bic.w	r3, r3, #3
 800651e:	f043 0301 	orr.w	r3, r3, #1
 8006522:	81a3      	strh	r3, [r4, #12]
 8006524:	89a3      	ldrh	r3, [r4, #12]
 8006526:	431d      	orrs	r5, r3
 8006528:	81a5      	strh	r5, [r4, #12]
 800652a:	e7cf      	b.n	80064cc <__smakebuf_r+0x18>

0800652c <_fstat_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d07      	ldr	r5, [pc, #28]	@ (800654c <_fstat_r+0x20>)
 8006530:	2300      	movs	r3, #0
 8006532:	4604      	mov	r4, r0
 8006534:	4608      	mov	r0, r1
 8006536:	4611      	mov	r1, r2
 8006538:	602b      	str	r3, [r5, #0]
 800653a:	f7fa ff9a 	bl	8001472 <_fstat>
 800653e:	1c43      	adds	r3, r0, #1
 8006540:	d102      	bne.n	8006548 <_fstat_r+0x1c>
 8006542:	682b      	ldr	r3, [r5, #0]
 8006544:	b103      	cbz	r3, 8006548 <_fstat_r+0x1c>
 8006546:	6023      	str	r3, [r4, #0]
 8006548:	bd38      	pop	{r3, r4, r5, pc}
 800654a:	bf00      	nop
 800654c:	20001ec4 	.word	0x20001ec4

08006550 <_isatty_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d06      	ldr	r5, [pc, #24]	@ (800656c <_isatty_r+0x1c>)
 8006554:	2300      	movs	r3, #0
 8006556:	4604      	mov	r4, r0
 8006558:	4608      	mov	r0, r1
 800655a:	602b      	str	r3, [r5, #0]
 800655c:	f7fa ff99 	bl	8001492 <_isatty>
 8006560:	1c43      	adds	r3, r0, #1
 8006562:	d102      	bne.n	800656a <_isatty_r+0x1a>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	b103      	cbz	r3, 800656a <_isatty_r+0x1a>
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	bd38      	pop	{r3, r4, r5, pc}
 800656c:	20001ec4 	.word	0x20001ec4

08006570 <_sbrk_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d06      	ldr	r5, [pc, #24]	@ (800658c <_sbrk_r+0x1c>)
 8006574:	2300      	movs	r3, #0
 8006576:	4604      	mov	r4, r0
 8006578:	4608      	mov	r0, r1
 800657a:	602b      	str	r3, [r5, #0]
 800657c:	f7fa ffa2 	bl	80014c4 <_sbrk>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_sbrk_r+0x1a>
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	b103      	cbz	r3, 800658a <_sbrk_r+0x1a>
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	20001ec4 	.word	0x20001ec4

08006590 <_init>:
 8006590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006592:	bf00      	nop
 8006594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006596:	bc08      	pop	{r3}
 8006598:	469e      	mov	lr, r3
 800659a:	4770      	bx	lr

0800659c <_fini>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	bf00      	nop
 80065a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a2:	bc08      	pop	{r3}
 80065a4:	469e      	mov	lr, r3
 80065a6:	4770      	bx	lr
