Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  8 16:28:07 2020
| Host         : DESKTOP-9OU7RV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clock[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.147        0.000                      0                    8        0.386        0.000                      0                    8        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.147        0.000                      0                    8        0.386        0.000                      0                    8        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.749ns (45.175%)  route 2.123ns (54.825%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.134    calc_unit/r1/CLK
    SLICE_X58Y80         FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=20, routed)          0.817     6.406    calc_unit/r1/Q_reg_n_0_[2]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.530 r  calc_unit/r1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.530    calc_unit/alu/S[2]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  calc_unit/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     7.883    calc_unit/r1/data0[7]
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.306     8.189 r  calc_unit/r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.665     8.853    calc_unit/r1/Q[7]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.152     9.005 r  calc_unit/r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.005    calc_unit/r2/D[7]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.075    15.153    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.763ns (48.354%)  route 1.883ns (51.646%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.134    calc_unit/r1/CLK
    SLICE_X58Y80         FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=20, routed)          0.817     6.406    calc_unit/r1/Q_reg_n_0_[2]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.530 r  calc_unit/r1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.530    calc_unit/alu/S[2]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  calc_unit/alu/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.411     7.674    calc_unit/r1/data0[5]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.303     7.977 r  calc_unit/r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.655     8.632    calc_unit/r1/Q[5]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I2_O)        0.148     8.780 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.780    calc_unit/r2/D[5]
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y82         FDCE (Setup_fdce_C_D)        0.118    15.196    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.650ns (47.213%)  route 1.845ns (52.787%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=14, routed)          0.648     6.239    calc_unit/r1/Q_reg_n_0_[1]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.363 r  calc_unit/r1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.363    calc_unit/alu/S[1]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.003 r  calc_unit/alu/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.625     7.628    calc_unit/r1/data0[3]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.306     7.934 r  calc_unit/r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.571     8.506    calc_unit/r1/Q[3]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.630 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.630    calc_unit/r2/D[3]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[3]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.031    15.109    calc_unit/r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.431ns (43.016%)  route 1.896ns (56.984%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.681     6.272    calc_unit/alu/S[0]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.820 r  calc_unit/alu/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.581     7.402    calc_unit/r1/data0[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.303     7.705 r  calc_unit/r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.633     8.338    calc_unit/r1/Q[1]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.462 r  calc_unit/r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.462    calc_unit/r2/D[1]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[1]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.029    15.107    calc_unit/r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.586ns (47.740%)  route 1.736ns (52.260%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=14, routed)          0.648     6.239    calc_unit/r1/Q_reg_n_0_[1]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.363 r  calc_unit/r1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.363    calc_unit/alu/S[1]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.943 r  calc_unit/alu/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.644     7.587    calc_unit/r1/data0[2]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.302     7.889 r  calc_unit/r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.444     8.333    calc_unit/r1/Q[2]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.124     8.457 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.457    calc_unit/r2/D[2]
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    14.842    calc_unit/r2/CLK
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[2]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.029    15.108    calc_unit/r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.618ns (48.107%)  route 1.745ns (51.893%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.134    calc_unit/r1/CLK
    SLICE_X58Y80         FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=20, routed)          0.817     6.406    calc_unit/r1/Q_reg_n_0_[2]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.530 r  calc_unit/r1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.530    calc_unit/alu/S[2]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.150 r  calc_unit/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.456     7.606    calc_unit/r1/data0[4]
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.299     7.905 r  calc_unit/r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.473     8.378    calc_unit/r1/Q[4]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.119     8.497 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.497    calc_unit/r2/D[4]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.075    15.153    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.637ns (48.678%)  route 1.726ns (51.322%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.134    calc_unit/r1/CLK
    SLICE_X58Y80         FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=20, routed)          0.817     6.406    calc_unit/r1/Q_reg_n_0_[2]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.530 r  calc_unit/r1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.530    calc_unit/alu/S[2]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.928 r  calc_unit/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    calc_unit/alu/_inferred__0/i__carry_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  calc_unit/alu/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.425     7.593    calc_unit/r1/data0[6]
    SLICE_X58Y83         LUT6 (Prop_lut6_I5_O)        0.302     7.895 r  calc_unit/r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.484     8.379    calc_unit/r1/Q[6]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.118     8.497 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.497    calc_unit/r2/D[6]
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.501    14.842    calc_unit/r2/CLK
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.075    15.154    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.250ns (41.714%)  route 1.747ns (58.285%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.614     5.135    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.681     6.272    calc_unit/alu/S[0]
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.643 r  calc_unit/alu/_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.647     7.290    calc_unit/r1/data0[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.299     7.589 r  calc_unit/r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.419     8.007    calc_unit/r1/Q[0]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.131 r  calc_unit/r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.131    calc_unit/r2/D[0]
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.500    14.841    calc_unit/r2/CLK
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[0]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y82         FDCE (Setup_fdce_C_D)        0.077    15.155    calc_unit/r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.357%)  route 0.290ns (55.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=16, routed)          0.160     1.769    calc_unit/r1/Q_reg_n_0_[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  calc_unit/r1/Q[0]_i_2/O
                         net (fo=1, routed)           0.130     1.944    calc_unit/r1/Q[0]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.989 r  calc_unit/r1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    calc_unit/r2/D[0]
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[0]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         FDCE (Hold_fdce_C_D)         0.120     1.603    calc_unit/r2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.231ns (44.679%)  route 0.286ns (55.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=14, routed)          0.076     1.685    calc_unit/r1/Q_reg_n_0_[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  calc_unit/r1/Q[1]_i_2/O
                         net (fo=1, routed)           0.210     1.940    calc_unit/r1/Q[1]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.985 r  calc_unit/r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    calc_unit/r2/D[1]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[1]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.091     1.574    calc_unit/r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.230ns (41.131%)  route 0.329ns (58.869%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    calc_unit/r1/CLK
    SLICE_X58Y82         FDCE                                         r  calc_unit/r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  calc_unit/r1/Q_reg[7]/Q
                         net (fo=9, routed)           0.108     1.718    calc_unit/r1/Q_reg_n_0_[7]
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  calc_unit/r1/Q[7]_i_2/O
                         net (fo=1, routed)           0.221     1.984    calc_unit/r1/Q[7]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.044     2.028 r  calc_unit/r1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.028    calc_unit/r2/D[7]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.107     1.589    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.776%)  route 0.322ns (58.224%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.468    calc_unit/r1/CLK
    SLICE_X58Y81         FDCE                                         r  calc_unit/r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  calc_unit/r1/Q_reg[3]/Q
                         net (fo=9, routed)           0.133     1.742    calc_unit/r1/Q_reg_n_0_[3]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  calc_unit/r1/Q[3]_i_2/O
                         net (fo=1, routed)           0.189     1.976    calc_unit/r1/Q[3]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.045     2.021 r  calc_unit/r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.021    calc_unit/r2/D[3]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092     1.575    calc_unit/r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.235ns (38.699%)  route 0.372ns (61.301%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    calc_unit/r1/CLK
    SLICE_X58Y82         FDCE                                         r  calc_unit/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  calc_unit/r1/Q_reg[4]/Q
                         net (fo=9, routed)           0.217     1.827    calc_unit/r1/Q_reg_n_0_[4]
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  calc_unit/r1/Q[4]_i_2/O
                         net (fo=1, routed)           0.155     2.027    calc_unit/r1/Q[4]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.049     2.076 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.076    calc_unit/r2/D[4]
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X59Y82         FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.107     1.589    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.234ns (36.516%)  route 0.407ns (63.484%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    calc_unit/r1/CLK
    SLICE_X58Y82         FDCE                                         r  calc_unit/r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  calc_unit/r1/Q_reg[6]/Q
                         net (fo=9, routed)           0.238     1.848    calc_unit/r1/Q_reg_n_0_[6]
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  calc_unit/r1/Q[6]_i_2/O
                         net (fo=1, routed)           0.169     2.062    calc_unit/r1/Q[6]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.048     2.110 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.110    calc_unit/r2/D[6]
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    calc_unit/r2/CLK
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y83         FDCE (Hold_fdce_C_D)         0.107     1.591    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.229ns (34.324%)  route 0.438ns (65.676%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.469    calc_unit/r1/CLK
    SLICE_X58Y82         FDCE                                         r  calc_unit/r1/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  calc_unit/r1/Q_reg[5]/Q
                         net (fo=9, routed)           0.229     1.839    calc_unit/r1/Q_reg_n_0_[5]
    SLICE_X59Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  calc_unit/r1/Q[5]_i_2/O
                         net (fo=1, routed)           0.209     2.093    calc_unit/r1/Q[5]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I2_O)        0.043     2.136 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.136    calc_unit/r2/D[5]
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.854     1.981    calc_unit/r2/CLK
    SLICE_X60Y82         FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y82         FDCE (Hold_fdce_C_D)         0.131     1.614    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 calc_unit/r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.231ns (22.489%)  route 0.796ns (77.511%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.467    calc_unit/r1/CLK
    SLICE_X58Y80         FDCE                                         r  calc_unit/r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  calc_unit/r1/Q_reg[2]/Q
                         net (fo=20, routed)          0.650     2.258    calc_unit/r1/Q_reg_n_0_[2]
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.303 r  calc_unit/r1/Q[2]_i_2/O
                         net (fo=1, routed)           0.146     2.449    calc_unit/r1/Q[2]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.494 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.494    calc_unit/r2/D[2]
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.855     1.982    calc_unit/r2/CLK
    SLICE_X58Y83         FDCE                                         r  calc_unit/r2/Q_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y83         FDCE (Hold_fdce_C_D)         0.091     1.575    calc_unit/r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.919    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   calc_unit/r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   calc_unit/r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y80   calc_unit/r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y81   calc_unit/r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   calc_unit/r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   calc_unit/r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   calc_unit/r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y82   calc_unit/r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   calc_unit/r2/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   calc_unit/r2/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y82   calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y82   calc_unit/r2/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y83   calc_unit/r2/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y82   calc_unit/r2/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y80   calc_unit/r1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   calc_unit/r1/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y80   calc_unit/r1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y82   calc_unit/r1/Q_reg[4]/C



