
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.249700                       # Number of seconds simulated
sim_ticks                                249700442500                       # Number of ticks simulated
final_tick                               249700442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 209110                       # Simulator instruction rate (inst/s)
host_op_rate                                   209110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135054932                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186124                       # Number of bytes of host memory used
host_seconds                                  1848.88                       # Real time elapsed on the host
sim_insts                                   386620224                       # Number of instructions simulated
sim_ops                                     386620224                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      100150784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12428288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112579072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    100150784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     100150784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        48768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1564856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          194192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1759048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         401083727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          49772791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450856518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    401083727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        401083727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         195306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               195306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         195306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        401083727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49772791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            451051824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    549339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    459174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    194169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.041765296750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2871719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             517200                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1759049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1565108                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1759049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1565108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               41813952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                70765184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35155840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112579136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100166912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                1105706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1015769                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            204900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            95930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            130633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            111173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8307                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  249700428000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1759049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1565108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  573871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.450105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.674411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.249479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41364     17.28%     17.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43995     18.37%     35.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75818     31.67%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27583     11.52%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20493      8.56%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12197      5.09%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8620      3.60%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3555      1.48%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5806      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239431                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.688103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.036927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.938475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         32972     99.36%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.01%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.01%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.01%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.01%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          169      0.51%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           20      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.553459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.517568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.137705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25653     77.31%     77.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1185      3.57%     80.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3467     10.45%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1674      5.04%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              830      2.50%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              350      1.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33184                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     29387136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12426816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35155840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 117689563.165271520615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 49766896.188019365072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140792061.271577447653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1564857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       194192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1565108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17714357750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6588967500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7048591080000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11320.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33930.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4503581.27                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  12053144000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24303325250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3266715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18448.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37198.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       167.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    401.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   503991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  459219                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75116.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1335415620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                709767465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3712592940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2544264540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18065498880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          11936099820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            380819520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     83178373470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7406868000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5008836000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           134278536255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            537.758503                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         222537017750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    170268250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7641920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  20835634750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19288077750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19351236500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 182413305250                       # Time in different power states
system.mem_ctrls_1.actEnergy                374207400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                198873180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               952276080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              323133660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18032922960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12255913140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1259998080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     77880461730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10568713440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5147979240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           126995508870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            508.591445                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         219518748500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2415699250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7628140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  21226718000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  27513399500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20137753500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 170778732250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                88340297                       # Number of BP lookups
system.cpu.branchPred.condPredicted          63922268                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9404649                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             79677376                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                44024031                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.252862                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6098639                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1292169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             778763                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           513406                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     72300213                       # DTB read hits
system.cpu.dtb.read_misses                      89302                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 72389515                       # DTB read accesses
system.cpu.dtb.write_hits                    38630425                       # DTB write hits
system.cpu.dtb.write_misses                       113                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                38630538                       # DTB write accesses
system.cpu.dtb.data_hits                    110930638                       # DTB hits
system.cpu.dtb.data_misses                      89415                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                111020053                       # DTB accesses
system.cpu.itb.fetch_hits                   134362378                       # ITB hits
system.cpu.itb.fetch_misses                     25372                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               134387750                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                102823                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        499400907                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          177812175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      648348967                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    88340297                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           50901433                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     265779459                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18824530                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                13362                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        356785                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        42395                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 134362378                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               4215160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          453416441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.429919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.440612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                295454711     65.16%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 31216669      6.88%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22226755      4.90%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15448280      3.41%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 31695418      6.99%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10241345      2.26%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9931500      2.19%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  8857553      1.95%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 28344210      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            453416441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176893                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.298253                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 85004877                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             229495718                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  60751638                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              71325416                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6838792                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             37002817                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               2655341                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              477320489                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               5105333                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6838792                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                104728865                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               125118705                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       13917114                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  90318281                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             112494684                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              458656722                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              83473795                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1577                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           353488011                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             662521453                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        658028215                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3867669                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             304882299                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 48605712                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1449618                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         266827                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 227424183                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             75878384                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            42165881                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6062154                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           323399                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  436669128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              428733                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 412548725                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7522277                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        50477636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     42068361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          17325                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     453416441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.909867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.790491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           132380111     29.20%     29.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           253762161     55.97%     85.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            49557185     10.93%     96.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11984866      2.64%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4954529      1.09%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              766054      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11535      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       453416441                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               230362546     99.55%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  46450      0.02%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                143725      0.06%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  4849      0.00%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 15422      0.01%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                17239      0.01%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                  131      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 429254      0.19%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                362090      0.16%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4294      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             9615      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8390      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             294368006     71.35%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2576019      0.62%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              998315      0.24%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              219673      0.05%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              297007      0.07%     72.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             206521      0.05%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               60615      0.01%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5071      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             73060628     17.71%     90.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38950379      9.44%     99.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1055356      0.26%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         742745      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              412548725                       # Type of FU issued
system.cpu.iq.rate                           0.826087                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   231395615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.560893                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1510065865                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         483819248                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    399251352                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7365918                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3759014                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3554744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              640155372                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3780578                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3737977                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     12092557                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        14039                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2765                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      5211001                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       146873                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6838792                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3407739                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           444809080                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4082152                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              75878384                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             42165881                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             274440                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2765                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2269410                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      4953394                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              7222804                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             405850093                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              72389515                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6698632                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       7711219                       # number of nop insts executed
system.cpu.iew.exec_refs                    111020053                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 50637060                       # Number of branches executed
system.cpu.iew.exec_stores                   38630538                       # Number of stores executed
system.cpu.iew.exec_rate                     0.812674                       # Inst execution rate
system.cpu.iew.wb_sent                      402929759                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     402806096                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 267814702                       # num instructions producing a value
system.cpu.iew.wb_consumers                 378082405                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.806579                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.708350                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        52171331                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          411408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6836239                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    443170219                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.885975                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.027365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    156539034     35.32%     35.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    232892023     52.55%     87.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29523029      6.66%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9987570      2.25%     96.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7038079      1.59%     98.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3859753      0.87%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1441219      0.33%     99.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       477640      0.11%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1411872      0.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    443170219                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            392637642                       # Number of instructions committed
system.cpu.commit.committedOps              392637642                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      100740707                       # Number of memory references committed
system.cpu.commit.loads                      63785827                       # Number of loads committed
system.cpu.commit.membars                      154292                       # Number of memory barriers committed
system.cpu.commit.branches                   48795712                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3469520                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 380698358                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4115686                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      6017602      1.53%      1.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        281610749     71.72%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2415157      0.62%     73.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         941926      0.24%     74.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         201061      0.05%     74.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         285510      0.07%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        204955      0.05%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60615      0.02%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        62910301     16.02%     90.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       36214313      9.22%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1029818      0.26%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       740568      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         392637642                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1411872                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    886566488                       # The number of ROB reads
system.cpu.rob.rob_writes                   899864169                       # The number of ROB writes
system.cpu.timesIdled                          954804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        45984466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   386620224                       # Number of Instructions Simulated
system.cpu.committedOps                     386620224                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.291709                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.291709                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.774168                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.774168                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                596556862                       # number of integer regfile reads
system.cpu.int_regfile_writes               316029034                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3733056                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2342647                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 1339622                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 308588                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.063656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1154620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            193174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.977098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.063656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          999                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         210934665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        210934665                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     67969734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67969734                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     36797206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36797206                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       154290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       154290                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       154292                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       154292                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data    104766940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        104766940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    104766940                       # number of overall hits
system.cpu.dcache.overall_hits::total       104766940                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       291330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        291330                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3382                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       294712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         294712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       294712                       # number of overall misses
system.cpu.dcache.overall_misses::total        294712                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19749317500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19749317500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    244581987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    244581987                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       146500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       146500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  19993899487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19993899487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19993899487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19993899487                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     68261064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     68261064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     36800588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36800588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       154292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       154292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       154292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       154292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data    105061652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    105061652                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    105061652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    105061652                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002805                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67790.194968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67790.194968                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72318.742460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72318.742460                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67842.162813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67842.162813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67842.162813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67842.162813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1691                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.392857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          762                       # number of writebacks
system.cpu.dcache.writebacks::total               762                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        97987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97987                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2534                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       100521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100521                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100521                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       193343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       193343                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          848                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       194191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       194191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       194191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       194191                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12677359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12677359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67112500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12744472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12744472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12744472000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12744472000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001848                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65569.270674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65569.270674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79142.099057                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79142.099057                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65628.540973                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65628.540973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65628.540973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65628.540973                       # average overall mshr miss latency
system.cpu.dcache.replacements                 193174                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.203822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39679493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1564346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.364908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.203822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         270289582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        270289582                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    132452051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       132452051                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    132452051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        132452051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    132452051                       # number of overall hits
system.cpu.icache.overall_hits::total       132452051                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1910312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1910312                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1910312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1910312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1910312                       # number of overall misses
system.cpu.icache.overall_misses::total       1910312                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  68178617483                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  68178617483                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  68178617483                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  68178617483                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  68178617483                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  68178617483                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134362363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134362363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    134362363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134362363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134362363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134362363                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014218                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014218                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35689.781294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35689.781294                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35689.781294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35689.781294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35689.781294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35689.781294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       379997                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              5005                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.923477                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1564346                       # number of writebacks
system.cpu.icache.writebacks::total           1564346                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       345455                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       345455                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       345455                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       345455                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       345455                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       345455                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1564857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1564857                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1564857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1564857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1564857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1564857                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  56138713992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  56138713992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  56138713992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  56138713992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  56138713992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  56138713992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011647                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011647                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011647                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35874.660747                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35874.660747                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35874.660747                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35874.660747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35874.660747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35874.660747                       # average overall mshr miss latency
system.cpu.icache.replacements                1564346                       # number of replacements
system.membus.snoop_filter.tot_requests       3516570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1757520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 249700442500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1758201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          762                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1564346                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192412                       # Transaction distribution
system.membus.trans_dist::ReadExReq               847                       # Transaction distribution
system.membus.trans_dist::ReadExResp              847                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1564857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        193345                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      4694059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       581559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5275618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    200268928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     12477056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212745984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1759050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1759050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1759050                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10121883000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7961901473                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1031337000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
