

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Jan 26 21:45:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    701|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     263|   1365|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32nmb6_U23  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32nmb6_U24  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 132|  478|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nocq_U25  |cnn_mac_muladd_5nocq  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_2_fu_487_p2      |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_352_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln12_fu_470_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln28_10_fu_459_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_11_fu_589_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_12_fu_606_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_8_fu_493_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_9_fu_441_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_fu_384_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln35_3_fu_917_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln9_fu_232_p2         |     +    |      0|  0|  17|          13|           1|
    |c_fu_708_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_238_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_304_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln28_10_fu_796_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_882_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_888_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_298_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_688_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_694_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_790_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_574_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_244_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln15_fu_292_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_14_fu_562_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_15_fu_652_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_16_fu_658_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_17_fu_670_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_18_fu_676_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_19_fu_754_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_20_fu_760_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_21_fu_772_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_22_fu_778_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_23_fu_846_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_24_fu_852_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_25_fu_864_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_26_fu_870_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_556_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_226_p2        |   icmp   |      0|  0|  13|          13|          13|
    |or_ln12_fu_310_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln25_2_fu_358_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_220_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_431_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln28_10_fu_784_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_858_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_876_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_402_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_14_fu_510_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_7_fu_664_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_682_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_766_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_568_p2         |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0           |  select  |      0|  0|  32|           1|          32|
    |select_ln12_5_fu_332_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln12_6_fu_340_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_7_fu_364_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_8_fu_476_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_fu_316_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln28_10_fu_270_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_11_fu_278_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_4_fu_700_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_802_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_250_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln28_9_fu_258_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln28_fu_580_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_286_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 701|         403|         352|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_194_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_161_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_150_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_172_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_183_p4               |   9|          2|    4|          8|
    |c_0_reg_190                                |   9|          2|    4|          8|
    |conv_out_address0                          |  15|          3|   15|         45|
    |conv_out_address1                          |  15|          3|   15|         45|
    |f_0_reg_157                                |   9|          2|    6|         12|
    |grp_fu_201_p1                              |  15|          3|   32|         96|
    |grp_fu_207_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_146                   |   9|          2|   13|         26|
    |indvar_flatten_reg_168                     |   9|          2|    8|         16|
    |r_0_reg_179                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  166|        429|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln9_reg_941           |  13|   0|   13|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_190               |   4|   0|    4|          0|
    |c_reg_1017                |   4|   0|    4|          0|
    |f_0_reg_157               |   6|   0|    6|          0|
    |icmp_ln9_reg_937          |   1|   0|    1|          0|
    |indvar_flatten23_reg_146  |  13|   0|   13|          0|
    |indvar_flatten_reg_168    |   8|   0|    8|          0|
    |r_0_reg_179               |   4|   0|    4|          0|
    |select_ln12_5_reg_964     |   4|   0|    4|          0|
    |select_ln12_7_reg_970     |   4|   0|    5|          1|
    |select_ln12_8_reg_995     |   8|   0|    8|          0|
    |select_ln12_reg_958       |   4|   0|    4|          0|
    |select_ln28_4_reg_1010    |  32|   0|   32|          0|
    |select_ln28_9_reg_946     |   6|   0|    6|          0|
    |zext_ln28_10_reg_953      |   6|   0|   16|         10|
    |zext_ln28_13_reg_975      |   4|   0|   10|          6|
    |zext_ln28_16_reg_985      |   4|   0|   10|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 131|   0|  154|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   13|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 16.2>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i13 [ 0, %0 ], [ %add_ln9, %Col_Loop ]" [cnn/max_pool_1.cpp:9]   --->   Operation 7 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_9, %Col_Loop ]" [cnn/max_pool_1.cpp:28]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln12_8, %Col_Loop ]" [cnn/max_pool_1.cpp:12]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln12_5, %Col_Loop ]" [cnn/max_pool_1.cpp:12]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:25]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [cnn/max_pool_1.cpp:25]   --->   Operation 13 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%icmp_ln9 = icmp eq i13 %indvar_flatten23, -2784" [cnn/max_pool_1.cpp:9]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln9 = add i13 %indvar_flatten23, 1" [cnn/max_pool_1.cpp:9]   --->   Operation 15 'add' 'add_ln9' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %Col_Loop" [cnn/max_pool_1.cpp:9]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [cnn/max_pool_1.cpp:9]   --->   Operation 17 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp eq i8 %indvar_flatten, -87" [cnn/max_pool_1.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln28_8 = select i1 %icmp_ln12, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:28]   --->   Operation 19 'select' 'select_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.18ns)   --->   "%select_ln28_9 = select i1 %icmp_ln12, i6 %f, i6 %f_0" [cnn/max_pool_1.cpp:28]   --->   Operation 20 'select' 'select_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i6 %select_ln28_9 to i16" [cnn/max_pool_1.cpp:28]   --->   Operation 21 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_6)   --->   "%select_ln28_10 = select i1 %icmp_ln12, i5 0, i5 %shl_ln" [cnn/max_pool_1.cpp:28]   --->   Operation 22 'select' 'select_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_7)   --->   "%select_ln28_11 = select i1 %icmp_ln12, i5 1, i5 %or_ln25" [cnn/max_pool_1.cpp:28]   --->   Operation 23 'select' 'select_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%xor_ln28 = xor i1 %icmp_ln12, true" [cnn/max_pool_1.cpp:28]   --->   Operation 24 'xor' 'xor_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln15 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:15]   --->   Operation 25 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %icmp_ln15, %xor_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 26 'and' 'and_ln28_13' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_8" [cnn/max_pool_1.cpp:12]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%or_ln12 = or i1 %and_ln28_13, %icmp_ln12" [cnn/max_pool_1.cpp:12]   --->   Operation 28 'or' 'or_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %or_ln12, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:12]   --->   Operation 29 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn/max_pool_1.cpp:25]   --->   Operation 30 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln12_5 = select i1 %and_ln28_13, i4 %r, i4 %select_ln28_8" [cnn/max_pool_1.cpp:12]   --->   Operation 31 'select' 'select_ln12_5' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln12_6 = select i1 %and_ln28_13, i5 %shl_ln25_mid1, i5 %select_ln28_10" [cnn/max_pool_1.cpp:12]   --->   Operation 32 'select' 'select_ln12_6' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i5 %select_ln12_6 to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 33 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28_11" [cnn/max_pool_1.cpp:28]   --->   Operation 34 'mul' 'mul_ln28' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_7)   --->   "%or_ln25_2 = or i5 %shl_ln25_mid1, 1" [cnn/max_pool_1.cpp:25]   --->   Operation 35 'or' 'or_ln25_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln12_7 = select i1 %and_ln28_13, i5 %or_ln25_2, i5 %select_ln28_11" [cnn/max_pool_1.cpp:12]   --->   Operation 36 'select' 'select_ln12_7' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln12, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 37 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i5 %shl_ln2 to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28_13, %mul_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 39 'add' 'add_ln28' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28 to i1" [cnn/max_pool_1.cpp:28]   --->   Operation 40 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [cnn/max_pool_1.cpp:28]   --->   Operation 41 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%or_ln28_13 = or i6 %tmp_12, %select_ln28_9" [cnn/max_pool_1.cpp:28]   --->   Operation 42 'or' 'or_ln28_13' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [cnn/max_pool_1.cpp:28]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp, i6 %or_ln28_13)" [cnn/max_pool_1.cpp:28]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i15 %tmp_1 to i64" [cnn/max_pool_1.cpp:28]   --->   Operation 45 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln28_14" [cnn/max_pool_1.cpp:28]   --->   Operation 46 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 47 'load' 'conv_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln2, 1" [cnn/max_pool_1.cpp:26]   --->   Operation 48 'or' 'or_ln26' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i5 %or_ln26 to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 49 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln28_9 = add i10 %zext_ln28_16, %mul_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 50 'add' 'add_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_9, i5 0)" [cnn/max_pool_1.cpp:28]   --->   Operation 51 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i15 %tmp_4 to i16" [cnn/max_pool_1.cpp:28]   --->   Operation 52 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.94ns)   --->   "%add_ln28_10 = add i16 %zext_ln28_10, %zext_ln28_17" [cnn/max_pool_1.cpp:28]   --->   Operation 53 'add' 'add_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i16 %add_ln28_10 to i64" [cnn/max_pool_1.cpp:28]   --->   Operation 54 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln28_18" [cnn/max_pool_1.cpp:28]   --->   Operation 55 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 56 'load' 'conv_out_load_1' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 57 [1/1] (1.91ns)   --->   "%add_ln12 = add i8 1, %indvar_flatten" [cnn/max_pool_1.cpp:12]   --->   Operation 57 'add' 'add_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.24ns)   --->   "%select_ln12_8 = select i1 %icmp_ln12, i8 1, i8 %add_ln12" [cnn/max_pool_1.cpp:12]   --->   Operation 58 'select' 'select_ln12_8' <Predicate = (!icmp_ln9)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 19.4>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i5 %select_ln12_7 to i10" [cnn/max_pool_1.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.78ns)   --->   "%mul_ln28_2 = mul i10 26, %zext_ln28_12" [cnn/max_pool_1.cpp:28]   --->   Operation 60 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln28_8 = add i10 %zext_ln28_13, %mul_ln28_2" [cnn/max_pool_1.cpp:28]   --->   Operation 61 'add' 'add_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i10 %add_ln28_8 to i1" [cnn/max_pool_1.cpp:28]   --->   Operation 62 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28_7, i5 0)" [cnn/max_pool_1.cpp:28]   --->   Operation 63 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln28_14 = or i6 %tmp_23, %select_ln28_9" [cnn/max_pool_1.cpp:28]   --->   Operation 64 'or' 'or_ln28_14' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28_8, i32 1, i32 9)" [cnn/max_pool_1.cpp:28]   --->   Operation 65 'partselect' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_2, i6 %or_ln28_14)" [cnn/max_pool_1.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i15 %tmp_3 to i64" [cnn/max_pool_1.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln28_15" [cnn/max_pool_1.cpp:28]   --->   Operation 68 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 69 'load' 'conv_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_out_load to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 70 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 71 'partselect' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 72 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 73 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.44ns)   --->   "%icmp_ln28_14 = icmp eq i23 %trunc_ln28_8, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 74 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_14, %icmp_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 75 'or' 'or_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_load, 0x3810000000000000" [cnn/max_pool_1.cpp:28]   --->   Operation 76 'fcmp' 'tmp_13' <Predicate = (!icmp_ln9)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_13" [cnn/max_pool_1.cpp:28]   --->   Operation 77 'and' 'and_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_out_load, float 0x3810000000000000" [cnn/max_pool_1.cpp:28]   --->   Operation 78 'select' 'select_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln28_11 = add i10 %zext_ln28_16, %mul_ln28_2" [cnn/max_pool_1.cpp:28]   --->   Operation 79 'add' 'add_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_5 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_11, i5 0)" [cnn/max_pool_1.cpp:28]   --->   Operation 80 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i15 %tmp_5 to i16" [cnn/max_pool_1.cpp:28]   --->   Operation 81 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.94ns)   --->   "%add_ln28_12 = add i16 %zext_ln28_10, %zext_ln28_19" [cnn/max_pool_1.cpp:28]   --->   Operation 82 'add' 'add_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i16 %add_ln28_12 to i64" [cnn/max_pool_1.cpp:28]   --->   Operation 83 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln28_20" [cnn/max_pool_1.cpp:28]   --->   Operation 84 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 85 'load' 'conv_out_load_1' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %conv_out_load_1 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 86 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 87 'partselect' 'tmp_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_7 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 88 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %select_ln28 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 89 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 90 'partselect' 'tmp_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_8 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 91 'trunc' 'trunc_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln28_15 = icmp ne i8 %tmp_14, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 92 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln28_16 = icmp eq i23 %trunc_ln28_9, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%or_ln28_7 = or i1 %icmp_ln28_16, %icmp_ln28_15" [cnn/max_pool_1.cpp:28]   --->   Operation 94 'or' 'or_ln28_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln28_17 = icmp ne i8 %tmp_15, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 95 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln28_18 = icmp eq i23 %trunc_ln28_10, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 96 'icmp' 'icmp_ln28_18' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%or_ln28_8 = or i1 %icmp_ln28_18, %icmp_ln28_17" [cnn/max_pool_1.cpp:28]   --->   Operation 97 'or' 'or_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_8)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %or_ln28_8" [cnn/max_pool_1.cpp:28]   --->   Operation 98 'and' 'and_ln28_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_1, %select_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 99 'fcmp' 'tmp_16' <Predicate = (!icmp_ln9)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_8 = and i1 %and_ln28_7, %tmp_16" [cnn/max_pool_1.cpp:28]   --->   Operation 100 'and' 'and_ln28_8' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_8, float %conv_out_load_1, float %select_ln28" [cnn/max_pool_1.cpp:28]   --->   Operation 101 'select' 'select_ln28_4' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 102 'load' 'conv_out_load_2' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 103 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 103 'load' 'conv_out_load_3' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln12" [cnn/max_pool_1.cpp:15]   --->   Operation 104 'add' 'c' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 23.4>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_9 to i14" [cnn/max_pool_1.cpp:28]   --->   Operation 107 'zext' 'zext_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln12_5 to i8" [cnn/max_pool_1.cpp:35]   --->   Operation 109 'zext' 'zext_ln35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 13, %zext_ln35" [cnn/max_pool_1.cpp:35]   --->   Operation 110 'mul' 'mul_ln35' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [cnn/max_pool_1.cpp:16]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)" [cnn/max_pool_1.cpp:16]   --->   Operation 112 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 114 'load' 'conv_out_load_2' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %conv_out_load_2 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 115 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 116 'partselect' 'tmp_17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_9 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 117 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %select_ln28_4 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 118 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 119 'partselect' 'tmp_18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_10 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 120 'trunc' 'trunc_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln28_19 = icmp ne i8 %tmp_17, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 121 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln28_20 = icmp eq i23 %trunc_ln28_11, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 122 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%or_ln28_9 = or i1 %icmp_ln28_20, %icmp_ln28_19" [cnn/max_pool_1.cpp:28]   --->   Operation 123 'or' 'or_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln28_21 = icmp ne i8 %tmp_18, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 124 'icmp' 'icmp_ln28_21' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.44ns)   --->   "%icmp_ln28_22 = icmp eq i23 %trunc_ln28_12, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 125 'icmp' 'icmp_ln28_22' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%or_ln28_10 = or i1 %icmp_ln28_22, %icmp_ln28_21" [cnn/max_pool_1.cpp:28]   --->   Operation 126 'or' 'or_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_10)   --->   "%and_ln28_9 = and i1 %or_ln28_9, %or_ln28_10" [cnn/max_pool_1.cpp:28]   --->   Operation 127 'and' 'and_ln28_9' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_load_2, %select_ln28_4" [cnn/max_pool_1.cpp:28]   --->   Operation 128 'fcmp' 'tmp_19' <Predicate = (!icmp_ln9)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_10 = and i1 %and_ln28_9, %tmp_19" [cnn/max_pool_1.cpp:28]   --->   Operation 129 'and' 'and_ln28_10' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_10, float %conv_out_load_2, float %select_ln28_4" [cnn/max_pool_1.cpp:28]   --->   Operation 130 'select' 'select_ln28_5' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [cnn/max_pool_1.cpp:28]   --->   Operation 131 'load' 'conv_out_load_3' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %conv_out_load_3 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 132 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 133 'partselect' 'tmp_20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_11 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 134 'trunc' 'trunc_ln28_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %select_ln28_5 to i32" [cnn/max_pool_1.cpp:28]   --->   Operation 135 'bitcast' 'bitcast_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [cnn/max_pool_1.cpp:28]   --->   Operation 136 'partselect' 'tmp_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_12 to i23" [cnn/max_pool_1.cpp:28]   --->   Operation 137 'trunc' 'trunc_ln28_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.55ns)   --->   "%icmp_ln28_23 = icmp ne i8 %tmp_20, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 138 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.44ns)   --->   "%icmp_ln28_24 = icmp eq i23 %trunc_ln28_13, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 139 'icmp' 'icmp_ln28_24' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%or_ln28_11 = or i1 %icmp_ln28_24, %icmp_ln28_23" [cnn/max_pool_1.cpp:28]   --->   Operation 140 'or' 'or_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln28_25 = icmp ne i8 %tmp_21, -1" [cnn/max_pool_1.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_25' <Predicate = (!icmp_ln9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.44ns)   --->   "%icmp_ln28_26 = icmp eq i23 %trunc_ln28_14, 0" [cnn/max_pool_1.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_26' <Predicate = (!icmp_ln9)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%or_ln28_12 = or i1 %icmp_ln28_26, %icmp_ln28_25" [cnn/max_pool_1.cpp:28]   --->   Operation 143 'or' 'or_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_12)   --->   "%and_ln28_11 = and i1 %or_ln28_11, %or_ln28_12" [cnn/max_pool_1.cpp:28]   --->   Operation 144 'and' 'and_ln28_11' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_3, %select_ln28_5" [cnn/max_pool_1.cpp:28]   --->   Operation 145 'fcmp' 'tmp_22' <Predicate = (!icmp_ln9)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_12 = and i1 %and_ln28_11, %tmp_22" [cnn/max_pool_1.cpp:28]   --->   Operation 146 'and' 'and_ln28_12' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_12, float %conv_out_load_3, float %select_ln28_5" [cnn/max_pool_1.cpp:28]   --->   Operation 147 'select' 'select_ln28_6' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %select_ln12 to i8" [cnn/max_pool_1.cpp:35]   --->   Operation 148 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_4, %mul_ln35" [cnn/max_pool_1.cpp:35]   --->   Operation 149 'add' 'add_ln35' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [cnn/max_pool_1.cpp:35]   --->   Operation 150 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i13 %tmp_6 to i14" [cnn/max_pool_1.cpp:35]   --->   Operation 151 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.67ns)   --->   "%add_ln35_3 = add i14 %zext_ln28, %zext_ln35_5" [cnn/max_pool_1.cpp:35]   --->   Operation 152 'add' 'add_ln35_3' <Predicate = (!icmp_ln9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i14 %add_ln35_3 to i64" [cnn/max_pool_1.cpp:35]   --->   Operation 153 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [5408 x float]* %max_pool_out, i64 0, i64 %zext_ln35_6" [cnn/max_pool_1.cpp:35]   --->   Operation 154 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (3.25ns)   --->   "store float %select_ln28_6, float* %max_pool_out_addr, align 4" [cnn/max_pool_1.cpp:35]   --->   Operation 155 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_8)" [cnn/max_pool_1.cpp:36]   --->   Operation 156 'specregionend' 'empty_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 157 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:39]   --->   Operation 158 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9            (br               ) [ 011110]
indvar_flatten23  (phi              ) [ 001000]
f_0               (phi              ) [ 001000]
indvar_flatten    (phi              ) [ 001000]
r_0               (phi              ) [ 001000]
c_0               (phi              ) [ 001000]
shl_ln            (bitconcatenate   ) [ 000000]
or_ln25           (or               ) [ 000000]
icmp_ln9          (icmp             ) [ 001110]
add_ln9           (add              ) [ 011110]
br_ln9            (br               ) [ 000000]
f                 (add              ) [ 000000]
icmp_ln12         (icmp             ) [ 000000]
select_ln28_8     (select           ) [ 000000]
select_ln28_9     (select           ) [ 011110]
zext_ln28_10      (zext             ) [ 000100]
select_ln28_10    (select           ) [ 000000]
select_ln28_11    (select           ) [ 000000]
xor_ln28          (xor              ) [ 000000]
icmp_ln15         (icmp             ) [ 000000]
and_ln28_13       (and              ) [ 000000]
r                 (add              ) [ 000000]
or_ln12           (or               ) [ 000000]
select_ln12       (select           ) [ 001110]
shl_ln25_mid1     (bitconcatenate   ) [ 000000]
select_ln12_5     (select           ) [ 011110]
select_ln12_6     (select           ) [ 000000]
zext_ln28_11      (zext             ) [ 000000]
mul_ln28          (mul              ) [ 000000]
or_ln25_2         (or               ) [ 000000]
select_ln12_7     (select           ) [ 000100]
shl_ln2           (bitconcatenate   ) [ 000000]
zext_ln28_13      (zext             ) [ 000100]
add_ln28          (add              ) [ 000000]
trunc_ln28        (trunc            ) [ 000000]
tmp_12            (bitconcatenate   ) [ 000000]
or_ln28_13        (or               ) [ 000000]
tmp               (partselect       ) [ 000000]
tmp_1             (bitconcatenate   ) [ 000000]
zext_ln28_14      (zext             ) [ 000000]
conv_out_addr     (getelementptr    ) [ 000100]
or_ln26           (or               ) [ 000000]
zext_ln28_16      (zext             ) [ 000100]
add_ln28_9        (add              ) [ 000000]
tmp_4             (bitconcatenate   ) [ 000000]
zext_ln28_17      (zext             ) [ 000000]
add_ln28_10       (add              ) [ 000000]
zext_ln28_18      (zext             ) [ 000000]
conv_out_addr_1   (getelementptr    ) [ 000100]
add_ln12          (add              ) [ 000000]
select_ln12_8     (select           ) [ 011110]
zext_ln28_12      (zext             ) [ 000000]
mul_ln28_2        (mul              ) [ 000000]
add_ln28_8        (add              ) [ 000000]
trunc_ln28_7      (trunc            ) [ 000000]
tmp_23            (bitconcatenate   ) [ 000000]
or_ln28_14        (or               ) [ 000000]
tmp_2             (partselect       ) [ 000000]
tmp_3             (bitconcatenate   ) [ 000000]
zext_ln28_15      (zext             ) [ 000000]
conv_out_addr_2   (getelementptr    ) [ 001010]
conv_out_load     (load             ) [ 000000]
bitcast_ln28      (bitcast          ) [ 000000]
tmp_s             (partselect       ) [ 000000]
trunc_ln28_8      (trunc            ) [ 000000]
icmp_ln28         (icmp             ) [ 000000]
icmp_ln28_14      (icmp             ) [ 000000]
or_ln28           (or               ) [ 000000]
tmp_13            (fcmp             ) [ 000000]
and_ln28          (and              ) [ 000000]
select_ln28       (select           ) [ 000000]
add_ln28_11       (add              ) [ 000000]
tmp_5             (bitconcatenate   ) [ 000000]
zext_ln28_19      (zext             ) [ 000000]
add_ln28_12       (add              ) [ 000000]
zext_ln28_20      (zext             ) [ 000000]
conv_out_addr_3   (getelementptr    ) [ 001010]
conv_out_load_1   (load             ) [ 000000]
bitcast_ln28_7    (bitcast          ) [ 000000]
tmp_14            (partselect       ) [ 000000]
trunc_ln28_9      (trunc            ) [ 000000]
bitcast_ln28_8    (bitcast          ) [ 000000]
tmp_15            (partselect       ) [ 000000]
trunc_ln28_10     (trunc            ) [ 000000]
icmp_ln28_15      (icmp             ) [ 000000]
icmp_ln28_16      (icmp             ) [ 000000]
or_ln28_7         (or               ) [ 000000]
icmp_ln28_17      (icmp             ) [ 000000]
icmp_ln28_18      (icmp             ) [ 000000]
or_ln28_8         (or               ) [ 000000]
and_ln28_7        (and              ) [ 000000]
tmp_16            (fcmp             ) [ 000000]
and_ln28_8        (and              ) [ 000000]
select_ln28_4     (select           ) [ 001010]
c                 (add              ) [ 011010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
zext_ln28         (zext             ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
zext_ln35         (zext             ) [ 000000]
mul_ln35          (mul              ) [ 000000]
specloopname_ln16 (specloopname     ) [ 000000]
tmp_8             (specregionbegin  ) [ 000000]
specpipeline_ln17 (specpipeline     ) [ 000000]
conv_out_load_2   (load             ) [ 000000]
bitcast_ln28_9    (bitcast          ) [ 000000]
tmp_17            (partselect       ) [ 000000]
trunc_ln28_11     (trunc            ) [ 000000]
bitcast_ln28_10   (bitcast          ) [ 000000]
tmp_18            (partselect       ) [ 000000]
trunc_ln28_12     (trunc            ) [ 000000]
icmp_ln28_19      (icmp             ) [ 000000]
icmp_ln28_20      (icmp             ) [ 000000]
or_ln28_9         (or               ) [ 000000]
icmp_ln28_21      (icmp             ) [ 000000]
icmp_ln28_22      (icmp             ) [ 000000]
or_ln28_10        (or               ) [ 000000]
and_ln28_9        (and              ) [ 000000]
tmp_19            (fcmp             ) [ 000000]
and_ln28_10       (and              ) [ 000000]
select_ln28_5     (select           ) [ 000000]
conv_out_load_3   (load             ) [ 000000]
bitcast_ln28_11   (bitcast          ) [ 000000]
tmp_20            (partselect       ) [ 000000]
trunc_ln28_13     (trunc            ) [ 000000]
bitcast_ln28_12   (bitcast          ) [ 000000]
tmp_21            (partselect       ) [ 000000]
trunc_ln28_14     (trunc            ) [ 000000]
icmp_ln28_23      (icmp             ) [ 000000]
icmp_ln28_24      (icmp             ) [ 000000]
or_ln28_11        (or               ) [ 000000]
icmp_ln28_25      (icmp             ) [ 000000]
icmp_ln28_26      (icmp             ) [ 000000]
or_ln28_12        (or               ) [ 000000]
and_ln28_11       (and              ) [ 000000]
tmp_22            (fcmp             ) [ 000000]
and_ln28_12       (and              ) [ 000000]
select_ln28_6     (select           ) [ 000000]
zext_ln35_4       (zext             ) [ 000000]
add_ln35          (add              ) [ 000000]
tmp_6             (bitconcatenate   ) [ 000000]
zext_ln35_5       (zext             ) [ 000000]
add_ln35_3        (add              ) [ 000000]
zext_ln35_6       (zext             ) [ 000000]
max_pool_out_addr (getelementptr    ) [ 000000]
store_ln35        (store            ) [ 000000]
empty_11          (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln39          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_load/2 conv_out_load_1/2 conv_out_load_2/3 conv_out_load_3/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_out_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_out_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_2/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv_out_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_3/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_pool_out_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="14" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln35_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="13" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten23_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="1"/>
<pin id="148" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten23_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="f_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="f_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="r_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="r_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="c_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="c_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="4" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/3 tmp_19/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/3 tmp_22/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln9_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="13" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln9_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="f_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln12_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln28_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln28_9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln28_10_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln28_10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_10/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln28_11_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_11/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln28_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln15_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln28_13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_13/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="r_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln12_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln25_mid1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln12_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln12_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln28_11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln28_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln25_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_2/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln12_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_7/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="shl_ln2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln28_13_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln28_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln28_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_12_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln28_13_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_13/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="5" slack="0"/>
<pin id="413" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="0" index="1" bw="9" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln28_14_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="or_ln26_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln28_16_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_16/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln28_9_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="0"/>
<pin id="444" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln28_17_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_17/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln28_10_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln28_18_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_18/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln12_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln12_8_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_8/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln28_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="mul_ln28_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln28_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="1"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln28_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_23_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln28_14_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="1"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_14/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="0" index="3" bw="5" slack="0"/>
<pin id="520" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln28_15_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="bitcast_ln28_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln28_8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln28_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln28_14_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="0"/>
<pin id="564" dir="0" index="1" bw="23" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_14/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln28_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="and_ln28_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln28_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln28_11_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="1"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln28_19_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="15" slack="0"/>
<pin id="604" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_19/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln28_12_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="1"/>
<pin id="608" dir="0" index="1" bw="15" slack="0"/>
<pin id="609" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln28_20_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_20/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="bitcast_ln28_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_7/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_14_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln28_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_9/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="bitcast_ln28_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_8/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_15_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln28_10_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_10/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln28_15_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_15/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln28_16_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="23" slack="0"/>
<pin id="660" dir="0" index="1" bw="23" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_16/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln28_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln28_17_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_17/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln28_18_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="23" slack="0"/>
<pin id="678" dir="0" index="1" bw="23" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_18/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="or_ln28_8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln28_7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="and_ln28_8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_8/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln28_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="32" slack="0"/>
<pin id="704" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="c_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="4" slack="1"/>
<pin id="711" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln28_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="2"/>
<pin id="715" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln35_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="2"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln28_9_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_9/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_17_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="6" slack="0"/>
<pin id="727" dir="0" index="3" bw="6" slack="0"/>
<pin id="728" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln28_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_11/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln28_10_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_10/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_18_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="6" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln28_12_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_12/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln28_19_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_19/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln28_20_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="23" slack="0"/>
<pin id="762" dir="0" index="1" bw="23" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_20/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln28_9_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln28_21_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_21/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln28_22_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="23" slack="0"/>
<pin id="780" dir="0" index="1" bw="23" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_22/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln28_10_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_10/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln28_9_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_9/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln28_10_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_10/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln28_5_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="0" index="2" bw="32" slack="1"/>
<pin id="806" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="bitcast_ln28_11_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_11/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_20_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="0" index="3" bw="6" slack="0"/>
<pin id="819" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln28_13_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_13/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="bitcast_ln28_12_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_12/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_21_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="6" slack="0"/>
<pin id="836" dir="0" index="3" bw="6" slack="0"/>
<pin id="837" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln28_14_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_14/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln28_23_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_23/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln28_24_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="23" slack="0"/>
<pin id="854" dir="0" index="1" bw="23" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_24/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="or_ln28_11_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_11/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln28_25_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_25/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln28_26_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="23" slack="0"/>
<pin id="872" dir="0" index="1" bw="23" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_26/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="or_ln28_12_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_12/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="and_ln28_11_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_11/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="and_ln28_12_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_12/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln28_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="0" index="2" bw="32" slack="0"/>
<pin id="898" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln35_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="2"/>
<pin id="905" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="13" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln35_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="13" slack="0"/>
<pin id="915" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln35_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="0" index="1" bw="13" slack="0"/>
<pin id="920" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln35_6_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="14" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/4 "/>
</bind>
</comp>

<comp id="928" class="1007" name="grp_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="4" slack="0"/>
<pin id="931" dir="0" index="2" bw="4" slack="0"/>
<pin id="932" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/4 add_ln35/4 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln9_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln9_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="13" slack="0"/>
<pin id="943" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="946" class="1005" name="select_ln28_9_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="0"/>
<pin id="948" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_9 "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln28_10_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_10 "/>
</bind>
</comp>

<comp id="958" class="1005" name="select_ln12_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="1"/>
<pin id="960" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln12_5_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_5 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln12_7_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="1"/>
<pin id="972" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_7 "/>
</bind>
</comp>

<comp id="975" class="1005" name="zext_ln28_13_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="1"/>
<pin id="977" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_13 "/>
</bind>
</comp>

<comp id="980" class="1005" name="conv_out_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="15" slack="1"/>
<pin id="982" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="zext_ln28_16_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="10" slack="1"/>
<pin id="987" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_16 "/>
</bind>
</comp>

<comp id="990" class="1005" name="conv_out_addr_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="15" slack="1"/>
<pin id="992" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln12_8_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_8 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="conv_out_addr_2_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="15" slack="1"/>
<pin id="1002" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="conv_out_addr_3_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="15" slack="1"/>
<pin id="1007" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="select_ln28_4_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="c_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="4" slack="1"/>
<pin id="1019" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="117" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="99" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="99" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="183" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="150" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="150" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="161" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="172" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="183" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="244" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="238" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="161" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="244" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="212" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="244" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="220" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="244" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="194" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="250" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="298" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="244" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="10" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="194" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="304" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="298" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="304" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="250" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="298" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="324" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="270" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="324" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="298" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="278" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="12" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="316" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="352" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="258" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="384" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="402" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="435"><net_src comp="372" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="16" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="352" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="26" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="266" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="172" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="244" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="470" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="493" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="44" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="515" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="510" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="541"><net_src comp="99" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="52" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="54" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="542" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="58" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="552" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="556" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="201" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="99" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="593"><net_src comp="487" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="48" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="26" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="619"><net_src comp="99" pin="7"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="52" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="54" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="56" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="616" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="580" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="54" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="56" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="651"><net_src comp="634" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="620" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="58" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="630" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="652" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="638" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="58" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="648" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="60" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="664" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="207" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="99" pin="7"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="580" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="32" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="722"><net_src comp="99" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="52" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="719" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="54" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="56" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="736"><net_src comp="719" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="753"><net_src comp="737" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="723" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="733" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="60" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="754" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="740" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="58" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="750" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="60" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="772" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="766" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="201" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="99" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="802" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="813"><net_src comp="99" pin="7"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="52" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="54" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="56" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="827"><net_src comp="810" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="802" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="838"><net_src comp="52" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="54" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="841"><net_src comp="56" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="845"><net_src comp="828" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="814" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="58" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="824" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="60" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="846" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="832" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="58" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="842" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="60" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="864" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="858" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="207" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="99" pin="7"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="802" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="911"><net_src comp="88" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="26" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="916"><net_src comp="906" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="713" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="913" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="933"><net_src comp="74" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="716" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="903" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="936"><net_src comp="928" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="940"><net_src comp="226" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="232" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="949"><net_src comp="258" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="956"><net_src comp="266" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="961"><net_src comp="316" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="967"><net_src comp="332" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="973"><net_src comp="364" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="978"><net_src comp="380" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="983"><net_src comp="92" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="988"><net_src comp="437" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="993"><net_src comp="105" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="998"><net_src comp="476" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1003"><net_src comp="117" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="1008"><net_src comp="124" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="1013"><net_src comp="700" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1020"><net_src comp="708" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {4 }
 - Input state : 
	Port: max_pool_1 : conv_out | {2 3 4 }
	Port: max_pool_1 : max_pool_out | {}
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln25 : 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		f : 1
		icmp_ln12 : 1
		select_ln28_8 : 2
		select_ln28_9 : 2
		zext_ln28_10 : 3
		select_ln28_10 : 2
		select_ln28_11 : 2
		xor_ln28 : 2
		icmp_ln15 : 1
		and_ln28_13 : 2
		r : 3
		or_ln12 : 2
		select_ln12 : 2
		shl_ln25_mid1 : 4
		select_ln12_5 : 2
		select_ln12_6 : 5
		zext_ln28_11 : 6
		mul_ln28 : 7
		or_ln25_2 : 5
		select_ln12_7 : 5
		shl_ln2 : 3
		zext_ln28_13 : 4
		add_ln28 : 5
		trunc_ln28 : 6
		tmp_12 : 7
		or_ln28_13 : 8
		tmp : 6
		tmp_1 : 8
		zext_ln28_14 : 9
		conv_out_addr : 10
		conv_out_load : 11
		or_ln26 : 4
		zext_ln28_16 : 4
		add_ln28_9 : 5
		tmp_4 : 6
		zext_ln28_17 : 7
		add_ln28_10 : 8
		zext_ln28_18 : 9
		conv_out_addr_1 : 10
		conv_out_load_1 : 11
		add_ln12 : 1
		select_ln12_8 : 2
	State 3
		mul_ln28_2 : 1
		add_ln28_8 : 2
		trunc_ln28_7 : 3
		tmp_23 : 4
		or_ln28_14 : 5
		tmp_2 : 3
		tmp_3 : 5
		zext_ln28_15 : 6
		conv_out_addr_2 : 7
		bitcast_ln28 : 1
		tmp_s : 2
		trunc_ln28_8 : 2
		icmp_ln28 : 3
		icmp_ln28_14 : 3
		or_ln28 : 4
		tmp_13 : 1
		and_ln28 : 4
		select_ln28 : 4
		add_ln28_11 : 2
		tmp_5 : 3
		zext_ln28_19 : 4
		add_ln28_12 : 5
		zext_ln28_20 : 6
		conv_out_addr_3 : 7
		bitcast_ln28_7 : 1
		tmp_14 : 2
		trunc_ln28_9 : 2
		bitcast_ln28_8 : 5
		tmp_15 : 6
		trunc_ln28_10 : 6
		icmp_ln28_15 : 3
		icmp_ln28_16 : 3
		or_ln28_7 : 4
		icmp_ln28_17 : 7
		icmp_ln28_18 : 7
		or_ln28_8 : 8
		and_ln28_7 : 8
		tmp_16 : 5
		and_ln28_8 : 8
		select_ln28_4 : 8
		conv_out_load_2 : 8
		conv_out_load_3 : 8
	State 4
		mul_ln35 : 1
		bitcast_ln28_9 : 1
		tmp_17 : 2
		trunc_ln28_11 : 2
		tmp_18 : 1
		trunc_ln28_12 : 1
		icmp_ln28_19 : 3
		icmp_ln28_20 : 3
		or_ln28_9 : 4
		icmp_ln28_21 : 2
		icmp_ln28_22 : 2
		or_ln28_10 : 3
		and_ln28_9 : 4
		tmp_19 : 1
		and_ln28_10 : 4
		select_ln28_5 : 4
		bitcast_ln28_11 : 1
		tmp_20 : 2
		trunc_ln28_13 : 2
		bitcast_ln28_12 : 5
		tmp_21 : 6
		trunc_ln28_14 : 6
		icmp_ln28_23 : 3
		icmp_ln28_24 : 3
		or_ln28_11 : 4
		icmp_ln28_25 : 7
		icmp_ln28_26 : 7
		or_ln28_12 : 8
		and_ln28_11 : 8
		tmp_22 : 5
		and_ln28_12 : 8
		select_ln28_6 : 8
		add_ln35 : 2
		tmp_6 : 3
		zext_ln35_5 : 4
		add_ln35_3 : 5
		zext_ln35_6 : 6
		max_pool_out_addr : 7
		store_ln35 : 9
		empty_11 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_201      |    0    |    66   |   239   |
|          |       grp_fu_207      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_226    |    0    |    0    |    13   |
|          |    icmp_ln12_fu_244   |    0    |    0    |    11   |
|          |    icmp_ln15_fu_292   |    0    |    0    |    9    |
|          |    icmp_ln28_fu_556   |    0    |    0    |    11   |
|          |  icmp_ln28_14_fu_562  |    0    |    0    |    18   |
|          |  icmp_ln28_15_fu_652  |    0    |    0    |    11   |
|          |  icmp_ln28_16_fu_658  |    0    |    0    |    18   |
|          |  icmp_ln28_17_fu_670  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_18_fu_676  |    0    |    0    |    18   |
|          |  icmp_ln28_19_fu_754  |    0    |    0    |    11   |
|          |  icmp_ln28_20_fu_760  |    0    |    0    |    18   |
|          |  icmp_ln28_21_fu_772  |    0    |    0    |    11   |
|          |  icmp_ln28_22_fu_778  |    0    |    0    |    18   |
|          |  icmp_ln28_23_fu_846  |    0    |    0    |    11   |
|          |  icmp_ln28_24_fu_852  |    0    |    0    |    18   |
|          |  icmp_ln28_25_fu_864  |    0    |    0    |    11   |
|          |  icmp_ln28_26_fu_870  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |     add_ln9_fu_232    |    0    |    0    |    17   |
|          |        f_fu_238       |    0    |    0    |    15   |
|          |        r_fu_304       |    0    |    0    |    13   |
|          |    add_ln28_fu_384    |    0    |    0    |    14   |
|          |   add_ln28_9_fu_441   |    0    |    0    |    14   |
|    add   |   add_ln28_10_fu_459  |    0    |    0    |    21   |
|          |    add_ln12_fu_470    |    0    |    0    |    15   |
|          |   add_ln28_8_fu_493   |    0    |    0    |    14   |
|          |   add_ln28_11_fu_589  |    0    |    0    |    14   |
|          |   add_ln28_12_fu_606  |    0    |    0    |    21   |
|          |        c_fu_708       |    0    |    0    |    13   |
|          |   add_ln35_3_fu_917   |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln28_8_fu_250 |    0    |    0    |    4    |
|          |  select_ln28_9_fu_258 |    0    |    0    |    6    |
|          | select_ln28_10_fu_270 |    0    |    0    |    5    |
|          | select_ln28_11_fu_278 |    0    |    0    |    5    |
|          |   select_ln12_fu_316  |    0    |    0    |    4    |
|          |  select_ln12_5_fu_332 |    0    |    0    |    4    |
|  select  |  select_ln12_6_fu_340 |    0    |    0    |    5    |
|          |  select_ln12_7_fu_364 |    0    |    0    |    5    |
|          |  select_ln12_8_fu_476 |    0    |    0    |    8    |
|          |   select_ln28_fu_580  |    0    |    0    |    32   |
|          |  select_ln28_4_fu_700 |    0    |    0    |    32   |
|          |  select_ln28_5_fu_802 |    0    |    0    |    32   |
|          |  select_ln28_6_fu_894 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_352    |    0    |    0    |    26   |
|          |   mul_ln28_2_fu_487   |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln25_fu_220    |    0    |    0    |    0    |
|          |     or_ln12_fu_310    |    0    |    0    |    2    |
|          |    or_ln25_2_fu_358   |    0    |    0    |    0    |
|          |   or_ln28_13_fu_402   |    0    |    0    |    6    |
|          |     or_ln26_fu_431    |    0    |    0    |    0    |
|          |   or_ln28_14_fu_510   |    0    |    0    |    6    |
|    or    |     or_ln28_fu_568    |    0    |    0    |    2    |
|          |    or_ln28_7_fu_664   |    0    |    0    |    2    |
|          |    or_ln28_8_fu_682   |    0    |    0    |    2    |
|          |    or_ln28_9_fu_766   |    0    |    0    |    2    |
|          |   or_ln28_10_fu_784   |    0    |    0    |    2    |
|          |   or_ln28_11_fu_858   |    0    |    0    |    2    |
|          |   or_ln28_12_fu_876   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln28_13_fu_298  |    0    |    0    |    2    |
|          |    and_ln28_fu_574    |    0    |    0    |    2    |
|          |   and_ln28_7_fu_688   |    0    |    0    |    2    |
|    and   |   and_ln28_8_fu_694   |    0    |    0    |    2    |
|          |   and_ln28_9_fu_790   |    0    |    0    |    2    |
|          |   and_ln28_10_fu_796  |    0    |    0    |    2    |
|          |   and_ln28_11_fu_882  |    0    |    0    |    2    |
|          |   and_ln28_12_fu_888  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_286    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_928      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_212     |    0    |    0    |    0    |
|          |  shl_ln25_mid1_fu_324 |    0    |    0    |    0    |
|          |     shl_ln2_fu_372    |    0    |    0    |    0    |
|          |     tmp_12_fu_394     |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_418     |    0    |    0    |    0    |
|          |      tmp_4_fu_447     |    0    |    0    |    0    |
|          |     tmp_23_fu_502     |    0    |    0    |    0    |
|          |      tmp_3_fu_525     |    0    |    0    |    0    |
|          |      tmp_5_fu_594     |    0    |    0    |    0    |
|          |      tmp_6_fu_906     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln28_10_fu_266  |    0    |    0    |    0    |
|          |  zext_ln28_11_fu_348  |    0    |    0    |    0    |
|          |  zext_ln28_13_fu_380  |    0    |    0    |    0    |
|          |  zext_ln28_14_fu_426  |    0    |    0    |    0    |
|          |  zext_ln28_16_fu_437  |    0    |    0    |    0    |
|          |  zext_ln28_17_fu_455  |    0    |    0    |    0    |
|          |  zext_ln28_18_fu_465  |    0    |    0    |    0    |
|   zext   |  zext_ln28_12_fu_484  |    0    |    0    |    0    |
|          |  zext_ln28_15_fu_533  |    0    |    0    |    0    |
|          |  zext_ln28_19_fu_602  |    0    |    0    |    0    |
|          |  zext_ln28_20_fu_611  |    0    |    0    |    0    |
|          |    zext_ln28_fu_713   |    0    |    0    |    0    |
|          |    zext_ln35_fu_716   |    0    |    0    |    0    |
|          |   zext_ln35_4_fu_903  |    0    |    0    |    0    |
|          |   zext_ln35_5_fu_913  |    0    |    0    |    0    |
|          |   zext_ln35_6_fu_923  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_390   |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_498  |    0    |    0    |    0    |
|          |  trunc_ln28_8_fu_552  |    0    |    0    |    0    |
|          |  trunc_ln28_9_fu_630  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_10_fu_648 |    0    |    0    |    0    |
|          |  trunc_ln28_11_fu_733 |    0    |    0    |    0    |
|          |  trunc_ln28_12_fu_750 |    0    |    0    |    0    |
|          |  trunc_ln28_13_fu_824 |    0    |    0    |    0    |
|          |  trunc_ln28_14_fu_842 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_408      |    0    |    0    |    0    |
|          |      tmp_2_fu_515     |    0    |    0    |    0    |
|          |      tmp_s_fu_542     |    0    |    0    |    0    |
|          |     tmp_14_fu_620     |    0    |    0    |    0    |
|partselect|     tmp_15_fu_638     |    0    |    0    |    0    |
|          |     tmp_17_fu_723     |    0    |    0    |    0    |
|          |     tmp_18_fu_740     |    0    |    0    |    0    |
|          |     tmp_20_fu_814     |    0    |    0    |    0    |
|          |     tmp_21_fu_832     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |   132   |   1174  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add_ln9_reg_941    |   13   |
|       c_0_reg_190      |    4   |
|       c_reg_1017       |    4   |
| conv_out_addr_1_reg_990|   15   |
|conv_out_addr_2_reg_1000|   15   |
|conv_out_addr_3_reg_1005|   15   |
|  conv_out_addr_reg_980 |   15   |
|       f_0_reg_157      |    6   |
|    icmp_ln9_reg_937    |    1   |
|indvar_flatten23_reg_146|   13   |
| indvar_flatten_reg_168 |    8   |
|       r_0_reg_179      |    4   |
|  select_ln12_5_reg_964 |    4   |
|  select_ln12_7_reg_970 |    5   |
|  select_ln12_8_reg_995 |    8   |
|   select_ln12_reg_958  |    4   |
| select_ln28_4_reg_1010 |   32   |
|  select_ln28_9_reg_946 |    6   |
|  zext_ln28_10_reg_953  |   16   |
|  zext_ln28_13_reg_975  |   10   |
|  zext_ln28_16_reg_985  |   10   |
+------------------------+--------+
|          Total         |   208  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   4  |  15  |   60   ||    21   |
| grp_access_fu_99 |  p2  |   4  |   0  |    0   ||    21   |
|    grp_fu_201    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_207    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   188  ||  7.259  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   132  |  1174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   60   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   340  |  1234  |
+-----------+--------+--------+--------+--------+
