<module name="USB0_VBP2AHB_WRAP_CONTROLLER_VBP_USB3_CORE_DEBUG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DEBUG_U3RHBDBG" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_DEBUG_U3RHBDBG" offset="0x0" width="32" description="U3 Root Hub Debug Register">
		<bitfield id="RESERVED_1" width="28" begin="31" end="4" resetval="0x0" description="Reserved_1" range="31 - 4" rwaccess="R"/> 
		<bitfield id="TPCFG_TOUT_CTRL" width="1" begin="3" end="3" resetval="0x0" description="tpcfg_tout_ctrl   This bit controls the USB 3.0 port configuration timeout duration.  - 1: The port configuration timeout counter resets when the link is not in U0.  - 0: The port configuration timeout counter does not reset if the link enters recovery or exits U0." range="3" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0_2" width="3" begin="2" end="0" resetval="0x0" description="Reserved_0_2" range="2 - 0" rwaccess="R"/>
	</register>
</module>