{"Thomas M. Conte": [["A Persistent Rescheduled-page Cache for Low Overhead Object Code Compatibility in VLIW Architectures", ["Thomas M. Conte", "Sumedh W. Sathaye", "Sanjeev Banerjia"], "https://doi.org/10.1109/MICRO.1996.566445", "micro", 1996], ["Accurate and Practical Profile-driven Compilation Using the Profile Buffer", ["Thomas M. Conte", "Kishore N. Menezes", "Mary Ann Hirsch"], "https://doi.org/10.1109/MICRO.1996.566448", "micro", 1996], ["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", "micro", 1996]], "Sumedh W. Sathaye": [["A Persistent Rescheduled-page Cache for Low Overhead Object Code Compatibility in VLIW Architectures", ["Thomas M. Conte", "Sumedh W. Sathaye", "Sanjeev Banerjia"], "https://doi.org/10.1109/MICRO.1996.566445", "micro", 1996], ["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", "micro", 1996]], "Sanjeev Banerjia": [["A Persistent Rescheduled-page Cache for Low Overhead Object Code Compatibility in VLIW Architectures", ["Thomas M. Conte", "Sumedh W. Sathaye", "Sanjeev Banerjia"], "https://doi.org/10.1109/MICRO.1996.566445", "micro", 1996], ["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", "micro", 1996]], "James O. Bondi": [["Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline", ["James O. Bondi", "Ashwini K. Nanda", "Simonjit Dutta"], "https://doi.org/10.1109/MICRO.1996.566446", "micro", 1996]], "Ashwini K. Nanda": [["Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline", ["James O. Bondi", "Ashwini K. Nanda", "Simonjit Dutta"], "https://doi.org/10.1109/MICRO.1996.566446", "micro", 1996]], "Simonjit Dutta": [["Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline", ["James O. Bondi", "Ashwini K. Nanda", "Simonjit Dutta"], "https://doi.org/10.1109/MICRO.1996.566446", "micro", 1996]], "Eric Rotenberg": [["Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", ["Eric Rotenberg", "Steve Bennett", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566447", "micro", 1996], ["Assigning Confidence to Conditional Branch Predictions", ["Erik Jacobsen", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566457", "micro", 1996]], "Steve Bennett": [["Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", ["Eric Rotenberg", "Steve Bennett", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566447", "micro", 1996]], "James E. Smith": [["Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", ["Eric Rotenberg", "Steve Bennett", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566447", "micro", 1996], ["Assigning Confidence to Conditional Branch Predictions", ["Erik Jacobsen", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566457", "micro", 1996], ["The Performance Potential of Data Dependence Speculation & Collapsing", ["Yiannakis Sazeides", "Stamatis Vassiliadis", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566465", "micro", 1996]], "Kishore N. Menezes": [["Accurate and Practical Profile-driven Compilation Using the Profile Buffer", ["Thomas M. Conte", "Kishore N. Menezes", "Mary Ann Hirsch"], "https://doi.org/10.1109/MICRO.1996.566448", "micro", 1996], ["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", "micro", 1996]], "Mary Ann Hirsch": [["Accurate and Practical Profile-driven Compilation Using the Profile Buffer", ["Thomas M. Conte", "Kishore N. Menezes", "Mary Ann Hirsch"], "https://doi.org/10.1109/MICRO.1996.566448", "micro", 1996]], "Thomas Ball": [["Efficient Path Profiling", ["Thomas Ball", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566449", "micro", 1996]], "James R. Larus": [["Efficient Path Profiling", ["Thomas Ball", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566449", "micro", 1996], ["Instruction Scheduling and Executable Editing", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566469", "micro", 1996]], "Chandra Chekuri": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996]], "Richard Johnson": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996], ["Analysis Techniques for Predicated Code", ["Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566454", "micro", 1996], ["Global Predicate Analysis and Its Application to Register Allocation", ["David M. Gillies", "Roy Dz-Ching Ju", "Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566455", "micro", 1996]], "Rajeev Motwani": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996]], "B. Natarajan": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996]], "B. Ramakrishna Rau": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996], ["Optimization of Machine Descriptions for Efficient Use", ["John C. Gyllenhaal", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.10001", "micro", 1996]], "Michael S. Schlansker": [["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", "micro", 1996], ["Analysis Techniques for Predicated Code", ["Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566454", "micro", 1996], ["Global Predicate Analysis and Its Application to Register Allocation", ["David M. Gillies", "Roy Dz-Ching Ju", "Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566455", "micro", 1996]], "Brian L. Deitrich": [["Speculative Hedge: Regulating Compile-time Speculation Against Profile Variations", ["Brian L. Deitrich", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566451", "micro", 1996], ["Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries", ["Santosh G. Abraham", "Vinod Kathail", "Brian L. Deitrich"], "https://doi.org/10.1109/MICRO.1996.566471", "micro", 1996]], "Wen-mei W. Hwu": [["Speculative Hedge: Regulating Compile-time Speculation Against Profile Variations", ["Brian L. Deitrich", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566451", "micro", 1996], ["Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results", ["Cheng-Hsueh A. Hsieh", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566453", "micro", 1996], ["Modulo Scheduling of Loops in Control-intensive Non-numeric Programs", ["Daniel M. Lavery", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566456", "micro", 1996], ["Optimization of Machine Descriptions for Efficient Use", ["John C. Gyllenhaal", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.10001", "micro", 1996]], "Robert S. Cohn": [["Hot Cold Optimization of Large Windows/NT Applications", ["Robert S. Cohn", "P. Geoffrey Lowney"], "https://doi.org/10.1109/MICRO.1996.566452", "micro", 1996]], "P. Geoffrey Lowney": [["Hot Cold Optimization of Large Windows/NT Applications", ["Robert S. Cohn", "P. Geoffrey Lowney"], "https://doi.org/10.1109/MICRO.1996.566452", "micro", 1996]], "Cheng-Hsueh A. Hsieh": [["Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results", ["Cheng-Hsueh A. Hsieh", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566453", "micro", 1996]], "John C. Gyllenhaal": [["Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results", ["Cheng-Hsueh A. Hsieh", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566453", "micro", 1996], ["Optimization of Machine Descriptions for Efficient Use", ["John C. Gyllenhaal", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.10001", "micro", 1996]], "David M. Gillies": [["Global Predicate Analysis and Its Application to Register Allocation", ["David M. Gillies", "Roy Dz-Ching Ju", "Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566455", "micro", 1996]], "Roy Dz-Ching Ju": [["Global Predicate Analysis and Its Application to Register Allocation", ["David M. Gillies", "Roy Dz-Ching Ju", "Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566455", "micro", 1996]], "Daniel M. Lavery": [["Modulo Scheduling of Loops in Control-intensive Non-numeric Programs", ["Daniel M. Lavery", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566456", "micro", 1996]], "Erik Jacobsen": [["Assigning Confidence to Conditional Branch Predictions", ["Erik Jacobsen", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566457", "micro", 1996]], "Scott A. Mahlke": [["Compiler Synthesized Dynamic Branch Prediction", ["Scott A. Mahlke", "Balas K. Natarajan"], "https://doi.org/10.1109/MICRO.1996.566458", "micro", 1996]], "Balas K. Natarajan": [["Compiler Synthesized Dynamic Branch Prediction", ["Scott A. Mahlke", "Balas K. Natarajan"], "https://doi.org/10.1109/MICRO.1996.566458", "micro", 1996]], "Jim Pierce": [["Wrong-path Instruction Prefetching", ["Jim Pierce", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1996.566459", "micro", 1996]], "Trevor N. Mudge": [["Wrong-path Instruction Prefetching", ["Jim Pierce", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1996.566459", "micro", 1996]], "Robert Yung": [["Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture", ["Robert Yung"], "https://doi.org/10.1109/MICRO.1996.566460", "micro", 1996]], "Eric Hao": [["Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures", ["Eric Hao", "Po-Yung Chang", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1996.566461", "micro", 1996]], "Po-Yung Chang": [["Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures", ["Eric Hao", "Po-Yung Chang", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1996.566461", "micro", 1996]], "Marius Evers": [["Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures", ["Eric Hao", "Po-Yung Chang", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1996.566461", "micro", 1996]], "Yale N. Patt": [["Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures", ["Eric Hao", "Po-Yung Chang", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1996.566461", "micro", 1996]], "Sergei Y. Larin": [["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", "micro", 1996]], "Shlomit S. Pinter": [["Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors", ["Shlomit S. Pinter", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1996.566463", "micro", 1996]], "Adi Yoaz": [["Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors", ["Shlomit S. Pinter", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1996.566463", "micro", 1996]], "Mikko H. Lipasti": [["Exceeding the Dataflow Limit via Value Prediction", ["Mikko H. Lipasti", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1996.566464", "micro", 1996]], "John Paul Shen": [["Exceeding the Dataflow Limit via Value Prediction", ["Mikko H. Lipasti", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1996.566464", "micro", 1996]], "Yiannakis Sazeides": [["The Performance Potential of Data Dependence Speculation & Collapsing", ["Yiannakis Sazeides", "Stamatis Vassiliadis", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566465", "micro", 1996]], "Stamatis Vassiliadis": [["The Performance Potential of Data Dependence Speculation & Collapsing", ["Yiannakis Sazeides", "Stamatis Vassiliadis", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566465", "micro", 1996]], "Josep Llosa": [["Heuristics for Register-Constrained Software Pipelining", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1996.566466", "micro", 1996]], "Mateo Valero": [["Heuristics for Register-Constrained Software Pipelining", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1996.566466", "micro", 1996]], "Eduard Ayguade": [["Heuristics for Register-Constrained Software Pipelining", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1996.566466", "micro", 1996]], "Mark G. Stoodley": [["Software Pipelining Loops with Conditional Branches", ["Mark G. Stoodley", "Corinna G. Lee"], "https://doi.org/10.1109/MICRO.1996.566467", "micro", 1996]], "Corinna G. Lee": [["Software Pipelining Loops with Conditional Branches", ["Mark G. Stoodley", "Corinna G. Lee"], "https://doi.org/10.1109/MICRO.1996.566467", "micro", 1996]], "Michael E. Wolf": [["Combining Loop Transformations Considering Caches and Scheduling", ["Michael E. Wolf", "Dror E. Maydan", "Ding-Kai Chen"], "https://doi.org/10.1109/MICRO.1996.566468", "micro", 1996]], "Dror E. Maydan": [["Combining Loop Transformations Considering Caches and Scheduling", ["Michael E. Wolf", "Dror E. Maydan", "Ding-Kai Chen"], "https://doi.org/10.1109/MICRO.1996.566468", "micro", 1996]], "Ding-Kai Chen": [["Combining Loop Transformations Considering Caches and Scheduling", ["Michael E. Wolf", "Dror E. Maydan", "Ding-Kai Chen"], "https://doi.org/10.1109/MICRO.1996.566468", "micro", 1996]], "Eric Schnarr": [["Instruction Scheduling and Executable Editing", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566469", "micro", 1996]], "David A. Dunn": [["Instruction Scheduling for the HP PA-8000", ["David A. Dunn", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1996.566470", "micro", 1996]], "Wei-Chung Hsu": [["Instruction Scheduling for the HP PA-8000", ["David A. Dunn", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1996.566470", "micro", 1996]], "Santosh G. Abraham": [["Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries", ["Santosh G. Abraham", "Vinod Kathail", "Brian L. Deitrich"], "https://doi.org/10.1109/MICRO.1996.566471", "micro", 1996]], "Vinod Kathail": [["Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries", ["Santosh G. Abraham", "Vinod Kathail", "Brian L. Deitrich"], "https://doi.org/10.1109/MICRO.1996.566471", "micro", 1996]], "Joseph A. Fisher": [["Custom-fit Processors: Letting Applications Define Architectures", ["Joseph A. Fisher", "Paolo Faraboschi", "Giuseppe Desoli"], "https://doi.org/10.1109/MICRO.1996.566472", "micro", 1996]], "Paolo Faraboschi": [["Custom-fit Processors: Letting Applications Define Architectures", ["Joseph A. Fisher", "Paolo Faraboschi", "Giuseppe Desoli"], "https://doi.org/10.1109/MICRO.1996.566472", "micro", 1996]], "Giuseppe Desoli": [["Custom-fit Processors: Letting Applications Define Architectures", ["Joseph A. Fisher", "Paolo Faraboschi", "Giuseppe Desoli"], "https://doi.org/10.1109/MICRO.1996.566472", "micro", 1996]], "Anne M. Holler": [["Optimization for a Superscalar Out-of-Order Machine", ["Anne M. Holler"], "https://doi.org/10.1109/MICRO.1996.566473", "micro", 1996]]}