I-cache
=======

Instruction cache design in Verilog. Detailed report in Report.pdf
