Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f4d611dcece840dca5bc39a50ec0a194 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot pre_sim_tb_behav xil_defaultlib.pre_sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port iC2 [D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/Controller.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.IPcore
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_4X1_32
Compiling module xil_defaultlib.MUX_3X1_5
Compiling module xil_defaultlib.MUX_3X1_32
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.pre_sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pre_sim_tb_behav
