# Generated by Yosys 0.49+10 (git sha1 18a7c0038, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 99
attribute \src "average_filter.v:32.1-116.12"
attribute \top 1
attribute \hdlname "average_filter"
module \average_filter
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$53
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$63
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$73
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$83
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$93
  attribute \init 8'x
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$89
  attribute \init 8'x
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$79
  attribute \init 1'x
  wire $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$69
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$71
  attribute \init 9'000000000
  wire width 9 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$51
  attribute \init 8'00000000
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$91
  attribute \init 8'00000000
  wire width 8 $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$81
  attribute \init 1'x
  wire $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$59
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$61
  attribute \init 9'x
  wire width 9 $auto$clk2fflogic.cc:95:sample_data${\sum_ff[8:1]$auto$mutate.cc:689:mutate_const$44}#sampled$49
  attribute \keep 1
  wire $auto$mutate.cc:689:mutate_const$44
  wire $auto$rtlil.cc:2793:Eq$46
  wire $auto$rtlil.cc:2795:Eqx$56
  wire $auto$rtlil.cc:2795:Eqx$66
  wire $auto$rtlil.cc:2795:Eqx$76
  wire $auto$rtlil.cc:2795:Eqx$86
  wire $auto$rtlil.cc:2795:Eqx$96
  wire $auto$rtlil.cc:2874:Mux$48
  wire width 9 $auto$rtlil.cc:2874:Mux$58
  wire $auto$rtlil.cc:2874:Mux$68
  wire $auto$rtlil.cc:2874:Mux$78
  wire width 8 $auto$rtlil.cc:2874:Mux$88
  wire width 8 $auto$rtlil.cc:2874:Mux$98
  attribute \src "average_filter.v:33.35-33.38"
  wire input 1 \clk
  attribute \src "average_filter.v:36.35-36.42"
  wire width 8 input 4 signed \data_in
  attribute \keep 1
  attribute \src "average_filter.v:37.35-37.43"
  wire width 8 output 5 signed \data_out
  attribute \src "average_filter.v:35.35-35.39"
  wire input 3 \i_ce
  wire width 8 \i_ce_$mux_S_1_Y
  attribute \src "average_filter.v:102.21-102.42"
  wire width 9 signed \i_ce_$mux_S_2_B
  wire width 9 \i_ce_$mux_S_2_Y
  wire \i_ce_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:79.22-79.33"
  wire width 8 signed \last_sample
  wire width 8 input 7 \mutsel
  attribute \keep 1
  attribute \src "average_filter.v:38.35-38.39"
  wire output 6 \o_ce
  attribute \src "average_filter.v:63.5-72.8"
  wire \o_ce_$dff_Q_D
  attribute \src "average_filter.v:34.35-34.42"
  wire input 2 \reset_n
  attribute \src "average_filter.v:97.5-104.8"
  wire width 9 \reset_n_$mux_S_1_Y
  attribute \src "average_filter.v:107.5-114.8"
  wire width 8 \reset_n_$mux_S_2_Y
  attribute \src "average_filter.v:82.5-89.8"
  wire width 8 \reset_n_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:48.15-48.21"
  wire \sum_ce
  attribute \src "average_filter.v:51.5-60.8"
  wire \sum_ce_$dff_Q_D
  wire width 8 \sum_ce_$mux_S_1_Y
  wire \sum_ce_$mux_S_Y
  attribute \keep 1
  attribute \src "average_filter.v:93.22-93.28"
  wire width 9 signed \sum_ff
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$50
    parameter \WIDTH 9
    connect \D { \sum_ff [8:1] $auto$mutate.cc:689:mutate_const$44 }
    connect \Q $auto$clk2fflogic.cc:95:sample_data${\sum_ff[8:1]$auto$mutate.cc:689:mutate_const$44}#sampled$49
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$52
    parameter \WIDTH 9
    connect \D \reset_n_$mux_S_1_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$51
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$60
    parameter \WIDTH 1
    connect \D \sum_ce
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$59
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$62
    parameter \WIDTH 1
    connect \D \sum_ce_$dff_Q_D
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$61
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$70
    parameter \WIDTH 1
    connect \D \o_ce
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$69
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$72
    parameter \WIDTH 1
    connect \D \o_ce_$dff_Q_D
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$71
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$80
    parameter \WIDTH 8
    connect \D \last_sample
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$79
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$82
    parameter \WIDTH 8
    connect \D \reset_n_$mux_S_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$81
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:102:sample_data$90
    parameter \WIDTH 8
    connect \D \data_out
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$89
  end
  cell $ff $auto$clk2fflogic.cc:102:sample_data$92
    parameter \WIDTH 8
    connect \D \reset_n_$mux_S_2_Y
    connect \Q $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$91
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$57
    parameter \WIDTH 9
    connect \A $auto$clk2fflogic.cc:95:sample_data${\sum_ff[8:1]$auto$mutate.cc:689:mutate_const$44}#sampled$49
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_1_Y#sampled$51
    connect \S $auto$rtlil.cc:2795:Eqx$56
    connect \Y $auto$rtlil.cc:2874:Mux$58
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$67
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:95:sample_data$\sum_ce#sampled$59
    connect \B $auto$clk2fflogic.cc:95:sample_data$\sum_ce_$dff_Q_D#sampled$61
    connect \S $auto$rtlil.cc:2795:Eqx$66
    connect \Y $auto$rtlil.cc:2874:Mux$68
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$77
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:95:sample_data$\o_ce#sampled$69
    connect \B $auto$clk2fflogic.cc:95:sample_data$\o_ce_$dff_Q_D#sampled$71
    connect \S $auto$rtlil.cc:2795:Eqx$76
    connect \Y $auto$rtlil.cc:2874:Mux$78
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$87
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:95:sample_data$\last_sample#sampled$79
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_Y#sampled$81
    connect \S $auto$rtlil.cc:2795:Eqx$86
    connect \Y $auto$rtlil.cc:2874:Mux$88
  end
  cell $mux $auto$clk2fflogic.cc:117:mux$97
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:95:sample_data$\data_out#sampled$89
    connect \B $auto$clk2fflogic.cc:95:sample_data$\reset_n_$mux_S_2_Y#sampled$91
    connect \S $auto$rtlil.cc:2795:Eqx$96
    connect \Y $auto$rtlil.cc:2874:Mux$98
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$54
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$53
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$64
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$63
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$74
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$73
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$84
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$83
  end
  cell $ff $auto$clk2fflogic.cc:86:sample_control_edge$94
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$93
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$53 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$56
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$63 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$66
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$73 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$76
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$83 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$86
  end
  cell $eqx $auto$clk2fflogic.cc:87:sample_control_edge$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:81:sample_control_edge$\clk#sampled$93 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2795:Eqx$96
  end
  cell $eq $auto$mutate.cc:631:mutate_ctrl$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mutsel
    connect \B 8'00000001
    connect \Y $auto$rtlil.cc:2793:Eq$46
  end
  cell $mux $auto$mutate.cc:641:mutate_ctrl_mux$47
    parameter \WIDTH 1
    connect \A $auto$mutate.cc:689:mutate_const$44
    connect \B 1'0
    connect \S $auto$rtlil.cc:2793:Eq$46
    connect \Y $auto$rtlil.cc:2874:Mux$48
  end
  attribute \src "average_filter.v:102.21-102.42"
  cell $add \data_in_$add_A
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \data_in
    connect \B \last_sample
    connect \Y \i_ce_$mux_S_2_B
  end
  attribute \full_case 1
  attribute \src "average_filter.v:55.12-55.16|average_filter.v:55.9-58.26"
  cell $mux \i_ce_$mux_S
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_Y
  end
  attribute \src "average_filter.v:86.12-86.16|average_filter.v:86.9-87.34"
  cell $mux \i_ce_$mux_S_1
    parameter \WIDTH 8
    connect \A \last_sample
    connect \B \data_in
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_1_Y
  end
  attribute \src "average_filter.v:101.12-101.16|average_filter.v:101.9-102.43"
  cell $mux \i_ce_$mux_S_2
    parameter \WIDTH 9
    connect \A \sum_ff
    connect \B \i_ce_$mux_S_2_B
    connect \S \i_ce
    connect \Y \i_ce_$mux_S_2_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:64.11-64.19|average_filter.v:64.7-71.10"
  cell $mux \o_ce_$dff_Q_D_$mux_Y
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \sum_ce_$mux_S_Y
    connect \S \reset_n
    connect \Y \o_ce_$dff_Q_D
  end
  attribute \full_case 1
  attribute \src "average_filter.v:83.11-83.19|average_filter.v:83.7-88.10"
  cell $mux \reset_n_$mux_S
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \i_ce_$mux_S_1_Y
    connect \S \reset_n
    connect \Y \reset_n_$mux_S_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:98.11-98.19|average_filter.v:98.7-103.10"
  cell $mux \reset_n_$mux_S_1
    parameter \WIDTH 9
    connect \A 9'000000000
    connect \B \i_ce_$mux_S_2_Y
    connect \S \reset_n
    connect \Y \reset_n_$mux_S_1_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:108.11-108.19|average_filter.v:108.7-113.10"
  cell $mux \reset_n_$mux_S_2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \sum_ce_$mux_S_1_Y
    connect \S \reset_n
    connect \Y \reset_n_$mux_S_2_Y
  end
  attribute \full_case 1
  attribute \src "average_filter.v:52.11-52.19|average_filter.v:52.7-59.10"
  cell $mux \sum_ce_$dff_Q_D_$mux_Y
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \i_ce_$mux_S_Y
    connect \S \reset_n
    connect \Y \sum_ce_$dff_Q_D
  end
  attribute \full_case 1
  attribute \src "average_filter.v:67.12-67.18|average_filter.v:67.9-70.24"
  cell $mux \sum_ce_$mux_S
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \sum_ce
    connect \Y \sum_ce_$mux_S_Y
  end
  attribute \src "average_filter.v:111.12-111.18|average_filter.v:111.9-112.35"
  cell $mux \sum_ce_$mux_S_1
    parameter \WIDTH 8
    connect \A \data_out
    connect \B \sum_ff [8:1]
    connect \S \sum_ce
    connect \Y \sum_ce_$mux_S_1_Y
  end
  connect \sum_ff [0] $auto$rtlil.cc:2874:Mux$48
  connect { \sum_ff [8:1] $auto$mutate.cc:689:mutate_const$44 } $auto$rtlil.cc:2874:Mux$58
  connect \sum_ce $auto$rtlil.cc:2874:Mux$68
  connect \o_ce $auto$rtlil.cc:2874:Mux$78
  connect \last_sample $auto$rtlil.cc:2874:Mux$88
  connect \data_out $auto$rtlil.cc:2874:Mux$98
end
