Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 20 21:43:48 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 217 register/latch pins with no clock driven by root clock pin: I_clk_100M (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sc_inst/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.741        0.000                      0                 2200        0.128        0.000                      0                 2200        3.000        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25m         21.741        0.000                      0                 2200        0.128        0.000                      0                 2200       19.500        0.000                       0                   332  
  clkfbout_clk_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25m/inst/clk_in1
  To Clock:  clk_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       21.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.741ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.647ns  (logic 6.355ns (36.012%)  route 11.292ns (63.988%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 41.550 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    12.720 f  pctrl_inst/O_read_addr/P[12]
                         net (fo=58, routed)          6.083    18.803    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y112         LUT6 (Prop_lut6_I2_O)        0.124    18.927 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.343    19.269    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26_n_0
    RAMB36_X0Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.550    41.550    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.550    
                         clock uncertainty           -0.098    41.453    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.010    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.010    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             22.095ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.157ns  (logic 6.231ns (36.318%)  route 10.926ns (63.682%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          6.060    18.779    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                 22.095    

Slack (MET) :             22.130ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.416ns  (logic 6.355ns (36.490%)  route 11.061ns (63.510%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          5.288    18.007    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y40         LUT6 (Prop_lut6_I2_O)        0.124    18.131 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.907    19.038    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.700    41.700    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.708    
                         clock uncertainty           -0.098    41.611    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.168    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -19.038    
  -------------------------------------------------------------------
                         slack                                 22.130    

Slack (MET) :             22.138ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.114ns  (logic 6.231ns (36.409%)  route 10.883ns (63.591%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[2]
                         net (fo=57, routed)          6.017    18.736    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -18.736    
  -------------------------------------------------------------------
                         slack                                 22.138    

Slack (MET) :             22.139ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 6.231ns (36.411%)  route 10.882ns (63.589%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[3]
                         net (fo=57, routed)          6.016    18.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -18.735    
  -------------------------------------------------------------------
                         slack                                 22.139    

Slack (MET) :             22.192ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 6.231ns (36.523%)  route 10.829ns (63.477%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[0]
                         net (fo=57, routed)          5.963    18.683    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.538    41.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.098    41.441    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.875    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                         -18.683    
  -------------------------------------------------------------------
                         slack                                 22.192    

Slack (MET) :             22.372ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.179ns  (logic 6.355ns (36.993%)  route 10.824ns (63.007%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          5.271    17.990    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y40         LUT6 (Prop_lut6_I3_O)        0.124    18.114 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46/O
                         net (fo=1, routed)           0.687    18.801    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.705    41.705    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.713    
                         clock uncertainty           -0.098    41.616    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.173    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.173    
                         arrival time                         -18.801    
  -------------------------------------------------------------------
                         slack                                 22.372    

Slack (MET) :             22.412ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 6.355ns (37.070%)  route 10.788ns (62.930%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 41.710 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          5.193    17.912    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.036 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.729    18.766    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.710    41.710    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.718    
                         clock uncertainty           -0.098    41.621    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.178    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.178    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 22.412    

Slack (MET) :             22.436ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.819ns  (logic 6.231ns (37.048%)  route 10.588ns (62.952%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 41.541 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          5.722    18.441    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.541    41.541    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.541    
                         clock uncertainty           -0.098    41.444    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.878    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 22.436    

Slack (MET) :             22.479ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.776ns  (logic 6.231ns (37.143%)  route 10.545ns (62.857%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 41.541 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.622     1.622    vga_inst/clk_out1
    SLICE_X44Y81         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.419     2.041 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.210     3.252    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.299     3.551 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=16, routed)          0.664     4.215    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     4.365 f  vga_inst/O_read_addr_i_28/O
                         net (fo=8, routed)           0.345     4.709    vga_inst/O_read_addr_i_28_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.328     5.037 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.468     5.506    vga_inst/W_pixel_y[0]
    SLICE_X47Y80         LUT3 (Prop_lut3_I1_O)        0.124     5.630 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.630    pctrl_inst/ptran_inst/R_v_cnt_reg[7]_0[1]
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.270 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__2/i___0_carry/O[3]
                         net (fo=1, routed)           1.153     7.423    vga_inst/O_pixel_y23_in[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306     7.729 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.648     8.377    vga_inst/O_read_addr_i_22_n_0
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.501 r  vga_inst/O_read_addr_i_3/O
                         net (fo=1, routed)           0.378     8.879    pctrl_inst/A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    12.720 r  pctrl_inst/O_read_addr/P[2]
                         net (fo=57, routed)          5.679    18.398    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         1.541    41.541    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.541    
                         clock uncertainty           -0.098    41.444    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.878    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                         -18.398    
  -------------------------------------------------------------------
                         slack                                 22.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.027%)  route 0.250ns (63.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    imc_inst/clk_out1
    SLICE_X65Y87         FDCE                                         r  imc_inst/R_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  imc_inst/R_write_addr_reg[6]/Q
                         net (fo=59, routed)          0.250     0.954    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.826    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.783%)  route 0.589ns (78.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    rx_inst/clk_out1
    SLICE_X56Y93         FDRE                                         r  rx_inst/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  rx_inst/RxD_data_reg[7]/Q
                         net (fo=58, routed)          0.589     1.315    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.886     0.886    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.881    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.177    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.644%)  route 0.231ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562     0.562    imc_inst/clk_out1
    SLICE_X65Y86         FDCE                                         r  imc_inst/R_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  imc_inst/R_write_addr_reg[7]/Q
                         net (fo=59, routed)          0.231     0.921    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     0.772    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.007%)  route 0.423ns (74.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    rx_inst/clk_out1
    SLICE_X57Y93         FDRE                                         r  rx_inst/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rx_inst/RxD_data_reg[0]/Q
                         net (fo=57, routed)          0.423     1.126    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.880     0.880    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.942    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.290%)  route 0.310ns (68.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    imc_inst/clk_out1
    SLICE_X65Y87         FDCE                                         r  imc_inst/R_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  imc_inst/R_write_addr_reg[6]/Q
                         net (fo=59, routed)          0.310     1.013    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.879     0.879    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.828    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.949%)  route 0.273ns (68.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    imc_inst/clk_out1
    SLICE_X65Y87         FDCE                                         r  imc_inst/R_write_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  imc_inst/R_write_addr_reg[9]/Q
                         net (fo=59, routed)          0.273     0.963    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     0.773    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_inst/R_h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.266%)  route 0.139ns (42.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.555     0.555    vga_inst/clk_out1
    SLICE_X51Y80         FDCE                                         r  vga_inst/R_h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  vga_inst/R_h_cnt_reg[6]/Q
                         net (fo=22, routed)          0.139     0.834    vga_inst/R_h_cnt_reg_n_0_[6]
    SLICE_X50Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  vga_inst/R_h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.879    vga_inst/R_h_cnt[8]
    SLICE_X50Y80         FDCE                                         r  vga_inst/R_h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.823     0.823    vga_inst/clk_out1
    SLICE_X50Y80         FDCE                                         r  vga_inst/R_h_cnt_reg[8]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y80         FDCE (Hold_fdce_C_D)         0.121     0.689    vga_inst/R_h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.912%)  route 0.315ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562     0.562    imc_inst/clk_out1
    SLICE_X65Y85         FDCE                                         r  imc_inst/R_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  imc_inst/R_write_addr_reg[1]/Q
                         net (fo=59, routed)          0.315     1.018    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.826    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562     0.562    imc_inst/clk_out1
    SLICE_X65Y85         FDCE                                         r  imc_inst/R_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  imc_inst/R_write_addr_reg[2]/Q
                         net (fo=59, routed)          0.312     1.015    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.872     0.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.821    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.333%)  route 0.438ns (75.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563     0.563    rx_inst/clk_out1
    SLICE_X57Y93         FDRE                                         r  rx_inst/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rx_inst/RxD_data_reg[0]/Q
                         net (fo=57, routed)          0.438     1.142    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=330, routed)         0.879     0.879    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.941    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     rx_inst/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y92     rx_inst/FSM_sequential_RxD_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y92     rx_inst/FSM_sequential_RxD_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     rx_inst/FSM_sequential_RxD_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     rx_inst/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     rx_inst/Filter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y91     rx_inst/OversamplingCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y91     rx_inst/OversamplingCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y91     rx_inst/OversamplingCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y92     rx_inst/RxD_bit_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y83     pctrl_inst/pixel_black_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y82     pctrl_inst/pixel_black_tmp_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y85     ass_down/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y87     ass_down/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     rx_inst/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y92     rx_inst/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y92     rx_inst/FSM_sequential_RxD_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y91     rx_inst/FSM_sequential_RxD_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y87     ass_down/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y88     ass_down/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



