;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_DelSig_1 */
ADC_DelSig_1_Bypass_P03__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ADC_DelSig_1_Bypass_P03__0__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__0__PC EQU CYREG_PRT0_PC3
ADC_DelSig_1_Bypass_P03__0__PORT EQU 0
ADC_DelSig_1_Bypass_P03__0__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__AG EQU CYREG_PRT0_AG
ADC_DelSig_1_Bypass_P03__AMUX EQU CYREG_PRT0_AMUX
ADC_DelSig_1_Bypass_P03__BIE EQU CYREG_PRT0_BIE
ADC_DelSig_1_Bypass_P03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_DelSig_1_Bypass_P03__BYP EQU CYREG_PRT0_BYP
ADC_DelSig_1_Bypass_P03__CTL EQU CYREG_PRT0_CTL
ADC_DelSig_1_Bypass_P03__DM0 EQU CYREG_PRT0_DM0
ADC_DelSig_1_Bypass_P03__DM1 EQU CYREG_PRT0_DM1
ADC_DelSig_1_Bypass_P03__DM2 EQU CYREG_PRT0_DM2
ADC_DelSig_1_Bypass_P03__DR EQU CYREG_PRT0_DR
ADC_DelSig_1_Bypass_P03__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_DelSig_1_Bypass_P03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_DelSig_1_Bypass_P03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_DelSig_1_Bypass_P03__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_DelSig_1_Bypass_P03__MASK EQU 0x08
ADC_DelSig_1_Bypass_P03__PORT EQU 0
ADC_DelSig_1_Bypass_P03__PRT EQU CYREG_PRT0_PRT
ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_DelSig_1_Bypass_P03__PS EQU CYREG_PRT0_PS
ADC_DelSig_1_Bypass_P03__SHIFT EQU 3
ADC_DelSig_1_Bypass_P03__SLW EQU CYREG_PRT0_SLW
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x01
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x07
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x80
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x80

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x05
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x20
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x20
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04
Clock_3__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_3__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_3__PM_STBY_MSK EQU 0x01

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* DMA_RX */
DMA_RX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_RX__DRQ_NUMBER EQU 0
DMA_RX__NUMBEROF_TDS EQU 0
DMA_RX__PRIORITY EQU 2
DMA_RX__TERMIN_EN EQU 0
DMA_RX__TERMIN_SEL EQU 0
DMA_RX__TERMOUT0_EN EQU 0
DMA_RX__TERMOUT0_SEL EQU 0
DMA_RX__TERMOUT1_EN EQU 0
DMA_RX__TERMOUT1_SEL EQU 0
DMA_RX_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_RX_1__DRQ_NUMBER EQU 1
DMA_RX_1__NUMBEROF_TDS EQU 0
DMA_RX_1__PRIORITY EQU 2
DMA_RX_1__TERMIN_EN EQU 0
DMA_RX_1__TERMIN_SEL EQU 0
DMA_RX_1__TERMOUT0_EN EQU 0
DMA_RX_1__TERMOUT0_SEL EQU 0
DMA_RX_1__TERMOUT1_EN EQU 0
DMA_RX_1__TERMOUT1_SEL EQU 0

/* DMA_TX */
DMA_TX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_TX__DRQ_NUMBER EQU 2
DMA_TX__NUMBEROF_TDS EQU 0
DMA_TX__PRIORITY EQU 2
DMA_TX__TERMIN_EN EQU 0
DMA_TX__TERMIN_SEL EQU 0
DMA_TX__TERMOUT0_EN EQU 0
DMA_TX__TERMOUT0_SEL EQU 0
DMA_TX__TERMOUT1_EN EQU 0
DMA_TX__TERMOUT1_SEL EQU 0
DMA_TX_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_TX_1__DRQ_NUMBER EQU 3
DMA_TX_1__NUMBEROF_TDS EQU 0
DMA_TX_1__PRIORITY EQU 2
DMA_TX_1__TERMIN_EN EQU 0
DMA_TX_1__TERMIN_SEL EQU 0
DMA_TX_1__TERMOUT0_EN EQU 0
DMA_TX_1__TERMOUT0_SEL EQU 0
DMA_TX_1__TERMOUT1_EN EQU 0
DMA_TX_1__TERMOUT1_SEL EQU 0

/* EnableBattery */
EnableBattery_Sync_ctrl_reg__0__MASK EQU 0x01
EnableBattery_Sync_ctrl_reg__0__POS EQU 0
EnableBattery_Sync_ctrl_reg__1__MASK EQU 0x02
EnableBattery_Sync_ctrl_reg__1__POS EQU 1
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
EnableBattery_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
EnableBattery_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
EnableBattery_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
EnableBattery_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
EnableBattery_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
EnableBattery_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
EnableBattery_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
EnableBattery_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
EnableBattery_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
EnableBattery_Sync_ctrl_reg__MASK EQU 0x03
EnableBattery_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
EnableBattery_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
EnableBattery_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* I2C_1 */
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB07_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB07_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB07_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB07_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB07_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB07_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB06_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x02
I2C_1_I2C_IRQ__INTC_NUMBER EQU 1
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x03
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x08
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x08

/* I2C_2 */
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB12_A0
I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB12_A1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB12_D0
I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB12_D1
I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB12_F0
I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB12_F1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
I2C_2_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
I2C_2_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
I2C_2_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
I2C_2_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
I2C_2_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
I2C_2_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
I2C_2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2C_2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_2_bI2C_UDB_StsReg__0__POS EQU 0
I2C_2_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_StsReg__1__POS EQU 1
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
I2C_2_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_StsReg__2__POS EQU 2
I2C_2_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_2_bI2C_UDB_StsReg__3__POS EQU 3
I2C_2_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_StsReg__4__POS EQU 4
I2C_2_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_StsReg__5__POS EQU 5
I2C_2_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_2_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
I2C_2_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
I2C_2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_2_I2C_IRQ__INTC_MASK EQU 0x04
I2C_2_I2C_IRQ__INTC_NUMBER EQU 2
I2C_2_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
I2C_2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
I2C_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
I2C_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
I2C_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_2_IntClock__INDEX EQU 0x04
I2C_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_2_IntClock__PM_ACT_MSK EQU 0x10
I2C_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_2_IntClock__PM_STBY_MSK EQU 0x10

/* INT_1 */
INT_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
INT_1__0__MASK EQU 0x04
INT_1__0__PC EQU CYREG_PRT1_PC2
INT_1__0__PORT EQU 1
INT_1__0__SHIFT EQU 2
INT_1__AG EQU CYREG_PRT1_AG
INT_1__AMUX EQU CYREG_PRT1_AMUX
INT_1__BIE EQU CYREG_PRT1_BIE
INT_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
INT_1__BYP EQU CYREG_PRT1_BYP
INT_1__CTL EQU CYREG_PRT1_CTL
INT_1__DM0 EQU CYREG_PRT1_DM0
INT_1__DM1 EQU CYREG_PRT1_DM1
INT_1__DM2 EQU CYREG_PRT1_DM2
INT_1__DR EQU CYREG_PRT1_DR
INT_1__INP_DIS EQU CYREG_PRT1_INP_DIS
INT_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
INT_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
INT_1__LCD_EN EQU CYREG_PRT1_LCD_EN
INT_1__MASK EQU 0x04
INT_1__PORT EQU 1
INT_1__PRT EQU CYREG_PRT1_PRT
INT_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
INT_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
INT_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
INT_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
INT_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
INT_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
INT_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
INT_1__PS EQU CYREG_PRT1_PS
INT_1__SHIFT EQU 2
INT_1__SLW EQU CYREG_PRT1_SLW

/* INT_2 */
INT_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
INT_2__0__MASK EQU 0x20
INT_2__0__PC EQU CYREG_IO_PC_PRT15_PC5
INT_2__0__PORT EQU 15
INT_2__0__SHIFT EQU 5
INT_2__AG EQU CYREG_PRT15_AG
INT_2__AMUX EQU CYREG_PRT15_AMUX
INT_2__BIE EQU CYREG_PRT15_BIE
INT_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
INT_2__BYP EQU CYREG_PRT15_BYP
INT_2__CTL EQU CYREG_PRT15_CTL
INT_2__DM0 EQU CYREG_PRT15_DM0
INT_2__DM1 EQU CYREG_PRT15_DM1
INT_2__DM2 EQU CYREG_PRT15_DM2
INT_2__DR EQU CYREG_PRT15_DR
INT_2__INP_DIS EQU CYREG_PRT15_INP_DIS
INT_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
INT_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
INT_2__LCD_EN EQU CYREG_PRT15_LCD_EN
INT_2__MASK EQU 0x20
INT_2__PORT EQU 15
INT_2__PRT EQU CYREG_PRT15_PRT
INT_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
INT_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
INT_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
INT_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
INT_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
INT_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
INT_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
INT_2__PS EQU CYREG_PRT15_PS
INT_2__SHIFT EQU 5
INT_2__SLW EQU CYREG_PRT15_SLW

/* MISO_1 */
MISO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MISO_1__0__MASK EQU 0x02
MISO_1__0__PC EQU CYREG_PRT12_PC1
MISO_1__0__PORT EQU 12
MISO_1__0__SHIFT EQU 1
MISO_1__AG EQU CYREG_PRT12_AG
MISO_1__BIE EQU CYREG_PRT12_BIE
MISO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_1__BYP EQU CYREG_PRT12_BYP
MISO_1__DM0 EQU CYREG_PRT12_DM0
MISO_1__DM1 EQU CYREG_PRT12_DM1
MISO_1__DM2 EQU CYREG_PRT12_DM2
MISO_1__DR EQU CYREG_PRT12_DR
MISO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_1__MASK EQU 0x02
MISO_1__PORT EQU 12
MISO_1__PRT EQU CYREG_PRT12_PRT
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_1__PS EQU CYREG_PRT12_PS
MISO_1__SHIFT EQU 1
MISO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_1__SLW EQU CYREG_PRT12_SLW

/* MOSI_1 */
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_PRT2_PC1
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT2_SLW

/* PWM_1 */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_2 */
PWM_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* PWM_ControlReg */
PWM_ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_ControlReg_Sync_ctrl_reg__0__POS EQU 0
PWM_ControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_ControlReg_Sync_ctrl_reg__1__POS EQU 1
PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_ControlReg_Sync_ctrl_reg__MASK EQU 0x03
PWM_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* RESET */
RESET__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
RESET__0__MASK EQU 0x01
RESET__0__PC EQU CYREG_IO_PC_PRT15_PC0
RESET__0__PORT EQU 15
RESET__0__SHIFT EQU 0
RESET__AG EQU CYREG_PRT15_AG
RESET__AMUX EQU CYREG_PRT15_AMUX
RESET__BIE EQU CYREG_PRT15_BIE
RESET__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RESET__BYP EQU CYREG_PRT15_BYP
RESET__CTL EQU CYREG_PRT15_CTL
RESET__DM0 EQU CYREG_PRT15_DM0
RESET__DM1 EQU CYREG_PRT15_DM1
RESET__DM2 EQU CYREG_PRT15_DM2
RESET__DR EQU CYREG_PRT15_DR
RESET__INP_DIS EQU CYREG_PRT15_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT15_LCD_EN
RESET__MASK EQU 0x01
RESET__PORT EQU 15
RESET__PRT EQU CYREG_PRT15_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RESET__PS EQU CYREG_PRT15_PS
RESET__SHIFT EQU 0
RESET__SLW EQU CYREG_PRT15_SLW

/* RPi_SPIS_BSPIS */
RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RPi_SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RPi_SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
RPi_SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RPi_SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
RPi_SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RPi_SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
RPi_SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
RPi_SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
RPi_SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
RPi_SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
RPi_SPIS_BSPIS_RxStsReg__3__POS EQU 3
RPi_SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
RPi_SPIS_BSPIS_RxStsReg__4__POS EQU 4
RPi_SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
RPi_SPIS_BSPIS_RxStsReg__5__POS EQU 5
RPi_SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
RPi_SPIS_BSPIS_RxStsReg__6__POS EQU 6
RPi_SPIS_BSPIS_RxStsReg__MASK EQU 0x78
RPi_SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
RPi_SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RPi_SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RPi_SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RPi_SPIS_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB08_A0
RPi_SPIS_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB08_A1
RPi_SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RPi_SPIS_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB08_D0
RPi_SPIS_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB08_D1
RPi_SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RPi_SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RPi_SPIS_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB08_F0
RPi_SPIS_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB08_F1
RPi_SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RPi_SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
RPi_SPIS_BSPIS_TxStsReg__0__POS EQU 0
RPi_SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
RPi_SPIS_BSPIS_TxStsReg__1__POS EQU 1
RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
RPi_SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
RPi_SPIS_BSPIS_TxStsReg__2__POS EQU 2
RPi_SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
RPi_SPIS_BSPIS_TxStsReg__6__POS EQU 6
RPi_SPIS_BSPIS_TxStsReg__MASK EQU 0x47
RPi_SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
RPi_SPIS_BSPIS_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RPi_SPIS_BSPIS_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
RPi_SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RPi_SPIS_BSPIS_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
RPi_SPIS_BSPIS_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
RPi_SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* RPi_SPIS_RxInternalInterrupt */
RPi_SPIS_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RPi_SPIS_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RPi_SPIS_RxInternalInterrupt__INTC_MASK EQU 0x08
RPi_SPIS_RxInternalInterrupt__INTC_NUMBER EQU 3
RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RPi_SPIS_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RPi_SPIS_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rpi_miso */
Rpi_miso__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rpi_miso__0__MASK EQU 0x40
Rpi_miso__0__PC EQU CYREG_PRT12_PC6
Rpi_miso__0__PORT EQU 12
Rpi_miso__0__SHIFT EQU 6
Rpi_miso__AG EQU CYREG_PRT12_AG
Rpi_miso__BIE EQU CYREG_PRT12_BIE
Rpi_miso__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rpi_miso__BYP EQU CYREG_PRT12_BYP
Rpi_miso__DM0 EQU CYREG_PRT12_DM0
Rpi_miso__DM1 EQU CYREG_PRT12_DM1
Rpi_miso__DM2 EQU CYREG_PRT12_DM2
Rpi_miso__DR EQU CYREG_PRT12_DR
Rpi_miso__INP_DIS EQU CYREG_PRT12_INP_DIS
Rpi_miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rpi_miso__MASK EQU 0x40
Rpi_miso__PORT EQU 12
Rpi_miso__PRT EQU CYREG_PRT12_PRT
Rpi_miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rpi_miso__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rpi_miso__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rpi_miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rpi_miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rpi_miso__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rpi_miso__PS EQU CYREG_PRT12_PS
Rpi_miso__SHIFT EQU 6
Rpi_miso__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rpi_miso__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rpi_miso__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rpi_miso__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rpi_miso__SLW EQU CYREG_PRT12_SLW

/* Rpi_mosi */
Rpi_mosi__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rpi_mosi__0__MASK EQU 0x40
Rpi_mosi__0__PC EQU CYREG_PRT1_PC6
Rpi_mosi__0__PORT EQU 1
Rpi_mosi__0__SHIFT EQU 6
Rpi_mosi__AG EQU CYREG_PRT1_AG
Rpi_mosi__AMUX EQU CYREG_PRT1_AMUX
Rpi_mosi__BIE EQU CYREG_PRT1_BIE
Rpi_mosi__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rpi_mosi__BYP EQU CYREG_PRT1_BYP
Rpi_mosi__CTL EQU CYREG_PRT1_CTL
Rpi_mosi__DM0 EQU CYREG_PRT1_DM0
Rpi_mosi__DM1 EQU CYREG_PRT1_DM1
Rpi_mosi__DM2 EQU CYREG_PRT1_DM2
Rpi_mosi__DR EQU CYREG_PRT1_DR
Rpi_mosi__INP_DIS EQU CYREG_PRT1_INP_DIS
Rpi_mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rpi_mosi__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rpi_mosi__LCD_EN EQU CYREG_PRT1_LCD_EN
Rpi_mosi__MASK EQU 0x40
Rpi_mosi__PORT EQU 1
Rpi_mosi__PRT EQU CYREG_PRT1_PRT
Rpi_mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rpi_mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rpi_mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rpi_mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rpi_mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rpi_mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rpi_mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rpi_mosi__PS EQU CYREG_PRT1_PS
Rpi_mosi__SHIFT EQU 6
Rpi_mosi__SLW EQU CYREG_PRT1_SLW

/* Rpi_sclk */
Rpi_sclk__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rpi_sclk__0__MASK EQU 0x04
Rpi_sclk__0__PC EQU CYREG_PRT2_PC2
Rpi_sclk__0__PORT EQU 2
Rpi_sclk__0__SHIFT EQU 2
Rpi_sclk__AG EQU CYREG_PRT2_AG
Rpi_sclk__AMUX EQU CYREG_PRT2_AMUX
Rpi_sclk__BIE EQU CYREG_PRT2_BIE
Rpi_sclk__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rpi_sclk__BYP EQU CYREG_PRT2_BYP
Rpi_sclk__CTL EQU CYREG_PRT2_CTL
Rpi_sclk__DM0 EQU CYREG_PRT2_DM0
Rpi_sclk__DM1 EQU CYREG_PRT2_DM1
Rpi_sclk__DM2 EQU CYREG_PRT2_DM2
Rpi_sclk__DR EQU CYREG_PRT2_DR
Rpi_sclk__INP_DIS EQU CYREG_PRT2_INP_DIS
Rpi_sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rpi_sclk__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rpi_sclk__LCD_EN EQU CYREG_PRT2_LCD_EN
Rpi_sclk__MASK EQU 0x04
Rpi_sclk__PORT EQU 2
Rpi_sclk__PRT EQU CYREG_PRT2_PRT
Rpi_sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rpi_sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rpi_sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rpi_sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rpi_sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rpi_sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rpi_sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rpi_sclk__PS EQU CYREG_PRT2_PS
Rpi_sclk__SHIFT EQU 2
Rpi_sclk__SLW EQU CYREG_PRT2_SLW

/* Rpi_ss */
Rpi_ss__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Rpi_ss__0__MASK EQU 0x80
Rpi_ss__0__PC EQU CYREG_PRT12_PC7
Rpi_ss__0__PORT EQU 12
Rpi_ss__0__SHIFT EQU 7
Rpi_ss__AG EQU CYREG_PRT12_AG
Rpi_ss__BIE EQU CYREG_PRT12_BIE
Rpi_ss__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rpi_ss__BYP EQU CYREG_PRT12_BYP
Rpi_ss__DM0 EQU CYREG_PRT12_DM0
Rpi_ss__DM1 EQU CYREG_PRT12_DM1
Rpi_ss__DM2 EQU CYREG_PRT12_DM2
Rpi_ss__DR EQU CYREG_PRT12_DR
Rpi_ss__INP_DIS EQU CYREG_PRT12_INP_DIS
Rpi_ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rpi_ss__MASK EQU 0x80
Rpi_ss__PORT EQU 12
Rpi_ss__PRT EQU CYREG_PRT12_PRT
Rpi_ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rpi_ss__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rpi_ss__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rpi_ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rpi_ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rpi_ss__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rpi_ss__PS EQU CYREG_PRT12_PS
Rpi_ss__SHIFT EQU 7
Rpi_ss__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rpi_ss__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rpi_ss__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rpi_ss__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rpi_ss__SLW EQU CYREG_PRT12_SLW

/* SCLK_1 */
SCLK_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SCLK_1__0__MASK EQU 0x08
SCLK_1__0__PC EQU CYREG_PRT2_PC3
SCLK_1__0__PORT EQU 2
SCLK_1__0__SHIFT EQU 3
SCLK_1__AG EQU CYREG_PRT2_AG
SCLK_1__AMUX EQU CYREG_PRT2_AMUX
SCLK_1__BIE EQU CYREG_PRT2_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT2_BYP
SCLK_1__CTL EQU CYREG_PRT2_CTL
SCLK_1__DM0 EQU CYREG_PRT2_DM0
SCLK_1__DM1 EQU CYREG_PRT2_DM1
SCLK_1__DM2 EQU CYREG_PRT2_DM2
SCLK_1__DR EQU CYREG_PRT2_DR
SCLK_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_1__MASK EQU 0x08
SCLK_1__PORT EQU 2
SCLK_1__PRT EQU CYREG_PRT2_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT2_PS
SCLK_1__SHIFT EQU 3
SCLK_1__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SCL_1__0__MASK EQU 0x20
SCL_1__0__PC EQU CYREG_PRT12_PC5
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 5
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x20
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 5
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SCL_2 */
SCL_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SCL_2__0__MASK EQU 0x20
SCL_2__0__PC EQU CYREG_PRT1_PC5
SCL_2__0__PORT EQU 1
SCL_2__0__SHIFT EQU 5
SCL_2__AG EQU CYREG_PRT1_AG
SCL_2__AMUX EQU CYREG_PRT1_AMUX
SCL_2__BIE EQU CYREG_PRT1_BIE
SCL_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCL_2__BYP EQU CYREG_PRT1_BYP
SCL_2__CTL EQU CYREG_PRT1_CTL
SCL_2__DM0 EQU CYREG_PRT1_DM0
SCL_2__DM1 EQU CYREG_PRT1_DM1
SCL_2__DM2 EQU CYREG_PRT1_DM2
SCL_2__DR EQU CYREG_PRT1_DR
SCL_2__INP_DIS EQU CYREG_PRT1_INP_DIS
SCL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCL_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCL_2__LCD_EN EQU CYREG_PRT1_LCD_EN
SCL_2__MASK EQU 0x20
SCL_2__PORT EQU 1
SCL_2__PRT EQU CYREG_PRT1_PRT
SCL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCL_2__PS EQU CYREG_PRT1_PS
SCL_2__SHIFT EQU 5
SCL_2__SLW EQU CYREG_PRT1_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SDA_1__0__MASK EQU 0x80
SDA_1__0__PC EQU CYREG_PRT1_PC7
SDA_1__0__PORT EQU 1
SDA_1__0__SHIFT EQU 7
SDA_1__AG EQU CYREG_PRT1_AG
SDA_1__AMUX EQU CYREG_PRT1_AMUX
SDA_1__BIE EQU CYREG_PRT1_BIE
SDA_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SDA_1__BYP EQU CYREG_PRT1_BYP
SDA_1__CTL EQU CYREG_PRT1_CTL
SDA_1__DM0 EQU CYREG_PRT1_DM0
SDA_1__DM1 EQU CYREG_PRT1_DM1
SDA_1__DM2 EQU CYREG_PRT1_DM2
SDA_1__DR EQU CYREG_PRT1_DR
SDA_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SDA_1__MASK EQU 0x80
SDA_1__PORT EQU 1
SDA_1__PRT EQU CYREG_PRT1_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SDA_1__PS EQU CYREG_PRT1_PS
SDA_1__SHIFT EQU 7
SDA_1__SLW EQU CYREG_PRT1_SLW

/* SDA_2 */
SDA_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
SDA_2__0__MASK EQU 0x04
SDA_2__0__PC EQU CYREG_PRT3_PC2
SDA_2__0__PORT EQU 3
SDA_2__0__SHIFT EQU 2
SDA_2__AG EQU CYREG_PRT3_AG
SDA_2__AMUX EQU CYREG_PRT3_AMUX
SDA_2__BIE EQU CYREG_PRT3_BIE
SDA_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDA_2__BYP EQU CYREG_PRT3_BYP
SDA_2__CTL EQU CYREG_PRT3_CTL
SDA_2__DM0 EQU CYREG_PRT3_DM0
SDA_2__DM1 EQU CYREG_PRT3_DM1
SDA_2__DM2 EQU CYREG_PRT3_DM2
SDA_2__DR EQU CYREG_PRT3_DR
SDA_2__INP_DIS EQU CYREG_PRT3_INP_DIS
SDA_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SDA_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDA_2__LCD_EN EQU CYREG_PRT3_LCD_EN
SDA_2__MASK EQU 0x04
SDA_2__PORT EQU 3
SDA_2__PRT EQU CYREG_PRT3_PRT
SDA_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDA_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDA_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDA_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDA_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDA_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDA_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDA_2__PS EQU CYREG_PRT3_PS
SDA_2__SHIFT EQU 2
SDA_2__SLW EQU CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB00_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB00_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB00_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB00_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB00_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB00_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x06
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x40
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x40

/* SPIM_1_Mux */
SPIM_1_Mux_Sync_ctrl_reg__0__MASK EQU 0x01
SPIM_1_Mux_Sync_ctrl_reg__0__POS EQU 0
SPIM_1_Mux_Sync_ctrl_reg__1__MASK EQU 0x02
SPIM_1_Mux_Sync_ctrl_reg__1__POS EQU 1
SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_1_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_1_Mux_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIM_1_Mux_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_1_Mux_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIM_1_Mux_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_1_Mux_Sync_ctrl_reg__MASK EQU 0x03
SPIM_1_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_1_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_1_Mux_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB05_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB05_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB05_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB05_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB05_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB05_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* SPIM_Mux */
SPIM_Mux_Sync_ctrl_reg__0__MASK EQU 0x01
SPIM_Mux_Sync_ctrl_reg__0__POS EQU 0
SPIM_Mux_Sync_ctrl_reg__1__MASK EQU 0x02
SPIM_Mux_Sync_ctrl_reg__1__POS EQU 1
SPIM_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_Mux_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
SPIM_Mux_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_Mux_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
SPIM_Mux_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_Mux_Sync_ctrl_reg__MASK EQU 0x03
SPIM_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_Mux_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

/* Slush_I2C_interrupts */
Slush_I2C_interrupts_sts_intr_sts_reg__0__MASK EQU 0x01
Slush_I2C_interrupts_sts_intr_sts_reg__0__POS EQU 0
Slush_I2C_interrupts_sts_intr_sts_reg__1__MASK EQU 0x02
Slush_I2C_interrupts_sts_intr_sts_reg__1__POS EQU 1
Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Slush_I2C_interrupts_sts_intr_sts_reg__MASK EQU 0x03
Slush_I2C_interrupts_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
Slush_I2C_interrupts_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Slush_I2C_interrupts_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* Slush_Interrupts */
Slush_Interrupts_Sync_ctrl_reg__0__MASK EQU 0x01
Slush_Interrupts_Sync_ctrl_reg__0__POS EQU 0
Slush_Interrupts_Sync_ctrl_reg__1__MASK EQU 0x02
Slush_Interrupts_Sync_ctrl_reg__1__POS EQU 1
Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Slush_Interrupts_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Slush_Interrupts_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Slush_Interrupts_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Slush_Interrupts_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Slush_Interrupts_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Slush_Interrupts_Sync_ctrl_reg__MASK EQU 0x03
Slush_Interrupts_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Slush_Interrupts_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Slush_Interrupts_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Status_Reg_1 */
Status_Reg_1_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_intr_sts_reg__0__POS EQU 0
Status_Reg_1_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_intr_sts_reg__1__POS EQU 1
Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Status_Reg_1_sts_intr_sts_reg__MASK EQU 0x03
Status_Reg_1_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB10_MSK
Status_Reg_1_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_1_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Status_Reg_1_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Status_Reg_1_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_1_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Status_Reg_1_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* Supply_monitor */
Supply_monitor__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Supply_monitor__0__MASK EQU 0x40
Supply_monitor__0__PC EQU CYREG_PRT0_PC6
Supply_monitor__0__PORT EQU 0
Supply_monitor__0__SHIFT EQU 6
Supply_monitor__AG EQU CYREG_PRT0_AG
Supply_monitor__AMUX EQU CYREG_PRT0_AMUX
Supply_monitor__BIE EQU CYREG_PRT0_BIE
Supply_monitor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Supply_monitor__BYP EQU CYREG_PRT0_BYP
Supply_monitor__CTL EQU CYREG_PRT0_CTL
Supply_monitor__DM0 EQU CYREG_PRT0_DM0
Supply_monitor__DM1 EQU CYREG_PRT0_DM1
Supply_monitor__DM2 EQU CYREG_PRT0_DM2
Supply_monitor__DR EQU CYREG_PRT0_DR
Supply_monitor__INP_DIS EQU CYREG_PRT0_INP_DIS
Supply_monitor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Supply_monitor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Supply_monitor__LCD_EN EQU CYREG_PRT0_LCD_EN
Supply_monitor__MASK EQU 0x40
Supply_monitor__PORT EQU 0
Supply_monitor__PRT EQU CYREG_PRT0_PRT
Supply_monitor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Supply_monitor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Supply_monitor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Supply_monitor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Supply_monitor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Supply_monitor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Supply_monitor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Supply_monitor__PS EQU CYREG_PRT0_PS
Supply_monitor__SHIFT EQU 6
Supply_monitor__SLW EQU CYREG_PRT0_SLW

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x04
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x04
Timer_1_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* cs_1a */
cs_1a__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
cs_1a__0__MASK EQU 0x40
cs_1a__0__PC EQU CYREG_PRT2_PC6
cs_1a__0__PORT EQU 2
cs_1a__0__SHIFT EQU 6
cs_1a__AG EQU CYREG_PRT2_AG
cs_1a__AMUX EQU CYREG_PRT2_AMUX
cs_1a__BIE EQU CYREG_PRT2_BIE
cs_1a__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cs_1a__BYP EQU CYREG_PRT2_BYP
cs_1a__CTL EQU CYREG_PRT2_CTL
cs_1a__DM0 EQU CYREG_PRT2_DM0
cs_1a__DM1 EQU CYREG_PRT2_DM1
cs_1a__DM2 EQU CYREG_PRT2_DM2
cs_1a__DR EQU CYREG_PRT2_DR
cs_1a__INP_DIS EQU CYREG_PRT2_INP_DIS
cs_1a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cs_1a__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cs_1a__LCD_EN EQU CYREG_PRT2_LCD_EN
cs_1a__MASK EQU 0x40
cs_1a__PORT EQU 2
cs_1a__PRT EQU CYREG_PRT2_PRT
cs_1a__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cs_1a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cs_1a__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cs_1a__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cs_1a__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cs_1a__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cs_1a__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cs_1a__PS EQU CYREG_PRT2_PS
cs_1a__SHIFT EQU 6
cs_1a__SLW EQU CYREG_PRT2_SLW

/* cs_1b */
cs_1b__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
cs_1b__0__MASK EQU 0x01
cs_1b__0__PC EQU CYREG_PRT2_PC0
cs_1b__0__PORT EQU 2
cs_1b__0__SHIFT EQU 0
cs_1b__AG EQU CYREG_PRT2_AG
cs_1b__AMUX EQU CYREG_PRT2_AMUX
cs_1b__BIE EQU CYREG_PRT2_BIE
cs_1b__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cs_1b__BYP EQU CYREG_PRT2_BYP
cs_1b__CTL EQU CYREG_PRT2_CTL
cs_1b__DM0 EQU CYREG_PRT2_DM0
cs_1b__DM1 EQU CYREG_PRT2_DM1
cs_1b__DM2 EQU CYREG_PRT2_DM2
cs_1b__DR EQU CYREG_PRT2_DR
cs_1b__INP_DIS EQU CYREG_PRT2_INP_DIS
cs_1b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cs_1b__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cs_1b__LCD_EN EQU CYREG_PRT2_LCD_EN
cs_1b__MASK EQU 0x01
cs_1b__PORT EQU 2
cs_1b__PRT EQU CYREG_PRT2_PRT
cs_1b__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cs_1b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cs_1b__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cs_1b__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cs_1b__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cs_1b__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cs_1b__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cs_1b__PS EQU CYREG_PRT2_PS
cs_1b__SHIFT EQU 0
cs_1b__SLW EQU CYREG_PRT2_SLW

/* cs_1c */
cs_1c__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
cs_1c__0__MASK EQU 0x10
cs_1c__0__PC EQU CYREG_PRT2_PC4
cs_1c__0__PORT EQU 2
cs_1c__0__SHIFT EQU 4
cs_1c__AG EQU CYREG_PRT2_AG
cs_1c__AMUX EQU CYREG_PRT2_AMUX
cs_1c__BIE EQU CYREG_PRT2_BIE
cs_1c__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cs_1c__BYP EQU CYREG_PRT2_BYP
cs_1c__CTL EQU CYREG_PRT2_CTL
cs_1c__DM0 EQU CYREG_PRT2_DM0
cs_1c__DM1 EQU CYREG_PRT2_DM1
cs_1c__DM2 EQU CYREG_PRT2_DM2
cs_1c__DR EQU CYREG_PRT2_DR
cs_1c__INP_DIS EQU CYREG_PRT2_INP_DIS
cs_1c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cs_1c__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cs_1c__LCD_EN EQU CYREG_PRT2_LCD_EN
cs_1c__MASK EQU 0x10
cs_1c__PORT EQU 2
cs_1c__PRT EQU CYREG_PRT2_PRT
cs_1c__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cs_1c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cs_1c__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cs_1c__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cs_1c__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cs_1c__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cs_1c__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cs_1c__PS EQU CYREG_PRT2_PS
cs_1c__SHIFT EQU 4
cs_1c__SLW EQU CYREG_PRT2_SLW

/* cs_1d */
cs_1d__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
cs_1d__0__MASK EQU 0x10
cs_1d__0__PC EQU CYREG_PRT1_PC4
cs_1d__0__PORT EQU 1
cs_1d__0__SHIFT EQU 4
cs_1d__AG EQU CYREG_PRT1_AG
cs_1d__AMUX EQU CYREG_PRT1_AMUX
cs_1d__BIE EQU CYREG_PRT1_BIE
cs_1d__BIT_MASK EQU CYREG_PRT1_BIT_MASK
cs_1d__BYP EQU CYREG_PRT1_BYP
cs_1d__CTL EQU CYREG_PRT1_CTL
cs_1d__DM0 EQU CYREG_PRT1_DM0
cs_1d__DM1 EQU CYREG_PRT1_DM1
cs_1d__DM2 EQU CYREG_PRT1_DM2
cs_1d__DR EQU CYREG_PRT1_DR
cs_1d__INP_DIS EQU CYREG_PRT1_INP_DIS
cs_1d__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
cs_1d__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
cs_1d__LCD_EN EQU CYREG_PRT1_LCD_EN
cs_1d__MASK EQU 0x10
cs_1d__PORT EQU 1
cs_1d__PRT EQU CYREG_PRT1_PRT
cs_1d__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
cs_1d__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
cs_1d__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
cs_1d__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
cs_1d__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
cs_1d__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
cs_1d__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
cs_1d__PS EQU CYREG_PRT1_PS
cs_1d__SHIFT EQU 4
cs_1d__SLW EQU CYREG_PRT1_SLW

/* cs_a */
cs_a__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
cs_a__0__MASK EQU 0x80
cs_a__0__PC EQU CYREG_PRT2_PC7
cs_a__0__PORT EQU 2
cs_a__0__SHIFT EQU 7
cs_a__AG EQU CYREG_PRT2_AG
cs_a__AMUX EQU CYREG_PRT2_AMUX
cs_a__BIE EQU CYREG_PRT2_BIE
cs_a__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cs_a__BYP EQU CYREG_PRT2_BYP
cs_a__CTL EQU CYREG_PRT2_CTL
cs_a__DM0 EQU CYREG_PRT2_DM0
cs_a__DM1 EQU CYREG_PRT2_DM1
cs_a__DM2 EQU CYREG_PRT2_DM2
cs_a__DR EQU CYREG_PRT2_DR
cs_a__INP_DIS EQU CYREG_PRT2_INP_DIS
cs_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
cs_a__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cs_a__LCD_EN EQU CYREG_PRT2_LCD_EN
cs_a__MASK EQU 0x80
cs_a__PORT EQU 2
cs_a__PRT EQU CYREG_PRT2_PRT
cs_a__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cs_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cs_a__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cs_a__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cs_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cs_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cs_a__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cs_a__PS EQU CYREG_PRT2_PS
cs_a__SHIFT EQU 7
cs_a__SLW EQU CYREG_PRT2_SLW

/* cs_b */
cs_b__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
cs_b__0__MASK EQU 0x04
cs_b__0__PC EQU CYREG_PRT0_PC2
cs_b__0__PORT EQU 0
cs_b__0__SHIFT EQU 2
cs_b__AG EQU CYREG_PRT0_AG
cs_b__AMUX EQU CYREG_PRT0_AMUX
cs_b__BIE EQU CYREG_PRT0_BIE
cs_b__BIT_MASK EQU CYREG_PRT0_BIT_MASK
cs_b__BYP EQU CYREG_PRT0_BYP
cs_b__CTL EQU CYREG_PRT0_CTL
cs_b__DM0 EQU CYREG_PRT0_DM0
cs_b__DM1 EQU CYREG_PRT0_DM1
cs_b__DM2 EQU CYREG_PRT0_DM2
cs_b__DR EQU CYREG_PRT0_DR
cs_b__INP_DIS EQU CYREG_PRT0_INP_DIS
cs_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
cs_b__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
cs_b__LCD_EN EQU CYREG_PRT0_LCD_EN
cs_b__MASK EQU 0x04
cs_b__PORT EQU 0
cs_b__PRT EQU CYREG_PRT0_PRT
cs_b__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
cs_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
cs_b__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
cs_b__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
cs_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
cs_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
cs_b__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
cs_b__PS EQU CYREG_PRT0_PS
cs_b__SHIFT EQU 2
cs_b__SLW EQU CYREG_PRT0_SLW

/* cs_c */
cs_c__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
cs_c__0__MASK EQU 0x20
cs_c__0__PC EQU CYREG_PRT0_PC5
cs_c__0__PORT EQU 0
cs_c__0__SHIFT EQU 5
cs_c__AG EQU CYREG_PRT0_AG
cs_c__AMUX EQU CYREG_PRT0_AMUX
cs_c__BIE EQU CYREG_PRT0_BIE
cs_c__BIT_MASK EQU CYREG_PRT0_BIT_MASK
cs_c__BYP EQU CYREG_PRT0_BYP
cs_c__CTL EQU CYREG_PRT0_CTL
cs_c__DM0 EQU CYREG_PRT0_DM0
cs_c__DM1 EQU CYREG_PRT0_DM1
cs_c__DM2 EQU CYREG_PRT0_DM2
cs_c__DR EQU CYREG_PRT0_DR
cs_c__INP_DIS EQU CYREG_PRT0_INP_DIS
cs_c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
cs_c__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
cs_c__LCD_EN EQU CYREG_PRT0_LCD_EN
cs_c__MASK EQU 0x20
cs_c__PORT EQU 0
cs_c__PRT EQU CYREG_PRT0_PRT
cs_c__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
cs_c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
cs_c__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
cs_c__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
cs_c__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
cs_c__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
cs_c__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
cs_c__PS EQU CYREG_PRT0_PS
cs_c__SHIFT EQU 5
cs_c__SLW EQU CYREG_PRT0_SLW

/* cs_d */
cs_d__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
cs_d__0__MASK EQU 0x02
cs_d__0__PC EQU CYREG_IO_PC_PRT15_PC1
cs_d__0__PORT EQU 15
cs_d__0__SHIFT EQU 1
cs_d__AG EQU CYREG_PRT15_AG
cs_d__AMUX EQU CYREG_PRT15_AMUX
cs_d__BIE EQU CYREG_PRT15_BIE
cs_d__BIT_MASK EQU CYREG_PRT15_BIT_MASK
cs_d__BYP EQU CYREG_PRT15_BYP
cs_d__CTL EQU CYREG_PRT15_CTL
cs_d__DM0 EQU CYREG_PRT15_DM0
cs_d__DM1 EQU CYREG_PRT15_DM1
cs_d__DM2 EQU CYREG_PRT15_DM2
cs_d__DR EQU CYREG_PRT15_DR
cs_d__INP_DIS EQU CYREG_PRT15_INP_DIS
cs_d__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
cs_d__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
cs_d__LCD_EN EQU CYREG_PRT15_LCD_EN
cs_d__MASK EQU 0x02
cs_d__PORT EQU 15
cs_d__PRT EQU CYREG_PRT15_PRT
cs_d__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
cs_d__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
cs_d__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
cs_d__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
cs_d__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
cs_d__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
cs_d__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
cs_d__PS EQU CYREG_PRT15_PS
cs_d__SHIFT EQU 1
cs_d__SLW EQU CYREG_PRT15_SLW

/* delta_sig_in */
delta_sig_in__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
delta_sig_in__0__MASK EQU 0x02
delta_sig_in__0__PC EQU CYREG_PRT0_PC1
delta_sig_in__0__PORT EQU 0
delta_sig_in__0__SHIFT EQU 1
delta_sig_in__AG EQU CYREG_PRT0_AG
delta_sig_in__AMUX EQU CYREG_PRT0_AMUX
delta_sig_in__BIE EQU CYREG_PRT0_BIE
delta_sig_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
delta_sig_in__BYP EQU CYREG_PRT0_BYP
delta_sig_in__CTL EQU CYREG_PRT0_CTL
delta_sig_in__DM0 EQU CYREG_PRT0_DM0
delta_sig_in__DM1 EQU CYREG_PRT0_DM1
delta_sig_in__DM2 EQU CYREG_PRT0_DM2
delta_sig_in__DR EQU CYREG_PRT0_DR
delta_sig_in__INP_DIS EQU CYREG_PRT0_INP_DIS
delta_sig_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
delta_sig_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
delta_sig_in__LCD_EN EQU CYREG_PRT0_LCD_EN
delta_sig_in__MASK EQU 0x02
delta_sig_in__PORT EQU 0
delta_sig_in__PRT EQU CYREG_PRT0_PRT
delta_sig_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
delta_sig_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
delta_sig_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
delta_sig_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
delta_sig_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
delta_sig_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
delta_sig_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
delta_sig_in__PS EQU CYREG_PRT0_PS
delta_sig_in__SHIFT EQU 1
delta_sig_in__SLW EQU CYREG_PRT0_SLW

/* en_level_shift */
en_level_shift__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
en_level_shift__0__MASK EQU 0x40
en_level_shift__0__PC EQU CYREG_PRT3_PC6
en_level_shift__0__PORT EQU 3
en_level_shift__0__SHIFT EQU 6
en_level_shift__AG EQU CYREG_PRT3_AG
en_level_shift__AMUX EQU CYREG_PRT3_AMUX
en_level_shift__BIE EQU CYREG_PRT3_BIE
en_level_shift__BIT_MASK EQU CYREG_PRT3_BIT_MASK
en_level_shift__BYP EQU CYREG_PRT3_BYP
en_level_shift__CTL EQU CYREG_PRT3_CTL
en_level_shift__DM0 EQU CYREG_PRT3_DM0
en_level_shift__DM1 EQU CYREG_PRT3_DM1
en_level_shift__DM2 EQU CYREG_PRT3_DM2
en_level_shift__DR EQU CYREG_PRT3_DR
en_level_shift__INP_DIS EQU CYREG_PRT3_INP_DIS
en_level_shift__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
en_level_shift__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
en_level_shift__LCD_EN EQU CYREG_PRT3_LCD_EN
en_level_shift__MASK EQU 0x40
en_level_shift__PORT EQU 3
en_level_shift__PRT EQU CYREG_PRT3_PRT
en_level_shift__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
en_level_shift__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
en_level_shift__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
en_level_shift__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
en_level_shift__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
en_level_shift__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
en_level_shift__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
en_level_shift__PS EQU CYREG_PRT3_PS
en_level_shift__SHIFT EQU 6
en_level_shift__SLW EQU CYREG_PRT3_SLW

/* enable_battery */
enable_battery__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
enable_battery__0__MASK EQU 0x10
enable_battery__0__PC EQU CYREG_IO_PC_PRT15_PC4
enable_battery__0__PORT EQU 15
enable_battery__0__SHIFT EQU 4
enable_battery__AG EQU CYREG_PRT15_AG
enable_battery__AMUX EQU CYREG_PRT15_AMUX
enable_battery__BIE EQU CYREG_PRT15_BIE
enable_battery__BIT_MASK EQU CYREG_PRT15_BIT_MASK
enable_battery__BYP EQU CYREG_PRT15_BYP
enable_battery__CTL EQU CYREG_PRT15_CTL
enable_battery__DM0 EQU CYREG_PRT15_DM0
enable_battery__DM1 EQU CYREG_PRT15_DM1
enable_battery__DM2 EQU CYREG_PRT15_DM2
enable_battery__DR EQU CYREG_PRT15_DR
enable_battery__INP_DIS EQU CYREG_PRT15_INP_DIS
enable_battery__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
enable_battery__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
enable_battery__LCD_EN EQU CYREG_PRT15_LCD_EN
enable_battery__MASK EQU 0x10
enable_battery__PORT EQU 15
enable_battery__PRT EQU CYREG_PRT15_PRT
enable_battery__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
enable_battery__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
enable_battery__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
enable_battery__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
enable_battery__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
enable_battery__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
enable_battery__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
enable_battery__PS EQU CYREG_PRT15_PS
enable_battery__SHIFT EQU 4
enable_battery__SLW EQU CYREG_PRT15_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x10
isr_1__INTC_NUMBER EQU 4
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x20
isr_2__INTC_NUMBER EQU 5
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_3 */
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x80000
isr_3__INTC_NUMBER EQU 19
isr_3__INTC_PRIOR_NUM EQU 7
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_4 */
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x40
isr_4__INTC_NUMBER EQU 6
isr_4__INTC_PRIOR_NUM EQU 7
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_5 */
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x80
isr_5__INTC_NUMBER EQU 7
isr_5__INTC_PRIOR_NUM EQU 7
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_6 */
isr_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_6__INTC_MASK EQU 0x100
isr_6__INTC_NUMBER EQU 8
isr_6__INTC_PRIOR_NUM EQU 7
isr_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_7 */
isr_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_7__INTC_MASK EQU 0x200
isr_7__INTC_NUMBER EQU 9
isr_7__INTC_PRIOR_NUM EQU 7
isr_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* miso */
miso__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
miso__0__MASK EQU 0x08
miso__0__PC EQU CYREG_PRT12_PC3
miso__0__PORT EQU 12
miso__0__SHIFT EQU 3
miso__AG EQU CYREG_PRT12_AG
miso__BIE EQU CYREG_PRT12_BIE
miso__BIT_MASK EQU CYREG_PRT12_BIT_MASK
miso__BYP EQU CYREG_PRT12_BYP
miso__DM0 EQU CYREG_PRT12_DM0
miso__DM1 EQU CYREG_PRT12_DM1
miso__DM2 EQU CYREG_PRT12_DM2
miso__DR EQU CYREG_PRT12_DR
miso__INP_DIS EQU CYREG_PRT12_INP_DIS
miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
miso__MASK EQU 0x08
miso__PORT EQU 12
miso__PRT EQU CYREG_PRT12_PRT
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
miso__PS EQU CYREG_PRT12_PS
miso__SHIFT EQU 3
miso__SIO_CFG EQU CYREG_PRT12_SIO_CFG
miso__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
miso__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
miso__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
miso__SLW EQU CYREG_PRT12_SLW

/* mosi */
mosi__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
mosi__0__MASK EQU 0x80
mosi__0__PC EQU CYREG_PRT3_PC7
mosi__0__PORT EQU 3
mosi__0__SHIFT EQU 7
mosi__AG EQU CYREG_PRT3_AG
mosi__AMUX EQU CYREG_PRT3_AMUX
mosi__BIE EQU CYREG_PRT3_BIE
mosi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mosi__BYP EQU CYREG_PRT3_BYP
mosi__CTL EQU CYREG_PRT3_CTL
mosi__DM0 EQU CYREG_PRT3_DM0
mosi__DM1 EQU CYREG_PRT3_DM1
mosi__DM2 EQU CYREG_PRT3_DM2
mosi__DR EQU CYREG_PRT3_DR
mosi__INP_DIS EQU CYREG_PRT3_INP_DIS
mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mosi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT3_LCD_EN
mosi__MASK EQU 0x80
mosi__PORT EQU 3
mosi__PRT EQU CYREG_PRT3_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mosi__PS EQU CYREG_PRT3_PS
mosi__SHIFT EQU 7
mosi__SLW EQU CYREG_PRT3_SLW

/* pwm_a */
pwm_a__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
pwm_a__0__MASK EQU 0x20
pwm_a__0__PC EQU CYREG_PRT3_PC5
pwm_a__0__PORT EQU 3
pwm_a__0__SHIFT EQU 5
pwm_a__AG EQU CYREG_PRT3_AG
pwm_a__AMUX EQU CYREG_PRT3_AMUX
pwm_a__BIE EQU CYREG_PRT3_BIE
pwm_a__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pwm_a__BYP EQU CYREG_PRT3_BYP
pwm_a__CTL EQU CYREG_PRT3_CTL
pwm_a__DM0 EQU CYREG_PRT3_DM0
pwm_a__DM1 EQU CYREG_PRT3_DM1
pwm_a__DM2 EQU CYREG_PRT3_DM2
pwm_a__DR EQU CYREG_PRT3_DR
pwm_a__INP_DIS EQU CYREG_PRT3_INP_DIS
pwm_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pwm_a__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pwm_a__LCD_EN EQU CYREG_PRT3_LCD_EN
pwm_a__MASK EQU 0x20
pwm_a__PORT EQU 3
pwm_a__PRT EQU CYREG_PRT3_PRT
pwm_a__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pwm_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pwm_a__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pwm_a__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pwm_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pwm_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pwm_a__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pwm_a__PS EQU CYREG_PRT3_PS
pwm_a__SHIFT EQU 5
pwm_a__SLW EQU CYREG_PRT3_SLW

/* pwm_b */
pwm_b__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
pwm_b__0__MASK EQU 0x01
pwm_b__0__PC EQU CYREG_PRT12_PC0
pwm_b__0__PORT EQU 12
pwm_b__0__SHIFT EQU 0
pwm_b__AG EQU CYREG_PRT12_AG
pwm_b__BIE EQU CYREG_PRT12_BIE
pwm_b__BIT_MASK EQU CYREG_PRT12_BIT_MASK
pwm_b__BYP EQU CYREG_PRT12_BYP
pwm_b__DM0 EQU CYREG_PRT12_DM0
pwm_b__DM1 EQU CYREG_PRT12_DM1
pwm_b__DM2 EQU CYREG_PRT12_DM2
pwm_b__DR EQU CYREG_PRT12_DR
pwm_b__INP_DIS EQU CYREG_PRT12_INP_DIS
pwm_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
pwm_b__MASK EQU 0x01
pwm_b__PORT EQU 12
pwm_b__PRT EQU CYREG_PRT12_PRT
pwm_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
pwm_b__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
pwm_b__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
pwm_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
pwm_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
pwm_b__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
pwm_b__PS EQU CYREG_PRT12_PS
pwm_b__SHIFT EQU 0
pwm_b__SIO_CFG EQU CYREG_PRT12_SIO_CFG
pwm_b__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
pwm_b__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
pwm_b__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
pwm_b__SLW EQU CYREG_PRT12_SLW

/* rpi_inta */
rpi_inta__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
rpi_inta__0__MASK EQU 0x10
rpi_inta__0__PC EQU CYREG_PRT3_PC4
rpi_inta__0__PORT EQU 3
rpi_inta__0__SHIFT EQU 4
rpi_inta__AG EQU CYREG_PRT3_AG
rpi_inta__AMUX EQU CYREG_PRT3_AMUX
rpi_inta__BIE EQU CYREG_PRT3_BIE
rpi_inta__BIT_MASK EQU CYREG_PRT3_BIT_MASK
rpi_inta__BYP EQU CYREG_PRT3_BYP
rpi_inta__CTL EQU CYREG_PRT3_CTL
rpi_inta__DM0 EQU CYREG_PRT3_DM0
rpi_inta__DM1 EQU CYREG_PRT3_DM1
rpi_inta__DM2 EQU CYREG_PRT3_DM2
rpi_inta__DR EQU CYREG_PRT3_DR
rpi_inta__INP_DIS EQU CYREG_PRT3_INP_DIS
rpi_inta__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
rpi_inta__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
rpi_inta__LCD_EN EQU CYREG_PRT3_LCD_EN
rpi_inta__MASK EQU 0x10
rpi_inta__PORT EQU 3
rpi_inta__PRT EQU CYREG_PRT3_PRT
rpi_inta__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
rpi_inta__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
rpi_inta__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
rpi_inta__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
rpi_inta__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
rpi_inta__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
rpi_inta__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
rpi_inta__PS EQU CYREG_PRT3_PS
rpi_inta__SHIFT EQU 4
rpi_inta__SLW EQU CYREG_PRT3_SLW

/* rpi_intb */
rpi_intb__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
rpi_intb__0__MASK EQU 0x04
rpi_intb__0__PC EQU CYREG_PRT12_PC2
rpi_intb__0__PORT EQU 12
rpi_intb__0__SHIFT EQU 2
rpi_intb__AG EQU CYREG_PRT12_AG
rpi_intb__BIE EQU CYREG_PRT12_BIE
rpi_intb__BIT_MASK EQU CYREG_PRT12_BIT_MASK
rpi_intb__BYP EQU CYREG_PRT12_BYP
rpi_intb__DM0 EQU CYREG_PRT12_DM0
rpi_intb__DM1 EQU CYREG_PRT12_DM1
rpi_intb__DM2 EQU CYREG_PRT12_DM2
rpi_intb__DR EQU CYREG_PRT12_DR
rpi_intb__INP_DIS EQU CYREG_PRT12_INP_DIS
rpi_intb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
rpi_intb__MASK EQU 0x04
rpi_intb__PORT EQU 12
rpi_intb__PRT EQU CYREG_PRT12_PRT
rpi_intb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
rpi_intb__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
rpi_intb__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
rpi_intb__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
rpi_intb__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
rpi_intb__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
rpi_intb__PS EQU CYREG_PRT12_PS
rpi_intb__SHIFT EQU 2
rpi_intb__SIO_CFG EQU CYREG_PRT12_SIO_CFG
rpi_intb__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
rpi_intb__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
rpi_intb__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
rpi_intb__SLW EQU CYREG_PRT12_SLW

/* sar_in1 */
sar_in1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
sar_in1__0__MASK EQU 0x08
sar_in1__0__PC EQU CYREG_PRT3_PC3
sar_in1__0__PORT EQU 3
sar_in1__0__SHIFT EQU 3
sar_in1__AG EQU CYREG_PRT3_AG
sar_in1__AMUX EQU CYREG_PRT3_AMUX
sar_in1__BIE EQU CYREG_PRT3_BIE
sar_in1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
sar_in1__BYP EQU CYREG_PRT3_BYP
sar_in1__CTL EQU CYREG_PRT3_CTL
sar_in1__DM0 EQU CYREG_PRT3_DM0
sar_in1__DM1 EQU CYREG_PRT3_DM1
sar_in1__DM2 EQU CYREG_PRT3_DM2
sar_in1__DR EQU CYREG_PRT3_DR
sar_in1__INP_DIS EQU CYREG_PRT3_INP_DIS
sar_in1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
sar_in1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
sar_in1__LCD_EN EQU CYREG_PRT3_LCD_EN
sar_in1__MASK EQU 0x08
sar_in1__PORT EQU 3
sar_in1__PRT EQU CYREG_PRT3_PRT
sar_in1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
sar_in1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
sar_in1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
sar_in1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
sar_in1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
sar_in1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
sar_in1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
sar_in1__PS EQU CYREG_PRT3_PS
sar_in1__SHIFT EQU 3
sar_in1__SLW EQU CYREG_PRT3_SLW

/* sar_in2 */
sar_in2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
sar_in2__0__MASK EQU 0x08
sar_in2__0__PC EQU CYREG_IO_PC_PRT15_PC3
sar_in2__0__PORT EQU 15
sar_in2__0__SHIFT EQU 3
sar_in2__AG EQU CYREG_PRT15_AG
sar_in2__AMUX EQU CYREG_PRT15_AMUX
sar_in2__BIE EQU CYREG_PRT15_BIE
sar_in2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
sar_in2__BYP EQU CYREG_PRT15_BYP
sar_in2__CTL EQU CYREG_PRT15_CTL
sar_in2__DM0 EQU CYREG_PRT15_DM0
sar_in2__DM1 EQU CYREG_PRT15_DM1
sar_in2__DM2 EQU CYREG_PRT15_DM2
sar_in2__DR EQU CYREG_PRT15_DR
sar_in2__INP_DIS EQU CYREG_PRT15_INP_DIS
sar_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
sar_in2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
sar_in2__LCD_EN EQU CYREG_PRT15_LCD_EN
sar_in2__MASK EQU 0x08
sar_in2__PORT EQU 15
sar_in2__PRT EQU CYREG_PRT15_PRT
sar_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
sar_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
sar_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
sar_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
sar_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
sar_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
sar_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
sar_in2__PS EQU CYREG_PRT15_PS
sar_in2__SHIFT EQU 3
sar_in2__SLW EQU CYREG_PRT15_SLW

/* sar_in3 */
sar_in3__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
sar_in3__0__MASK EQU 0x01
sar_in3__0__PC EQU CYREG_PRT0_PC0
sar_in3__0__PORT EQU 0
sar_in3__0__SHIFT EQU 0
sar_in3__AG EQU CYREG_PRT0_AG
sar_in3__AMUX EQU CYREG_PRT0_AMUX
sar_in3__BIE EQU CYREG_PRT0_BIE
sar_in3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sar_in3__BYP EQU CYREG_PRT0_BYP
sar_in3__CTL EQU CYREG_PRT0_CTL
sar_in3__DM0 EQU CYREG_PRT0_DM0
sar_in3__DM1 EQU CYREG_PRT0_DM1
sar_in3__DM2 EQU CYREG_PRT0_DM2
sar_in3__DR EQU CYREG_PRT0_DR
sar_in3__INP_DIS EQU CYREG_PRT0_INP_DIS
sar_in3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sar_in3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sar_in3__LCD_EN EQU CYREG_PRT0_LCD_EN
sar_in3__MASK EQU 0x01
sar_in3__PORT EQU 0
sar_in3__PRT EQU CYREG_PRT0_PRT
sar_in3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sar_in3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sar_in3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sar_in3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sar_in3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sar_in3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sar_in3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sar_in3__PS EQU CYREG_PRT0_PS
sar_in3__SHIFT EQU 0
sar_in3__SLW EQU CYREG_PRT0_SLW

/* sar_in4 */
sar_in4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
sar_in4__0__MASK EQU 0x80
sar_in4__0__PC EQU CYREG_PRT0_PC7
sar_in4__0__PORT EQU 0
sar_in4__0__SHIFT EQU 7
sar_in4__AG EQU CYREG_PRT0_AG
sar_in4__AMUX EQU CYREG_PRT0_AMUX
sar_in4__BIE EQU CYREG_PRT0_BIE
sar_in4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sar_in4__BYP EQU CYREG_PRT0_BYP
sar_in4__CTL EQU CYREG_PRT0_CTL
sar_in4__DM0 EQU CYREG_PRT0_DM0
sar_in4__DM1 EQU CYREG_PRT0_DM1
sar_in4__DM2 EQU CYREG_PRT0_DM2
sar_in4__DR EQU CYREG_PRT0_DR
sar_in4__INP_DIS EQU CYREG_PRT0_INP_DIS
sar_in4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sar_in4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sar_in4__LCD_EN EQU CYREG_PRT0_LCD_EN
sar_in4__MASK EQU 0x80
sar_in4__PORT EQU 0
sar_in4__PRT EQU CYREG_PRT0_PRT
sar_in4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sar_in4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sar_in4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sar_in4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sar_in4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sar_in4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sar_in4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sar_in4__PS EQU CYREG_PRT0_PS
sar_in4__SHIFT EQU 7
sar_in4__SLW EQU CYREG_PRT0_SLW

/* sclk */
sclk__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
sclk__0__MASK EQU 0x04
sclk__0__PC EQU CYREG_IO_PC_PRT15_PC2
sclk__0__PORT EQU 15
sclk__0__SHIFT EQU 2
sclk__AG EQU CYREG_PRT15_AG
sclk__AMUX EQU CYREG_PRT15_AMUX
sclk__BIE EQU CYREG_PRT15_BIE
sclk__BIT_MASK EQU CYREG_PRT15_BIT_MASK
sclk__BYP EQU CYREG_PRT15_BYP
sclk__CTL EQU CYREG_PRT15_CTL
sclk__DM0 EQU CYREG_PRT15_DM0
sclk__DM1 EQU CYREG_PRT15_DM1
sclk__DM2 EQU CYREG_PRT15_DM2
sclk__DR EQU CYREG_PRT15_DR
sclk__INP_DIS EQU CYREG_PRT15_INP_DIS
sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
sclk__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT15_LCD_EN
sclk__MASK EQU 0x04
sclk__PORT EQU 15
sclk__PRT EQU CYREG_PRT15_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
sclk__PS EQU CYREG_PRT15_PS
sclk__SHIFT EQU 2
sclk__SLW EQU CYREG_PRT15_SLW

/* slush_inta */
slush_inta__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
slush_inta__0__MASK EQU 0x02
slush_inta__0__PC EQU CYREG_PRT3_PC1
slush_inta__0__PORT EQU 3
slush_inta__0__SHIFT EQU 1
slush_inta__AG EQU CYREG_PRT3_AG
slush_inta__AMUX EQU CYREG_PRT3_AMUX
slush_inta__BIE EQU CYREG_PRT3_BIE
slush_inta__BIT_MASK EQU CYREG_PRT3_BIT_MASK
slush_inta__BYP EQU CYREG_PRT3_BYP
slush_inta__CTL EQU CYREG_PRT3_CTL
slush_inta__DM0 EQU CYREG_PRT3_DM0
slush_inta__DM1 EQU CYREG_PRT3_DM1
slush_inta__DM2 EQU CYREG_PRT3_DM2
slush_inta__DR EQU CYREG_PRT3_DR
slush_inta__INP_DIS EQU CYREG_PRT3_INP_DIS
slush_inta__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
slush_inta__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
slush_inta__LCD_EN EQU CYREG_PRT3_LCD_EN
slush_inta__MASK EQU 0x02
slush_inta__PORT EQU 3
slush_inta__PRT EQU CYREG_PRT3_PRT
slush_inta__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
slush_inta__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
slush_inta__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
slush_inta__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
slush_inta__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
slush_inta__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
slush_inta__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
slush_inta__PS EQU CYREG_PRT3_PS
slush_inta__SHIFT EQU 1
slush_inta__SLW EQU CYREG_PRT3_SLW

/* slush_intb */
slush_intb__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
slush_intb__0__MASK EQU 0x01
slush_intb__0__PC EQU CYREG_PRT3_PC0
slush_intb__0__PORT EQU 3
slush_intb__0__SHIFT EQU 0
slush_intb__AG EQU CYREG_PRT3_AG
slush_intb__AMUX EQU CYREG_PRT3_AMUX
slush_intb__BIE EQU CYREG_PRT3_BIE
slush_intb__BIT_MASK EQU CYREG_PRT3_BIT_MASK
slush_intb__BYP EQU CYREG_PRT3_BYP
slush_intb__CTL EQU CYREG_PRT3_CTL
slush_intb__DM0 EQU CYREG_PRT3_DM0
slush_intb__DM1 EQU CYREG_PRT3_DM1
slush_intb__DM2 EQU CYREG_PRT3_DM2
slush_intb__DR EQU CYREG_PRT3_DR
slush_intb__INP_DIS EQU CYREG_PRT3_INP_DIS
slush_intb__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
slush_intb__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
slush_intb__LCD_EN EQU CYREG_PRT3_LCD_EN
slush_intb__MASK EQU 0x01
slush_intb__PORT EQU 3
slush_intb__PRT EQU CYREG_PRT3_PRT
slush_intb__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
slush_intb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
slush_intb__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
slush_intb__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
slush_intb__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
slush_intb__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
slush_intb__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
slush_intb__PS EQU CYREG_PRT3_PS
slush_intb__SHIFT EQU 0
slush_intb__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000002BF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
