#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu May 25 16:38:52 2017
# Process ID: 2088
# Current directory: Z:/dcengr/My Documents/COEN_122/Lab1/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5720 Z:\dcengr\My Documents\COEN_122\Lab1\Lab3\Lab3.xpr
# Log file: Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/vivado.log
# Journal file: Z:/dcengr/My Documents/COEN_122/Lab1/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 806.297 ; gain = 151.121
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 25 16:51:33 2017...
sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Entire_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.sim/sim_1/behav'
"xvlog -m64 --relax -prj Entire_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/InstructionMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Entire_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4dc78b282cf74a63a7f4e3c8380bfdca --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Entire_tb_behav xil_defaultlib.Entire_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port write [Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port write [Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Entire_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Entire_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Entire_tb_behav -key {Behavioral:sim_1:Functional:Entire_tb} -tclbatch {Entire_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Entire_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Entire_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 815.000 ; gain = 8.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 25 16:53:50 2017...
