<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml WarpLC_preroute.twx WarpLC_map.ncd -o WarpLC_preroute.twr
WarpLC.pcf -ucf PLL.ucf

</twCmdLine><twDesign>WarpLC_map.ncd</twDesign><twDesignPath>WarpLC_map.ncd</twDesignPath><twPCF>WarpLC.pcf</twPCF><twPcfPath>WarpLC.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;27&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;27&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="4">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;26&gt;</twWarn><twWarn anchorID="5">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;26&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="6">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;25&gt;</twWarn><twWarn anchorID="7">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;25&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="8">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;24&gt;</twWarn><twWarn anchorID="9">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;24&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="10">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;23&gt;</twWarn><twWarn anchorID="11">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;23&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="12">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;22&gt;</twWarn><twWarn anchorID="13">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;22&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="14">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;21&gt;</twWarn><twWarn anchorID="15">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;21&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="16">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;20&gt;</twWarn><twWarn anchorID="17">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;20&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="18">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;19&gt;</twWarn><twWarn anchorID="19">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;19&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="20">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;18&gt;</twWarn><twWarn anchorID="21">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;18&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="22">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;17&gt;</twWarn><twWarn anchorID="23">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;17&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="24">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;16&gt;</twWarn><twWarn anchorID="25">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;16&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="26">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;15&gt;</twWarn><twWarn anchorID="27">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;15&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="28">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;14&gt;</twWarn><twWarn anchorID="29">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;14&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="30">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;13&gt;</twWarn><twWarn anchorID="31">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;13&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="32">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;12&gt;</twWarn><twWarn anchorID="33">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;12&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="34">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;11&gt;</twWarn><twWarn anchorID="35">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;11&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="36">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;10&gt;</twWarn><twWarn anchorID="37">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;10&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="38">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;9&gt;</twWarn><twWarn anchorID="39">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;9&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="40">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;8&gt;</twWarn><twWarn anchorID="41">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;8&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twWarn anchorID="42">WARNING:Timing:3175 - CLKIN does not clock data from FSB_A&lt;7&gt;</twWarn><twWarn anchorID="43">WARNING:Timing:3225 - Timing constraint COMP &quot;FSB_A&lt;7&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;; ignored during timing analysis</twWarn><twInfo anchorID="44">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="45">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="46">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="47">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="13.948" period="15.000" constraintValue="15.000" deviceLimit="1.052" freqLimit="950.570" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKOUT0" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="cg/pll/clkout0"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="52" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="cg/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tbcper_I" slack="27.334" period="30.000" constraintValue="30.000" deviceLimit="2.666" freqLimit="375.094" physResource="cg/pll/clkfbout_bufg/I0" logResource="cg/pll/clkfbout_bufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="cg/pll/clkfbout"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tockper" slack="27.751" period="30.000" constraintValue="30.000" deviceLimit="2.249" freqLimit="444.642" physResource="CLKFB_OUT_OBUF/CLK0" logResource="cg/pll/clkfbout_oddr/CK0" locationPin="OLOGIC_X1Y63.CLK0" clockNet="cg/pll/clkfb_bufg_out"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tockper" slack="27.960" period="30.000" constraintValue="30.000" deviceLimit="2.040" freqLimit="490.196" physResource="CLKFB_OUT_OBUF/CLK1" logResource="cg/pll/clkfbout_oddr/CK1" locationPin="OLOGIC_X1Y63.CLK1" clockNet="cg/pll/clkfb_bufg_out"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLKIN = PERIOD &quot;CLKIN&quot; 30 ns HIGH 50%;" ScopeName="">TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.649</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLK_inst (OLOGIC_X1Y62.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.351</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLK_inst</twDest><twTotPathDel>3.533</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLK_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.491</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>l2pre/CPUCLKr_INV_15_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.365</twDelInfo><twComp>l2pre/CPUCLKr_INV_15_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>cg/CPUCLK_inst</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>3.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLK_inst (OLOGIC_X1Y62.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.751</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLK_inst</twDest><twTotPathDel>3.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLK_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.491</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>l2pre/CPUCLKr_INV_15_o1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.100</twDelInfo><twComp>l2pre/CPUCLKr_INV_15_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y62.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>cg/CPUCLK_inst</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>1.591</twRouteDel><twTotDel>3.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/FPUCLK_inst (OLOGIC_X11Y63.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.451</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/FPUCLK_inst</twDest><twTotPathDel>2.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.991</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel><twSite>OLOGIC_X11Y63.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>2.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/CPUCLKr (SLICE_X14Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.577</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/CPUCLKr</twDest><twTotPathDel>0.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/CPUCLKr</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.376</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y63.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twLogDel>0.201</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/FPUCLK_inst (OLOGIC_X11Y63.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.346</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/FPUCLK_inst</twDest><twTotPathDel>1.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.991</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X11Y63.CLK0</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>1.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cg/FPUCLK_inst (OLOGIC_X11Y63.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.521</twSlack><twSrc BELType="FF">cg/CPUCLKr</twSrc><twDest BELType="FF">cg/FPUCLK_inst</twDest><twTotPathDel>1.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cg/CPUCLKr</twSrc><twDest BELType='FF'>cg/FPUCLK_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X14Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cg/CPUCLKr</twComp><twBEL>cg/CPUCLKr</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X11Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.991</twDelInfo><twComp>cg/CPUCLKr</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X11Y63.CLK0</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>cg/FPUCLK_inst</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>1.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">FSBCLK</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y31.CLKAWRCLK" clockNet="FSBCLK"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.430" period="15.000" constraintValue="15.000" deviceLimit="3.570" freqLimit="280.112" physResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y31.CLKBRDCLK" clockNet="FSBCLK"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tbcper_I" slack="12.334" period="15.000" constraintValue="15.000" deviceLimit="2.666" freqLimit="375.094" physResource="cg/pll/clkout1_buf/I0" logResource="cg/pll/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="cg/pll/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;27&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="76" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;26&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="77" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;25&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="78" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;24&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="79" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;23&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="80" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;22&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="81" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;21&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="82" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;20&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;19&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="84" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;18&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="85" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;17&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="86" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;16&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="87" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;15&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="88" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;14&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="89" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;13&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="90" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;12&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="91" twConstType="OFFSETINDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;11&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="92" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;10&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="93" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;9&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="94" twConstType="OFFSETINDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;8&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="95" twConstType="OFFSETINDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;7&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="96" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;6&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.606</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffIn anchorID="98" twDataPathType="twDataPathMaxDelay"><twSlack>2.394</twSlack><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-4.891</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>12.000</twOff><twOffSrc>FSB_A&lt;6&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">2.462</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-8.248</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.970</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-4.891</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;FSB_A&lt;6&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstOffIn anchorID="100" twDataPathType="twDataPathMinDelay"><twSlack>5.962</twSlack><twSrc BELType="PAD">FSB_A&lt;6&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-3.099</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>0.000</twOff><twOffSrc>FSB_A&lt;6&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;6&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>B15.PAD</twSrcSite><twPathDel><twSite>B15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FSB_A&lt;6&gt;</twComp><twBEL>FSB_A&lt;6&gt;</twBEL><twBEL>FSB_A_6_IBUF</twBEL><twBEL>ProtoComp0.IMUX.24</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.462</twDelInfo><twComp>FSB_A_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.738</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-5.178</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-3.099</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="101" twConstType="OFFSETINDELAY" ><twConstHead uID="26"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;5&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.777</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffIn anchorID="103" twDataPathType="twDataPathMaxDelay"><twSlack>2.223</twSlack><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-4.891</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>12.000</twOff><twOffSrc>FSB_A&lt;5&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR8</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">2.633</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.633</twRouteDel><twTotDel>4.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-8.248</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.970</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-4.891</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;FSB_A&lt;5&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstOffIn anchorID="105" twDataPathType="twDataPathMinDelay"><twSlack>6.133</twSlack><twSrc BELType="PAD">FSB_A&lt;5&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-3.099</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>0.000</twOff><twOffSrc>FSB_A&lt;5&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;5&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E12.PAD</twSrcSite><twPathDel><twSite>E12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FSB_A&lt;5&gt;</twComp><twBEL>FSB_A&lt;5&gt;</twBEL><twBEL>FSB_A_5_IBUF</twBEL><twBEL>ProtoComp0.IMUX.23</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR8</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.633</twDelInfo><twComp>FSB_A_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.633</twRouteDel><twTotDel>3.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.738</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-5.178</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-3.099</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="106" twConstType="OFFSETINDELAY" ><twConstHead uID="27"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;4&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.445</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn anchorID="108" twDataPathType="twDataPathMaxDelay"><twSlack>2.555</twSlack><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-4.891</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>12.000</twOff><twOffSrc>FSB_A&lt;4&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">2.301</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.301</twRouteDel><twTotDel>4.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-8.248</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.970</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-4.891</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;FSB_A&lt;4&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn anchorID="110" twDataPathType="twDataPathMinDelay"><twSlack>5.801</twSlack><twSrc BELType="PAD">FSB_A&lt;4&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-3.099</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>0.000</twOff><twOffSrc>FSB_A&lt;4&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;4&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>E13.PAD</twSrcSite><twPathDel><twSite>E13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FSB_A&lt;4&gt;</twComp><twBEL>FSB_A&lt;4&gt;</twBEL><twBEL>FSB_A_4_IBUF</twBEL><twBEL>ProtoComp0.IMUX.22</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.301</twDelInfo><twComp>FSB_A_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.301</twRouteDel><twTotDel>2.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.738</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-5.178</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-3.099</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="111" twConstType="OFFSETINDELAY" ><twConstHead uID="28"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;3&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.381</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffIn anchorID="113" twDataPathType="twDataPathMaxDelay"><twSlack>2.619</twSlack><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-4.891</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>12.000</twOff><twOffSrc>FSB_A&lt;3&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>D12.PAD</twSrcSite><twPathDel><twSite>D12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">2.237</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.237</twRouteDel><twTotDel>4.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-8.248</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.970</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-4.891</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;FSB_A&lt;3&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstOffIn anchorID="115" twDataPathType="twDataPathMinDelay"><twSlack>5.737</twSlack><twSrc BELType="PAD">FSB_A&lt;3&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-3.099</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>0.000</twOff><twOffSrc>FSB_A&lt;3&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;3&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>D12.PAD</twSrcSite><twPathDel><twSite>D12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FSB_A&lt;3&gt;</twComp><twBEL>FSB_A&lt;3&gt;</twBEL><twBEL>FSB_A_3_IBUF</twBEL><twBEL>ProtoComp0.IMUX.21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.237</twDelInfo><twComp>FSB_A_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.237</twRouteDel><twTotDel>2.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.738</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-5.178</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-3.099</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="116" twConstType="OFFSETINDELAY" ><twConstHead uID="29"><twConstName UCFConstName="NET FSB_A[31] OFFSET = IN 12ns VALID 12ns BEFORE CLKIN;" ScopeName="">COMP &quot;FSB_A&lt;2&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.717</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffIn anchorID="118" twDataPathType="twDataPathMaxDelay"><twSlack>2.283</twSlack><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-4.891</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>12.000</twOff><twOffSrc>FSB_A&lt;2&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>D11.PAD</twSrcSite><twPathDel><twSite>D11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.557</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">2.573</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>4.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-8.248</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-6.970</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-4.891</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;FSB_A&lt;2&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y31.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstOffIn anchorID="120" twDataPathType="twDataPathMinDelay"><twSlack>6.073</twSlack><twSrc BELType="PAD">FSB_A&lt;2&gt;</twSrc><twDest BELType="RAM">l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twClkDel>-3.099</twClkDel><twClkSrc>CLKIN</twClkSrc><twClkDest>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twClkDest><twOff>0.000</twOff><twOffSrc>FSB_A&lt;2&gt;</twOffSrc><twOffDest>CLKIN</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.221" fPhaseErr="0.182" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.296</twClkUncert><twDataPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>FSB_A&lt;2&gt;</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>D11.PAD</twSrcSite><twPathDel><twSite>D11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>FSB_A&lt;2&gt;</twComp><twBEL>FSB_A&lt;2&gt;</twBEL><twBEL>FSB_A_2_IBUF</twBEL><twBEL>ProtoComp0.IMUX.20</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.573</twDelInfo><twComp>FSB_A_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>2.573</twRouteDel><twTotDel>3.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>CLKIN</twSrc><twDest BELType='RAM'>l2pre/Way0Data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>J4.PAD</twSrcSite><twPathDel><twSite>J4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>CLKIN</twComp><twBEL>CLKIN</twBEL><twBEL>cg/pll/clkin1_buf</twBEL><twBEL>ProtoComp0.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X0Y23.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.738</twDelInfo><twComp>cg/pll/pll_base_inst/PLL_ADV</twComp><twBEL>cg/pll/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.505</twDelInfo><twComp>cg/pll/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cg/pll/clkout1_buf</twComp><twBEL>cg/pll/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y31.CLKBRDCLK</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.574</twDelInfo><twComp>FSBCLK</twComp></twPathDel><twLogDel>-5.178</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>-3.099</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="121"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;CLKIN&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="10.000" actualRollup="7.298" errors="0" errorRollup="0" items="0" itemsRollup="6"/><twConstRollup name="TS_cg_pll_clkfbout" fullName="TS_cg_pll_clkfbout = PERIOD TIMEGRP &quot;cg_pll_clkfbout&quot; TS_CLKIN HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_cg_pll_clkout0" fullName="TS_cg_pll_clkout0 = PERIOD TIMEGRP &quot;cg_pll_clkout0&quot; TS_CLKIN / 2 HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="3.649" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="122">0</twUnmetConstCnt><twDataSheet anchorID="123" twNameLen="15"><twSUH2ClkList anchorID="124" twDestWidth="8" twPhaseWidth="6"><twDest>CLKIN</twDest><twSUH2Clk ><twSrc>FSB_A&lt;2&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;3&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.381</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.737</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;4&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.801</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;5&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;6&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.606</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.962</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="125" twDestWidth="5"><twDest>CLKIN</twDest><twClk2SU><twSrc>CLKIN</twSrc><twRiseRise>3.649</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="126" twDestWidth="8" twWorstWindow="3.644" twWorstSetup="9.606" twWorstHold="-5.962" twWorstSetupSlack="2.394" twWorstHoldSlack="5.962" ><twConstName>COMP &quot;FSB_A&lt;6&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twOffInTblRow ><twSrc>FSB_A&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.394" twHoldSlack = "5.962" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.606</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.962</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="127" twDestWidth="8" twWorstWindow="3.644" twWorstSetup="9.777" twWorstHold="-6.133" twWorstSetupSlack="2.223" twWorstHoldSlack="6.133" ><twConstName>COMP &quot;FSB_A&lt;5&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twOffInTblRow ><twSrc>FSB_A&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.223" twHoldSlack = "6.133" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.133</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="128" twDestWidth="8" twWorstWindow="3.644" twWorstSetup="9.445" twWorstHold="-5.801" twWorstSetupSlack="2.555" twWorstHoldSlack="5.801" ><twConstName>COMP &quot;FSB_A&lt;4&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twOffInTblRow ><twSrc>FSB_A&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.555" twHoldSlack = "5.801" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.445</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.801</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="129" twDestWidth="8" twWorstWindow="3.644" twWorstSetup="9.381" twWorstHold="-5.737" twWorstSetupSlack="2.619" twWorstHoldSlack="5.737" ><twConstName>COMP &quot;FSB_A&lt;3&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twOffInTblRow ><twSrc>FSB_A&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.619" twHoldSlack = "5.737" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.381</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.737</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="130" twDestWidth="8" twWorstWindow="3.644" twWorstSetup="9.717" twWorstHold="-6.073" twWorstSetupSlack="2.283" twWorstHoldSlack="6.073" ><twConstName>COMP &quot;FSB_A&lt;2&gt;&quot; OFFSET = IN 12 ns VALID 12 ns BEFORE COMP &quot;CLKIN&quot;;</twConstName><twOffInTblRow ><twSrc>FSB_A&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.283" twHoldSlack = "6.073" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.717</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.073</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="131"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24</twConnCnt></twConstCov><twStats anchorID="132"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMinInBeforeClk>9.777</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Oct 31 14:40:54 2021 </twTimestamp></twFoot><twClientInfo anchorID="133"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 213 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
