Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jul 17 17:05:00 2017
| Host         : c04-c045 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------+------------------+------------------+----------------+
| ~div0/cnt_reg[1]_0_BUFG[0] |               |                  |                1 |              2 |
|  mclk_IBUF_BUFG            |               |                  |                1 |              2 |
| ~div0/cnt_reg[1]_0_BUFG[0] | io0/num       | r0/SR[0]         |                2 |              5 |
|  pc0/regis_reg[1][39]      |               |                  |                2 |              6 |
| ~div0/cnt_reg[1]_0_BUFG[0] | io0/digit     | r0/SR[0]         |                6 |             12 |
| ~div0/cnt_reg[1]_0_BUFG[0] |               | r0/SR[0]         |                5 |             18 |
| ~div0/cnt_reg[1]_0_BUFG[0] | imem0/Q[1]    | r0/SR[0]         |               17 |             38 |
| ~div0/cnt_reg[1]_0_BUFG[0] | imem0/E[0]    | r0/SR[0]         |               17 |             38 |
|  n_0_117_BUFG              |               |                  |               34 |             38 |
+----------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


