
assignment_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000056  00800200  00000a70  00000b04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a70  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  00800256  00800256  00000b5a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b5a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b8c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  00000bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000017e5  00000000  00000000  00000d14  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000123c  00000000  00000000  000024f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d0b  00000000  00000000  00003735  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000028c  00000000  00000000  00004440  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007cd  00000000  00000000  000046cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007e4  00000000  00000000  00004e99  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  0000567d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	08 c3       	rjmp	.+1552   	; 0x686 <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	0a c1       	rjmp	.+532    	; 0x2be <__vector_42>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e0 e7       	ldi	r30, 0x70	; 112
  fc:	fa e0       	ldi	r31, 0x0A	; 10
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 35       	cpi	r26, 0x56	; 86
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a6 e5       	ldi	r26, 0x56	; 86
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a8 36       	cpi	r26, 0x68	; 104
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	0e d3       	rcall	.+1564   	; 0x73c <main>
 120:	a5 c4       	rjmp	.+2378   	; 0xa6c <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <set_refresh_rate>:
static uint8_t display[SEGMENTS] = {0x0, 0x0, 0x0, 0x0};

static void set_refresh_rate() 
{
	// Set timer toggle on compare match
	TCCR4A |= _BV(COM4A0);
 124:	e0 ea       	ldi	r30, 0xA0	; 160
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	80 64       	ori	r24, 0x40	; 64
 12c:	80 83       	st	Z, r24
	
	// Set prescaler 8
	TCCR4B |= _BV(CS41);
 12e:	e1 ea       	ldi	r30, 0xA1	; 161
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	82 60       	ori	r24, 0x02	; 2
 136:	80 83       	st	Z, r24
	
	// Set to Clear timer on compare match (CTC mode)
	TCCR4B |= _BV(WGM42);
 138:	80 81       	ld	r24, Z
 13a:	88 60       	ori	r24, 0x08	; 8
 13c:	80 83       	st	Z, r24
	
	// Enable Timer interrupt
	TIMSK4 |= _BV(OCIE4A);
 13e:	e2 e7       	ldi	r30, 0x72	; 114
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	82 60       	ori	r24, 0x02	; 2
 146:	80 83       	st	Z, r24
	
	// Set timer frequency 60Hz/digit (16000000 / (2*60*4*8))-1 = 4165.6
	OCR4A = 4166;
 148:	86 e4       	ldi	r24, 0x46	; 70
 14a:	90 e1       	ldi	r25, 0x10	; 16
 14c:	90 93 a9 00 	sts	0x00A9, r25	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7c00a9>
 150:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7c00a8>
 154:	08 95       	ret

00000156 <get_display_code>:
// Returns display code equivalent to digit value.
// If a zero is found, it will determine if it should return code equivalent to 0 or turn off the segment based on values in more significant segments.
static uint8_t get_display_code(uint8_t segment)
{
	// Least significant segment is allowed to be zero.
	if (segment == SEGMENTS - 1)
 156:	83 30       	cpi	r24, 0x03	; 3
 158:	51 f4       	brne	.+20     	; 0x16e <get_display_code+0x18>
		return display_code[digits[segment]];
 15a:	e8 2f       	mov	r30, r24
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	e6 5a       	subi	r30, 0xA6	; 166
 160:	fd 4f       	sbci	r31, 0xFD	; 253
 162:	e0 81       	ld	r30, Z
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	ee 5f       	subi	r30, 0xFE	; 254
 168:	fd 4f       	sbci	r31, 0xFD	; 253
 16a:	80 81       	ld	r24, Z
 16c:	08 95       	ret
	
	// If a value is zero and all more significant segments are zero it will return display code equivalent to be turned off. 
	if (digits[segment] == 0 && leading_zeros) 
 16e:	e8 2f       	mov	r30, r24
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	e6 5a       	subi	r30, 0xA6	; 166
 174:	fd 4f       	sbci	r31, 0xFD	; 253
 176:	e0 81       	ld	r30, Z
 178:	e1 11       	cpse	r30, r1
 17a:	04 c0       	rjmp	.+8      	; 0x184 <get_display_code+0x2e>
 17c:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 180:	81 11       	cpse	r24, r1
 182:	0a c0       	rjmp	.+20     	; 0x198 <get_display_code+0x42>
		return display_code[10];
	
	// First time a non-zero value is found leading zeros will be false. 
	// This effectively returns less significant zeros to display code equivalent to zero instead of having them turned off.
	if (leading_zeros)
 184:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 188:	81 11       	cpse	r24, r1
		leading_zeros = 0;
 18a:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__DATA_REGION_ORIGIN__>

	// Returns display code equivalent to digit value.
	return display_code[digits[segment]];
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	ee 5f       	subi	r30, 0xFE	; 254
 192:	fd 4f       	sbci	r31, 0xFD	; 253
 194:	80 81       	ld	r24, Z
 196:	08 95       	ret
	if (segment == SEGMENTS - 1)
		return display_code[digits[segment]];
	
	// If a value is zero and all more significant segments are zero it will return display code equivalent to be turned off. 
	if (digits[segment] == 0 && leading_zeros) 
		return display_code[10];
 198:	8f ef       	ldi	r24, 0xFF	; 255
	if (leading_zeros)
		leading_zeros = 0;

	// Returns display code equivalent to digit value.
	return display_code[digits[segment]];
}
 19a:	08 95       	ret

0000019c <set_display_code>:

// Sets display code from separated digit values starting from most significant segment.
static void set_display_code() {
 19c:	0f 93       	push	r16
 19e:	1f 93       	push	r17
 1a0:	cf 93       	push	r28
	leading_zeros = 1;
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
	for (uint8_t i = 0; i < SEGMENTS; i++) 
 1a8:	c0 e0       	ldi	r28, 0x00	; 0
 1aa:	09 c0       	rjmp	.+18     	; 0x1be <set_display_code+0x22>
		display[i] = get_display_code(i);
 1ac:	0c 2f       	mov	r16, r28
 1ae:	10 e0       	ldi	r17, 0x00	; 0
 1b0:	8c 2f       	mov	r24, r28
 1b2:	d1 df       	rcall	.-94     	; 0x156 <get_display_code>
 1b4:	f8 01       	movw	r30, r16
 1b6:	ea 5a       	subi	r30, 0xAA	; 170
 1b8:	fd 4f       	sbci	r31, 0xFD	; 253
 1ba:	80 83       	st	Z, r24
}

// Sets display code from separated digit values starting from most significant segment.
static void set_display_code() {
	leading_zeros = 1;
	for (uint8_t i = 0; i < SEGMENTS; i++) 
 1bc:	cf 5f       	subi	r28, 0xFF	; 255
 1be:	c4 30       	cpi	r28, 0x04	; 4
 1c0:	a8 f3       	brcs	.-22     	; 0x1ac <set_display_code+0x10>
		display[i] = get_display_code(i);
}
 1c2:	cf 91       	pop	r28
 1c4:	1f 91       	pop	r17
 1c6:	0f 91       	pop	r16
 1c8:	08 95       	ret

000001ca <split_digits>:

// Splits number into separate digits.
static void split_digits(uint16_t value, uint8_t digit) {
 1ca:	cf 93       	push	r28
 1cc:	df 93       	push	r29
 1ce:	fc 01       	movw	r30, r24
	
	// Base case - Done.
	if (digit == 0)
 1d0:	61 11       	cpse	r22, r1
 1d2:	1f c0       	rjmp	.+62     	; 0x212 <split_digits+0x48>
		digits[digit] = value % 10;
 1d4:	46 2f       	mov	r20, r22
 1d6:	50 e0       	ldi	r21, 0x00	; 0
 1d8:	9c 01       	movw	r18, r24
 1da:	ad ec       	ldi	r26, 0xCD	; 205
 1dc:	bc ec       	ldi	r27, 0xCC	; 204
 1de:	37 d4       	rcall	.+2158   	; 0xa4e <__umulhisi3>
 1e0:	96 95       	lsr	r25
 1e2:	87 95       	ror	r24
 1e4:	96 95       	lsr	r25
 1e6:	87 95       	ror	r24
 1e8:	96 95       	lsr	r25
 1ea:	87 95       	ror	r24
 1ec:	9c 01       	movw	r18, r24
 1ee:	22 0f       	add	r18, r18
 1f0:	33 1f       	adc	r19, r19
 1f2:	88 0f       	add	r24, r24
 1f4:	99 1f       	adc	r25, r25
 1f6:	88 0f       	add	r24, r24
 1f8:	99 1f       	adc	r25, r25
 1fa:	88 0f       	add	r24, r24
 1fc:	99 1f       	adc	r25, r25
 1fe:	82 0f       	add	r24, r18
 200:	93 1f       	adc	r25, r19
 202:	9f 01       	movw	r18, r30
 204:	28 1b       	sub	r18, r24
 206:	39 0b       	sbc	r19, r25
 208:	fa 01       	movw	r30, r20
 20a:	e6 5a       	subi	r30, 0xA6	; 166
 20c:	fd 4f       	sbci	r31, 0xFD	; 253
 20e:	20 83       	st	Z, r18
 210:	29 c0       	rjmp	.+82     	; 0x264 <split_digits+0x9a>
 212:	46 2f       	mov	r20, r22
	else {
		digits[digit] = value % 10;
 214:	c6 2f       	mov	r28, r22
 216:	d0 e0       	ldi	r29, 0x00	; 0
 218:	9c 01       	movw	r18, r24
 21a:	ad ec       	ldi	r26, 0xCD	; 205
 21c:	bc ec       	ldi	r27, 0xCC	; 204
 21e:	17 d4       	rcall	.+2094   	; 0xa4e <__umulhisi3>
 220:	96 95       	lsr	r25
 222:	87 95       	ror	r24
 224:	96 95       	lsr	r25
 226:	87 95       	ror	r24
 228:	96 95       	lsr	r25
 22a:	87 95       	ror	r24
 22c:	9c 01       	movw	r18, r24
 22e:	22 0f       	add	r18, r18
 230:	33 1f       	adc	r19, r19
 232:	88 0f       	add	r24, r24
 234:	99 1f       	adc	r25, r25
 236:	88 0f       	add	r24, r24
 238:	99 1f       	adc	r25, r25
 23a:	88 0f       	add	r24, r24
 23c:	99 1f       	adc	r25, r25
 23e:	82 0f       	add	r24, r18
 240:	93 1f       	adc	r25, r19
 242:	9f 01       	movw	r18, r30
 244:	28 1b       	sub	r18, r24
 246:	39 0b       	sbc	r19, r25
 248:	c6 5a       	subi	r28, 0xA6	; 166
 24a:	dd 4f       	sbci	r29, 0xFD	; 253
 24c:	28 83       	st	Y, r18
		value = value / 10;
 24e:	9f 01       	movw	r18, r30
 250:	fe d3       	rcall	.+2044   	; 0xa4e <__umulhisi3>
 252:	6f ef       	ldi	r22, 0xFF	; 255
		
		// Recurse until done.
		digit--;
 254:	64 0f       	add	r22, r20
 256:	96 95       	lsr	r25
		split_digits(value, digit);
 258:	87 95       	ror	r24
 25a:	96 95       	lsr	r25
 25c:	87 95       	ror	r24
 25e:	96 95       	lsr	r25
 260:	87 95       	ror	r24
 262:	b3 df       	rcall	.-154    	; 0x1ca <split_digits>
 264:	df 91       	pop	r29
	}
}
 266:	cf 91       	pop	r28
 268:	08 95       	ret

0000026a <init_display>:
 26a:	80 93 5f 02 	sts	0x025F, r24	; 0x80025f <communication>
void init_display(communication_t mode) {
	// Set communication mode.
	communication = mode;
	
	// Set PF0-PF3 to output (digits)
	DDRF |= _BV(D1) | _BV(D2) | _BV(D3) | _BV(D4);
 26e:	80 b3       	in	r24, 0x10	; 16
 270:	8f 60       	ori	r24, 0x0F	; 15
 272:	80 bb       	out	0x10, r24	; 16
	
	// Set SI to output
	DDRB |= _BV(SI);
 274:	84 b1       	in	r24, 0x04	; 4
 276:	84 60       	ori	r24, 0x04	; 4
 278:	84 b9       	out	0x04, r24	; 4
	
	// Set SCK to output
	DDRB |= _BV(SCK);
 27a:	84 b1       	in	r24, 0x04	; 4
 27c:	82 60       	ori	r24, 0x02	; 2
 27e:	84 b9       	out	0x04, r24	; 4
	
	// Set RCK to output
	DDRB |= _BV(RCK);
 280:	84 b1       	in	r24, 0x04	; 4
 282:	81 60       	ori	r24, 0x01	; 1
 284:	84 b9       	out	0x04, r24	; 4
	
	if (communication == SPI) {
 286:	80 91 5f 02 	lds	r24, 0x025F	; 0x80025f <communication>
 28a:	81 30       	cpi	r24, 0x01	; 1
 28c:	91 f4       	brne	.+36     	; 0x2b2 <init_display+0x48>
		// Setup CPOL functionality to sample at rising edge.
		SPCR &= ~ (_BV(CPOL) | _BV(CPHA));
 28e:	8c b5       	in	r24, 0x2c	; 44
 290:	83 7f       	andi	r24, 0xF3	; 243
 292:	8c bd       	out	0x2c, r24	; 44
	
		// DORD 0 OR 1: start from least significant bit or opposite.
		SPCR |=_BV(DORD);
 294:	8c b5       	in	r24, 0x2c	; 44
 296:	80 62       	ori	r24, 0x20	; 32
 298:	8c bd       	out	0x2c, r24	; 44
	
		// Set Master.
		SPCR |= _BV(MSTR);
 29a:	8c b5       	in	r24, 0x2c	; 44
 29c:	80 61       	ori	r24, 0x10	; 16
 29e:	8c bd       	out	0x2c, r24	; 44
	
		// Set SCK frequency to Fosc/128.
		SPCR |= _BV(SPR1) | _BV(SPR0);
 2a0:	8c b5       	in	r24, 0x2c	; 44
 2a2:	83 60       	ori	r24, 0x03	; 3
 2a4:	8c bd       	out	0x2c, r24	; 44
		SPSR &= ~_BV(SPI2X);
 2a6:	8d b5       	in	r24, 0x2d	; 45
 2a8:	8e 7f       	andi	r24, 0xFE	; 254
 2aa:	8d bd       	out	0x2d, r24	; 45
	
		// Enable SPI.
		SPCR |= _BV(SPE);
 2ac:	8c b5       	in	r24, 0x2c	; 44
 2ae:	80 64       	ori	r24, 0x40	; 64
 2b0:	8c bd       	out	0x2c, r24	; 44
	}
	
	// Initializes timer and interrupt
	set_refresh_rate();
 2b2:	38 cf       	rjmp	.-400    	; 0x124 <set_refresh_rate>
 2b4:	08 95       	ret

000002b6 <printint_4u>:

// Input from application
void printint_4u(uint16_t value) 
{
	// Split digits from least significant value.
	split_digits(value, SEGMENTS - 1);
 2b6:	63 e0       	ldi	r22, 0x03	; 3
 2b8:	88 df       	rcall	.-240    	; 0x1ca <split_digits>
	set_display_code();
 2ba:	70 cf       	rjmp	.-288    	; 0x19c <set_display_code>
 2bc:	08 95       	ret

000002be <__vector_42>:
 2be:	1f 92       	push	r1
}

ISR(TIMER4_COMPA_vect)
{		
 2c0:	0f 92       	push	r0
 2c2:	0f b6       	in	r0, 0x3f	; 63
 2c4:	0f 92       	push	r0
 2c6:	11 24       	eor	r1, r1
 2c8:	0b b6       	in	r0, 0x3b	; 59
 2ca:	0f 92       	push	r0
 2cc:	2f 93       	push	r18
 2ce:	8f 93       	push	r24
 2d0:	9f 93       	push	r25
 2d2:	ef 93       	push	r30
 2d4:	ff 93       	push	r31
	// Turn off all segments
	PORTF |= _BV(D1) | _BV(D2) | _BV(D3)| _BV(D4);
 2d6:	81 b3       	in	r24, 0x11	; 17
 2d8:	8f 60       	ori	r24, 0x0F	; 15
 2da:	81 bb       	out	0x11, r24	; 17
	
	// Move into storage register.
	PORTB |= _BV(RCK);
 2dc:	85 b1       	in	r24, 0x05	; 5
 2de:	81 60       	ori	r24, 0x01	; 1
 2e0:	85 b9       	out	0x05, r24	; 5
	PORTB &= ~_BV(RCK);
 2e2:	85 b1       	in	r24, 0x05	; 5
 2e4:	8e 7f       	andi	r24, 0xFE	; 254
 2e6:	85 b9       	out	0x05, r24	; 5
		
	// Turn on current segment.
	PORTF &= ~(_BV(current_segment));
 2e8:	21 b3       	in	r18, 0x11	; 17
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	00 90 5e 02 	lds	r0, 0x025E	; 0x80025e <current_segment>
 2f2:	02 c0       	rjmp	.+4      	; 0x2f8 <__vector_42+0x3a>
 2f4:	88 0f       	add	r24, r24
 2f6:	99 1f       	adc	r25, r25
 2f8:	0a 94       	dec	r0
 2fa:	e2 f7       	brpl	.-8      	; 0x2f4 <__vector_42+0x36>
 2fc:	80 95       	com	r24
 2fe:	82 23       	and	r24, r18
 300:	81 bb       	out	0x11, r24	; 17
	
	// Increment to next segment.
	current_segment++;
 302:	80 91 5e 02 	lds	r24, 0x025E	; 0x80025e <current_segment>
 306:	8f 5f       	subi	r24, 0xFF	; 255
 308:	80 93 5e 02 	sts	0x025E, r24	; 0x80025e <current_segment>
		
	// Loops around to first segment again.
	if(current_segment == SEGMENTS)
 30c:	84 30       	cpi	r24, 0x04	; 4
 30e:	11 f4       	brne	.+4      	; 0x314 <__vector_42+0x56>
		current_segment = 0;
 310:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <current_segment>
		
	if (communication == SPI)
 314:	80 91 5f 02 	lds	r24, 0x025F	; 0x80025f <communication>
 318:	81 30       	cpi	r24, 0x01	; 1
 31a:	31 f5       	brne	.+76     	; 0x368 <__vector_42+0xaa>
		SPDR = display[current_segment];
 31c:	e0 91 5e 02 	lds	r30, 0x025E	; 0x80025e <current_segment>
 320:	f0 e0       	ldi	r31, 0x00	; 0
 322:	ea 5a       	subi	r30, 0xAA	; 170
 324:	fd 4f       	sbci	r31, 0xFD	; 253
 326:	80 81       	ld	r24, Z
 328:	8e bd       	out	0x2e, r24	; 46
 32a:	21 c0       	rjmp	.+66     	; 0x36e <__vector_42+0xb0>
	else 
		// Shift display code into register.
		for(uint8_t i = 0; i < 8; i++)
		{
			// bitwise right shift to onto serial input.
			if (display[current_segment] >> i & 1)
 32c:	e0 91 5e 02 	lds	r30, 0x025E	; 0x80025e <current_segment>
 330:	f0 e0       	ldi	r31, 0x00	; 0
 332:	ea 5a       	subi	r30, 0xAA	; 170
 334:	fd 4f       	sbci	r31, 0xFD	; 253
 336:	80 81       	ld	r24, Z
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	02 2e       	mov	r0, r18
 33c:	02 c0       	rjmp	.+4      	; 0x342 <__vector_42+0x84>
 33e:	95 95       	asr	r25
 340:	87 95       	ror	r24
 342:	0a 94       	dec	r0
 344:	e2 f7       	brpl	.-8      	; 0x33e <__vector_42+0x80>
 346:	80 ff       	sbrs	r24, 0
 348:	04 c0       	rjmp	.+8      	; 0x352 <__vector_42+0x94>
			PORTB |=_BV(SI);
 34a:	85 b1       	in	r24, 0x05	; 5
 34c:	84 60       	ori	r24, 0x04	; 4
 34e:	85 b9       	out	0x05, r24	; 5
 350:	03 c0       	rjmp	.+6      	; 0x358 <__vector_42+0x9a>
			else
			PORTB &= ~_BV(SI);
 352:	85 b1       	in	r24, 0x05	; 5
 354:	8b 7f       	andi	r24, 0xFB	; 251
 356:	85 b9       	out	0x05, r24	; 5
			
			// Shift into register.
			PORTB |= _BV(SCK);
 358:	85 b1       	in	r24, 0x05	; 5
 35a:	82 60       	ori	r24, 0x02	; 2
 35c:	85 b9       	out	0x05, r24	; 5
			PORTB &= ~_BV(SCK);
 35e:	85 b1       	in	r24, 0x05	; 5
 360:	8d 7f       	andi	r24, 0xFD	; 253
 362:	85 b9       	out	0x05, r24	; 5
		
	if (communication == SPI)
		SPDR = display[current_segment];
	else 
		// Shift display code into register.
		for(uint8_t i = 0; i < 8; i++)
 364:	2f 5f       	subi	r18, 0xFF	; 255
 366:	01 c0       	rjmp	.+2      	; 0x36a <__vector_42+0xac>
 368:	20 e0       	ldi	r18, 0x00	; 0
 36a:	28 30       	cpi	r18, 0x08	; 8
 36c:	f8 f2       	brcs	.-66     	; 0x32c <__vector_42+0x6e>
			
			// Shift into register.
			PORTB |= _BV(SCK);
			PORTB &= ~_BV(SCK);
		}
 36e:	ff 91       	pop	r31
 370:	ef 91       	pop	r30
 372:	9f 91       	pop	r25
 374:	8f 91       	pop	r24
 376:	2f 91       	pop	r18
 378:	0f 90       	pop	r0
 37a:	0b be       	out	0x3b, r0	; 59
 37c:	0f 90       	pop	r0
 37e:	0f be       	out	0x3f, r0	; 63
 380:	0f 90       	pop	r0
 382:	1f 90       	pop	r1
 384:	18 95       	reti

00000386 <init_keys>:
	/*
	* Setting data direction.
	* Only setting PC0 to PC5 as input on Port C.
	* Only setting PD2 and PD3 as input on Port D.
	*/
	DDRC &= ~(_BV(PC0) | _BV(PC1) | _BV(PC2) | _BV(PC3) | _BV(PC4) | _BV(PC5));
 386:	87 b1       	in	r24, 0x07	; 7
 388:	80 7c       	andi	r24, 0xC0	; 192
 38a:	87 b9       	out	0x07, r24	; 7
	DDRD &= ~(_BV(PD2) | _BV(PD3));
 38c:	8a b1       	in	r24, 0x0a	; 10
 38e:	83 7f       	andi	r24, 0xF3	; 243
 390:	8a b9       	out	0x0a, r24	; 10
	/*
	* Setting pull up resistor.
	* Only setting PC0 to PC5 as input on Port C.
	* Only setting PD2 and PD3 as input on Port D.
	*/
	PORTC |= _BV(PC0) | _BV(PC1) | _BV(PC2) | _BV(PC3) | _BV(PC4) | _BV(PC5);
 392:	88 b1       	in	r24, 0x08	; 8
 394:	8f 63       	ori	r24, 0x3F	; 63
 396:	88 b9       	out	0x08, r24	; 8
	PORTD |= _BV(PD2) | _BV(PD3);
 398:	8b b1       	in	r24, 0x0b	; 11
 39a:	8c 60       	ori	r24, 0x0C	; 12
 39c:	8b b9       	out	0x0b, r24	; 11
 39e:	08 95       	ret

000003a0 <get_key>:
* Subtracting 1 from the key numbers <= 6 mapping them to port C 0-5.
* Subtracting 5 from the key numbers > 6 mapping them to port D 2 and 3.
*/
uint8_t get_key(uint8_t key_no)
{
	if (key_no > 0 && key_no < 9)
 3a0:	9f ef       	ldi	r25, 0xFF	; 255
 3a2:	98 0f       	add	r25, r24
 3a4:	98 30       	cpi	r25, 0x08	; 8
 3a6:	10 f5       	brcc	.+68     	; 0x3ec <get_key+0x4c>
	{
		if (key_no <= 6) 
 3a8:	87 30       	cpi	r24, 0x07	; 7
 3aa:	80 f4       	brcc	.+32     	; 0x3cc <get_key+0x2c>
		{
			// Port C.
			return ((PINC & _BV(key_no - 1)) == 0);
 3ac:	96 b1       	in	r25, 0x06	; 6
 3ae:	28 2f       	mov	r18, r24
 3b0:	30 e0       	ldi	r19, 0x00	; 0
 3b2:	21 50       	subi	r18, 0x01	; 1
 3b4:	31 09       	sbc	r19, r1
 3b6:	89 2f       	mov	r24, r25
 3b8:	90 e0       	ldi	r25, 0x00	; 0
 3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <get_key+0x20>
 3bc:	95 95       	asr	r25
 3be:	87 95       	ror	r24
 3c0:	2a 95       	dec	r18
 3c2:	e2 f7       	brpl	.-8      	; 0x3bc <get_key+0x1c>
 3c4:	21 e0       	ldi	r18, 0x01	; 1
 3c6:	82 27       	eor	r24, r18
 3c8:	81 70       	andi	r24, 0x01	; 1
 3ca:	08 95       	ret
		}
		else 
		{
			// port D.
			return ((PIND & _BV(key_no - 5)) == 0);
 3cc:	99 b1       	in	r25, 0x09	; 9
 3ce:	28 2f       	mov	r18, r24
 3d0:	30 e0       	ldi	r19, 0x00	; 0
 3d2:	25 50       	subi	r18, 0x05	; 5
 3d4:	31 09       	sbc	r19, r1
 3d6:	89 2f       	mov	r24, r25
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	02 c0       	rjmp	.+4      	; 0x3e0 <get_key+0x40>
 3dc:	95 95       	asr	r25
 3de:	87 95       	ror	r24
 3e0:	2a 95       	dec	r18
 3e2:	e2 f7       	brpl	.-8      	; 0x3dc <get_key+0x3c>
 3e4:	21 e0       	ldi	r18, 0x01	; 1
 3e6:	82 27       	eor	r24, r18
 3e8:	81 70       	andi	r24, 0x01	; 1
 3ea:	08 95       	ret
		}
	}
	return 0;
 3ec:	80 e0       	ldi	r24, 0x00	; 0
}
 3ee:	08 95       	ret

000003f0 <scan_key>:

/*
* Iterates keys, returns number of first found key 1-8.
*/
uint8_t scan_key()
{
 3f0:	cf 93       	push	r28
	for(uint8_t i = 0; i < 8; i++)
 3f2:	c0 e0       	ldi	r28, 0x00	; 0
 3f4:	05 c0       	rjmp	.+10     	; 0x400 <__LOCK_REGION_LENGTH__>
	{
		if (get_key(i + 1) == 1)
 3f6:	cf 5f       	subi	r28, 0xFF	; 255
 3f8:	8c 2f       	mov	r24, r28
 3fa:	d2 df       	rcall	.-92     	; 0x3a0 <get_key>
 3fc:	81 30       	cpi	r24, 0x01	; 1
 3fe:	21 f0       	breq	.+8      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
/*
* Iterates keys, returns number of first found key 1-8.
*/
uint8_t scan_key()
{
	for(uint8_t i = 0; i < 8; i++)
 400:	c8 30       	cpi	r28, 0x08	; 8
 402:	c8 f3       	brcs	.-14     	; 0x3f6 <scan_key+0x6>
		if (get_key(i + 1) == 1)
		{
			return i + 1;
		}
	}
	return 0;
 404:	80 e0       	ldi	r24, 0x00	; 0
 406:	01 c0       	rjmp	.+2      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
{
	for(uint8_t i = 0; i < 8; i++)
	{
		if (get_key(i + 1) == 1)
		{
			return i + 1;
 408:	8c 2f       	mov	r24, r28
		}
	}
	return 0;
 40a:	cf 91       	pop	r28
 40c:	08 95       	ret

0000040e <init_leds>:
#include "../include/led.h"

void init_leds()
{
	// set pin direction to output
	DDRA = 0xFF;
 40e:	8f ef       	ldi	r24, 0xFF	; 255
 410:	81 b9       	out	0x01, r24	; 1
	// turn all leds off - Active low
	PORTA = 0xFF;
 412:	82 b9       	out	0x02, r24	; 2
 414:	08 95       	ret

00000416 <init_matrix_keyboard>:
	{&DDRL, &PINL, &PORTL, PL1}  //Col 4
};

void init_matrix_keyboard(){
	// Rows as Output
	for(uint8_t i=0; i<4; i++){
 416:	20 e0       	ldi	r18, 0x00	; 0
 418:	22 c0       	rjmp	.+68     	; 0x45e <init_matrix_keyboard+0x48>
		*(keypad[i].ddr) |= _BV(keypad[i].bit);
 41a:	82 2f       	mov	r24, r18
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	fc 01       	movw	r30, r24
 420:	ee 0f       	add	r30, r30
 422:	ff 1f       	adc	r31, r31
 424:	ee 0f       	add	r30, r30
 426:	ff 1f       	adc	r31, r31
 428:	ee 0f       	add	r30, r30
 42a:	ff 1f       	adc	r31, r31
 42c:	e8 1b       	sub	r30, r24
 42e:	f9 0b       	sbc	r31, r25
 430:	e3 5e       	subi	r30, 0xE3	; 227
 432:	fd 4f       	sbci	r31, 0xFD	; 253
 434:	a0 81       	ld	r26, Z
 436:	b1 81       	ldd	r27, Z+1	; 0x01
 438:	3c 91       	ld	r19, X
 43a:	81 e0       	ldi	r24, 0x01	; 1
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	06 80       	ldd	r0, Z+6	; 0x06
 440:	02 c0       	rjmp	.+4      	; 0x446 <init_matrix_keyboard+0x30>
 442:	88 0f       	add	r24, r24
 444:	99 1f       	adc	r25, r25
 446:	0a 94       	dec	r0
 448:	e2 f7       	brpl	.-8      	; 0x442 <init_matrix_keyboard+0x2c>
 44a:	93 2f       	mov	r25, r19
 44c:	98 2b       	or	r25, r24
 44e:	9c 93       	st	X, r25
		*(keypad[i].port) |= _BV(keypad[i].bit);
 450:	04 80       	ldd	r0, Z+4	; 0x04
 452:	f5 81       	ldd	r31, Z+5	; 0x05
 454:	e0 2d       	mov	r30, r0
 456:	90 81       	ld	r25, Z
 458:	89 2b       	or	r24, r25
 45a:	80 83       	st	Z, r24
	{&DDRL, &PINL, &PORTL, PL1}  //Col 4
};

void init_matrix_keyboard(){
	// Rows as Output
	for(uint8_t i=0; i<4; i++){
 45c:	2f 5f       	subi	r18, 0xFF	; 255
 45e:	24 30       	cpi	r18, 0x04	; 4
 460:	e0 f2       	brcs	.-72     	; 0x41a <init_matrix_keyboard+0x4>
 462:	24 e0       	ldi	r18, 0x04	; 4
 464:	23 c0       	rjmp	.+70     	; 0x4ac <init_matrix_keyboard+0x96>
		*(keypad[i].port) |= _BV(keypad[i].bit);
	}
	// Collumns as Input
	for (uint8_t a=4; a<8; a++)
	{
		*(keypad[a].ddr) &= ~_BV(keypad[a].bit);
 466:	82 2f       	mov	r24, r18
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	fc 01       	movw	r30, r24
 46c:	ee 0f       	add	r30, r30
 46e:	ff 1f       	adc	r31, r31
 470:	ee 0f       	add	r30, r30
 472:	ff 1f       	adc	r31, r31
 474:	ee 0f       	add	r30, r30
 476:	ff 1f       	adc	r31, r31
 478:	e8 1b       	sub	r30, r24
 47a:	f9 0b       	sbc	r31, r25
 47c:	e3 5e       	subi	r30, 0xE3	; 227
 47e:	fd 4f       	sbci	r31, 0xFD	; 253
 480:	a0 81       	ld	r26, Z
 482:	b1 81       	ldd	r27, Z+1	; 0x01
 484:	3c 91       	ld	r19, X
 486:	81 e0       	ldi	r24, 0x01	; 1
 488:	90 e0       	ldi	r25, 0x00	; 0
 48a:	06 80       	ldd	r0, Z+6	; 0x06
 48c:	02 c0       	rjmp	.+4      	; 0x492 <init_matrix_keyboard+0x7c>
 48e:	88 0f       	add	r24, r24
 490:	99 1f       	adc	r25, r25
 492:	0a 94       	dec	r0
 494:	e2 f7       	brpl	.-8      	; 0x48e <init_matrix_keyboard+0x78>
 496:	98 2f       	mov	r25, r24
 498:	90 95       	com	r25
 49a:	93 23       	and	r25, r19
 49c:	9c 93       	st	X, r25
		*(keypad[a].port) |= _BV(keypad[a].bit);
 49e:	04 80       	ldd	r0, Z+4	; 0x04
 4a0:	f5 81       	ldd	r31, Z+5	; 0x05
 4a2:	e0 2d       	mov	r30, r0
 4a4:	90 81       	ld	r25, Z
 4a6:	89 2b       	or	r24, r25
 4a8:	80 83       	st	Z, r24
	for(uint8_t i=0; i<4; i++){
		*(keypad[i].ddr) |= _BV(keypad[i].bit);
		*(keypad[i].port) |= _BV(keypad[i].bit);
	}
	// Collumns as Input
	for (uint8_t a=4; a<8; a++)
 4aa:	2f 5f       	subi	r18, 0xFF	; 255
 4ac:	28 30       	cpi	r18, 0x08	; 8
 4ae:	d8 f2       	brcs	.-74     	; 0x466 <init_matrix_keyboard+0x50>
	{
		*(keypad[a].ddr) &= ~_BV(keypad[a].bit);
		*(keypad[a].port) |= _BV(keypad[a].bit);
	}
}
 4b0:	08 95       	ret

000004b2 <getxkey>:
{4,5,6,11},
{7,8,9,12},
{13,0,14,15}};

int8_t getxkey(){
	for (uint8_t b =0; b<4; b++)
 4b2:	30 e0       	ldi	r19, 0x00	; 0
 4b4:	7b c0       	rjmp	.+246    	; 0x5ac <getxkey+0xfa>
	{
		// Set row to low (0)
		*(keypad[b].port) &= ~_BV(keypad[b].bit);
 4b6:	63 2f       	mov	r22, r19
 4b8:	70 e0       	ldi	r23, 0x00	; 0
 4ba:	db 01       	movw	r26, r22
 4bc:	aa 0f       	add	r26, r26
 4be:	bb 1f       	adc	r27, r27
 4c0:	aa 0f       	add	r26, r26
 4c2:	bb 1f       	adc	r27, r27
 4c4:	aa 0f       	add	r26, r26
 4c6:	bb 1f       	adc	r27, r27
 4c8:	a6 1b       	sub	r26, r22
 4ca:	b7 0b       	sbc	r27, r23
 4cc:	a3 5e       	subi	r26, 0xE3	; 227
 4ce:	bd 4f       	sbci	r27, 0xFD	; 253
 4d0:	14 96       	adiw	r26, 0x04	; 4
 4d2:	ed 91       	ld	r30, X+
 4d4:	fc 91       	ld	r31, X
 4d6:	15 97       	sbiw	r26, 0x05	; 5
 4d8:	20 81       	ld	r18, Z
 4da:	81 e0       	ldi	r24, 0x01	; 1
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	16 96       	adiw	r26, 0x06	; 6
 4e0:	0c 90       	ld	r0, X
 4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <getxkey+0x36>
 4e4:	88 0f       	add	r24, r24
 4e6:	99 1f       	adc	r25, r25
 4e8:	0a 94       	dec	r0
 4ea:	e2 f7       	brpl	.-8      	; 0x4e4 <getxkey+0x32>
 4ec:	80 95       	com	r24
 4ee:	82 23       	and	r24, r18
 4f0:	80 83       	st	Z, r24
		for (uint8_t c =4; c<8; c++)
 4f2:	24 e0       	ldi	r18, 0x04	; 4
 4f4:	3f c0       	rjmp	.+126    	; 0x574 <getxkey+0xc2>
		{
			if((*(keypad[c].pin) & _BV(keypad[c].bit))==0){
 4f6:	42 2f       	mov	r20, r18
 4f8:	50 e0       	ldi	r21, 0x00	; 0
 4fa:	fa 01       	movw	r30, r20
 4fc:	ee 0f       	add	r30, r30
 4fe:	ff 1f       	adc	r31, r31
 500:	ee 0f       	add	r30, r30
 502:	ff 1f       	adc	r31, r31
 504:	ee 0f       	add	r30, r30
 506:	ff 1f       	adc	r31, r31
 508:	e4 1b       	sub	r30, r20
 50a:	f5 0b       	sbc	r31, r21
 50c:	e3 5e       	subi	r30, 0xE3	; 227
 50e:	fd 4f       	sbci	r31, 0xFD	; 253
 510:	a2 81       	ldd	r26, Z+2	; 0x02
 512:	b3 81       	ldd	r27, Z+3	; 0x03
 514:	8c 91       	ld	r24, X
 516:	90 e0       	ldi	r25, 0x00	; 0
 518:	06 80       	ldd	r0, Z+6	; 0x06
 51a:	02 c0       	rjmp	.+4      	; 0x520 <getxkey+0x6e>
 51c:	95 95       	asr	r25
 51e:	87 95       	ror	r24
 520:	0a 94       	dec	r0
 522:	e2 f7       	brpl	.-8      	; 0x51c <getxkey+0x6a>
 524:	80 fd       	sbrc	r24, 0
 526:	25 c0       	rjmp	.+74     	; 0x572 <getxkey+0xc0>
				// set row to high (1)
				*(keypad[b].port) |= _BV(keypad[b].bit);
 528:	fb 01       	movw	r30, r22
 52a:	ee 0f       	add	r30, r30
 52c:	ff 1f       	adc	r31, r31
 52e:	ee 0f       	add	r30, r30
 530:	ff 1f       	adc	r31, r31
 532:	ee 0f       	add	r30, r30
 534:	ff 1f       	adc	r31, r31
 536:	e6 1b       	sub	r30, r22
 538:	f7 0b       	sbc	r31, r23
 53a:	e3 5e       	subi	r30, 0xE3	; 227
 53c:	fd 4f       	sbci	r31, 0xFD	; 253
 53e:	a4 81       	ldd	r26, Z+4	; 0x04
 540:	b5 81       	ldd	r27, Z+5	; 0x05
 542:	2c 91       	ld	r18, X
 544:	81 e0       	ldi	r24, 0x01	; 1
 546:	90 e0       	ldi	r25, 0x00	; 0
 548:	06 80       	ldd	r0, Z+6	; 0x06
 54a:	02 c0       	rjmp	.+4      	; 0x550 <getxkey+0x9e>
 54c:	88 0f       	add	r24, r24
 54e:	99 1f       	adc	r25, r25
 550:	0a 94       	dec	r0
 552:	e2 f7       	brpl	.-8      	; 0x54c <getxkey+0x9a>
 554:	82 2b       	or	r24, r18
 556:	8c 93       	st	X, r24
				return val[b][c-4];
 558:	44 50       	subi	r20, 0x04	; 4
 55a:	51 09       	sbc	r21, r1
 55c:	fb 01       	movw	r30, r22
 55e:	ee 0f       	add	r30, r30
 560:	ff 1f       	adc	r31, r31
 562:	ee 0f       	add	r30, r30
 564:	ff 1f       	adc	r31, r31
 566:	e3 5f       	subi	r30, 0xF3	; 243
 568:	fd 4f       	sbci	r31, 0xFD	; 253
 56a:	e4 0f       	add	r30, r20
 56c:	f5 1f       	adc	r31, r21
 56e:	80 81       	ld	r24, Z
 570:	08 95       	ret
int8_t getxkey(){
	for (uint8_t b =0; b<4; b++)
	{
		// Set row to low (0)
		*(keypad[b].port) &= ~_BV(keypad[b].bit);
		for (uint8_t c =4; c<8; c++)
 572:	2f 5f       	subi	r18, 0xFF	; 255
 574:	28 30       	cpi	r18, 0x08	; 8
 576:	08 f4       	brcc	.+2      	; 0x57a <getxkey+0xc8>
 578:	be cf       	rjmp	.-132    	; 0x4f6 <getxkey+0x44>
			
			
			
		}
		// set row to high (1)
		*(keypad[b].port) |= _BV(keypad[b].bit);
 57a:	fb 01       	movw	r30, r22
 57c:	ee 0f       	add	r30, r30
 57e:	ff 1f       	adc	r31, r31
 580:	ee 0f       	add	r30, r30
 582:	ff 1f       	adc	r31, r31
 584:	ee 0f       	add	r30, r30
 586:	ff 1f       	adc	r31, r31
 588:	e6 1b       	sub	r30, r22
 58a:	f7 0b       	sbc	r31, r23
 58c:	e3 5e       	subi	r30, 0xE3	; 227
 58e:	fd 4f       	sbci	r31, 0xFD	; 253
 590:	a4 81       	ldd	r26, Z+4	; 0x04
 592:	b5 81       	ldd	r27, Z+5	; 0x05
 594:	2c 91       	ld	r18, X
 596:	81 e0       	ldi	r24, 0x01	; 1
 598:	90 e0       	ldi	r25, 0x00	; 0
 59a:	06 80       	ldd	r0, Z+6	; 0x06
 59c:	02 c0       	rjmp	.+4      	; 0x5a2 <getxkey+0xf0>
 59e:	88 0f       	add	r24, r24
 5a0:	99 1f       	adc	r25, r25
 5a2:	0a 94       	dec	r0
 5a4:	e2 f7       	brpl	.-8      	; 0x59e <getxkey+0xec>
 5a6:	82 2b       	or	r24, r18
 5a8:	8c 93       	st	X, r24
{4,5,6,11},
{7,8,9,12},
{13,0,14,15}};

int8_t getxkey(){
	for (uint8_t b =0; b<4; b++)
 5aa:	3f 5f       	subi	r19, 0xFF	; 255
 5ac:	34 30       	cpi	r19, 0x04	; 4
 5ae:	08 f4       	brcc	.+2      	; 0x5b2 <getxkey+0x100>
 5b0:	82 cf       	rjmp	.-252    	; 0x4b6 <getxkey+0x4>
		}
		// set row to high (1)
		*(keypad[b].port) |= _BV(keypad[b].bit);
	}
	
	return 127;
 5b2:	8f e7       	ldi	r24, 0x7F	; 127
}
 5b4:	08 95       	ret

000005b6 <mv_to_c>:
static void (*cb)(uint8_t deg_c) = 0;

// Not static for testing purposes.
uint8_t mv_to_c(uint16_t mv)
{
	return (mv - 500) / 10;	
 5b6:	9c 01       	movw	r18, r24
 5b8:	24 5f       	subi	r18, 0xF4	; 244
 5ba:	31 40       	sbci	r19, 0x01	; 1
 5bc:	ad ec       	ldi	r26, 0xCD	; 205
 5be:	bc ec       	ldi	r27, 0xCC	; 204
 5c0:	46 d2       	rcall	.+1164   	; 0xa4e <__umulhisi3>
 5c2:	96 95       	lsr	r25
 5c4:	87 95       	ror	r24
 5c6:	96 95       	lsr	r25
 5c8:	87 95       	ror	r24
 5ca:	96 95       	lsr	r25
 5cc:	87 95       	ror	r24
}
 5ce:	08 95       	ret

000005d0 <adc_to_mv>:

// Not static for testing purposes.
uint16_t adc_to_mv(uint16_t adc)
{
	// Should have been adc * (v_ref / adc_max) = (uint16_t)((float) adc * ( (float) 5000 / (float) 1023)), but had truble with int devision.
	return adc * 4.887585533;
 5d0:	bc 01       	movw	r22, r24
 5d2:	80 e0       	ldi	r24, 0x00	; 0
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	4a d1       	rcall	.+660    	; 0x86c <__floatunsisf>
 5d8:	2a e1       	ldi	r18, 0x1A	; 26
 5da:	37 e6       	ldi	r19, 0x67	; 103
 5dc:	4c e9       	ldi	r20, 0x9C	; 156
 5de:	50 e4       	ldi	r21, 0x40	; 64
 5e0:	ab d1       	rcall	.+854    	; 0x938 <__mulsf3>
 5e2:	18 d1       	rcall	.+560    	; 0x814 <__fixunssfsi>
}
 5e4:	cb 01       	movw	r24, r22
 5e6:	08 95       	ret

000005e8 <tmp36_init>:

void tmp36_init(void (*callback)(uint8_t deg_c))
{
 5e8:	9c 01       	movw	r18, r24
	// **** General config *****
	
	// Set PK7 direction as input (TMP36 Vout)
	DDRK &= ~_BV(v_out);
 5ea:	e7 e0       	ldi	r30, 0x07	; 7
 5ec:	f1 e0       	ldi	r31, 0x01	; 1
 5ee:	80 81       	ld	r24, Z
 5f0:	8f 77       	andi	r24, 0x7F	; 127
 5f2:	80 83       	st	Z, r24
	
	// Set PG0 direction as output (TMP36 Enable)
	DDRG |= _BV(enable);  
 5f4:	83 b3       	in	r24, 0x13	; 19
 5f6:	81 60       	ori	r24, 0x01	; 1
 5f8:	83 bb       	out	0x13, r24	; 19

	// AVCC reference (5V).
	ADMUX |= _BV(REFS0);
 5fa:	ec e7       	ldi	r30, 0x7C	; 124
 5fc:	f0 e0       	ldi	r31, 0x00	; 0
 5fe:	80 81       	ld	r24, Z
 600:	80 64       	ori	r24, 0x40	; 64
 602:	80 83       	st	Z, r24
	
	// Input channel select ADC15.
	ADMUX |= _BV(MUX2) | _BV(MUX1) | _BV(MUX0);
 604:	80 81       	ld	r24, Z
 606:	87 60       	ori	r24, 0x07	; 7
 608:	80 83       	st	Z, r24
	ADCSRB |= _BV(MUX5);
 60a:	eb e7       	ldi	r30, 0x7B	; 123
 60c:	f0 e0       	ldi	r31, 0x00	; 0
 60e:	80 81       	ld	r24, Z
 610:	88 60       	ori	r24, 0x08	; 8
 612:	80 83       	st	Z, r24
	
	// Set pre-scaler 64
	ADCSRA |= _BV(ADPS1) | _BV(ADPS2);
 614:	aa e7       	ldi	r26, 0x7A	; 122
 616:	b0 e0       	ldi	r27, 0x00	; 0
 618:	9c 91       	ld	r25, X
 61a:	96 60       	ori	r25, 0x06	; 6
 61c:	9c 93       	st	X, r25
	
	// ****** Interrupt and auto trigger ****
	
	
	// Set auto trigger source timer1 Compare Match Channel B
	ADCSRB |= _BV(ADTS2) | _BV(ADTS0);
 61e:	90 81       	ld	r25, Z
 620:	95 60       	ori	r25, 0x05	; 5
 622:	90 83       	st	Z, r25
	// ****** Interrupt and auto trigger end ****
	
	// ***** Configure Timer 1 Channel B. ******
	
	// Set timer to toggle on compare match.
	TCCR1A |= _BV(COM1B0);
 624:	e0 e8       	ldi	r30, 0x80	; 128
 626:	f0 e0       	ldi	r31, 0x00	; 0
 628:	90 81       	ld	r25, Z
 62a:	90 61       	ori	r25, 0x10	; 16
 62c:	90 83       	st	Z, r25
	
	// Set Clock frequency to 16MHz/256 = 62500kHz
	TCCR1B |=  _BV(CS12);  //256 prescaler
 62e:	e1 e8       	ldi	r30, 0x81	; 129
 630:	f0 e0       	ldi	r31, 0x00	; 0
 632:	90 81       	ld	r25, Z
 634:	94 60       	ori	r25, 0x04	; 4
 636:	90 83       	st	Z, r25
	
	// Set to Clear timer on Compare Match mode (CTC).
	TCCR1B |= _BV(WGM12);
 638:	90 81       	ld	r25, Z
 63a:	98 60       	ori	r25, 0x08	; 8
 63c:	90 83       	st	Z, r25
	

	// set timer frequency 1 Hz. (16000000 / (2 * 1 * 256)) - 1 = 31249
	OCR1B = 31249;
 63e:	81 e1       	ldi	r24, 0x11	; 17
 640:	9a e7       	ldi	r25, 0x7A	; 122
 642:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 646:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	
	// ***** Timer config end *********
	
	// Set callback.
	if (0 != callback)
 64a:	21 15       	cp	r18, r1
 64c:	31 05       	cpc	r19, r1
 64e:	21 f0       	breq	.+8      	; 0x658 <tmp36_init+0x70>
		cb = callback;
 650:	30 93 61 02 	sts	0x0261, r19	; 0x800261 <cb+0x1>
 654:	20 93 60 02 	sts	0x0260, r18	; 0x800260 <cb>
		
	// Enable Timer Interrupt
	TIMSK1 |= _BV(OCIE1B);
 658:	ef e6       	ldi	r30, 0x6F	; 111
 65a:	f0 e0       	ldi	r31, 0x00	; 0
 65c:	80 81       	ld	r24, Z
 65e:	84 60       	ori	r24, 0x04	; 4
 660:	80 83       	st	Z, r24
	
	// Enable interrupt.
	ADCSRA |= _BV(ADIE);
 662:	ea e7       	ldi	r30, 0x7A	; 122
 664:	f0 e0       	ldi	r31, 0x00	; 0
 666:	80 81       	ld	r24, Z
 668:	88 60       	ori	r24, 0x08	; 8
 66a:	80 83       	st	Z, r24
	
	// Enable Auto Trigger
	ADCSRA |= _BV(ADATE);
 66c:	80 81       	ld	r24, Z
 66e:	80 62       	ori	r24, 0x20	; 32
 670:	80 83       	st	Z, r24
	
	// Enable TMP36
	PORTG |= _BV(enable);
 672:	84 b3       	in	r24, 0x14	; 20
 674:	81 60       	ori	r24, 0x01	; 1
 676:	84 bb       	out	0x14, r24	; 20
	
	
	
	// Enable ADC
	ADCSRA |= _BV(ADEN);
 678:	80 81       	ld	r24, Z
 67a:	80 68       	ori	r24, 0x80	; 128
 67c:	80 83       	st	Z, r24
	
	
	// Start Conversion.
	ADCSRA |= _BV(ADSC);
 67e:	80 81       	ld	r24, Z
 680:	80 64       	ori	r24, 0x40	; 64
 682:	80 83       	st	Z, r24
 684:	08 95       	ret

00000686 <__vector_29>:
}

// AD Interrupt callback.
ISR(ADC_vect)
{
 686:	1f 92       	push	r1
 688:	0f 92       	push	r0
 68a:	0f b6       	in	r0, 0x3f	; 63
 68c:	0f 92       	push	r0
 68e:	11 24       	eor	r1, r1
 690:	0b b6       	in	r0, 0x3b	; 59
 692:	0f 92       	push	r0
 694:	2f 93       	push	r18
 696:	3f 93       	push	r19
 698:	4f 93       	push	r20
 69a:	5f 93       	push	r21
 69c:	6f 93       	push	r22
 69e:	7f 93       	push	r23
 6a0:	8f 93       	push	r24
 6a2:	9f 93       	push	r25
 6a4:	af 93       	push	r26
 6a6:	bf 93       	push	r27
 6a8:	cf 93       	push	r28
 6aa:	df 93       	push	r29
 6ac:	ef 93       	push	r30
 6ae:	ff 93       	push	r31
	// ADC (16bits) = ADCH and ADCL - Default right adjusted ADC value = 0-1023.
	if (0 != cb)
 6b0:	c0 91 60 02 	lds	r28, 0x0260	; 0x800260 <cb>
 6b4:	d0 91 61 02 	lds	r29, 0x0261	; 0x800261 <cb+0x1>
 6b8:	20 97       	sbiw	r28, 0x00	; 0
 6ba:	41 f0       	breq	.+16     	; 0x6cc <__vector_29+0x46>
	
		cb(mv_to_c(adc_to_mv(ADC)));
 6bc:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
 6c0:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 6c4:	85 df       	rcall	.-246    	; 0x5d0 <adc_to_mv>
 6c6:	77 df       	rcall	.-274    	; 0x5b6 <mv_to_c>
 6c8:	fe 01       	movw	r30, r28
 6ca:	19 95       	eicall
		
	
	// ADC interrupt flag is high!
	// Clear ADC interrupt flag.
	ADCSRA |= ~_BV(ADIF);
 6cc:	ea e7       	ldi	r30, 0x7A	; 122
 6ce:	f0 e0       	ldi	r31, 0x00	; 0
 6d0:	80 81       	ld	r24, Z
 6d2:	8f 6e       	ori	r24, 0xEF	; 239
 6d4:	80 83       	st	Z, r24
 6d6:	ff 91       	pop	r31
 6d8:	ef 91       	pop	r30
 6da:	df 91       	pop	r29
 6dc:	cf 91       	pop	r28
 6de:	bf 91       	pop	r27
 6e0:	af 91       	pop	r26
 6e2:	9f 91       	pop	r25
 6e4:	8f 91       	pop	r24
 6e6:	7f 91       	pop	r23
 6e8:	6f 91       	pop	r22
 6ea:	5f 91       	pop	r21
 6ec:	4f 91       	pop	r20
 6ee:	3f 91       	pop	r19
 6f0:	2f 91       	pop	r18
 6f2:	0f 90       	pop	r0
 6f4:	0b be       	out	0x3b, r0	; 59
 6f6:	0f 90       	pop	r0
 6f8:	0f be       	out	0x3f, r0	; 63
 6fa:	0f 90       	pop	r0
 6fc:	1f 90       	pop	r1
 6fe:	18 95       	reti

00000700 <new_measurement>:
uint16_t array_to_int(uint8_t arr[]);
uint8_t array[4] = {0,0,0,0}; // Array for entered keys

static void new_measurement(uint8_t deg_c)
{
	temp = deg_c;
 700:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <temp>
 704:	08 95       	ret

00000706 <array_to_int>:
	
	//return 0;
}

uint16_t array_to_int(uint8_t array[])
{
 706:	bc 01       	movw	r22, r24
	uint16_t k = 0;
	for (uint8_t i = 0; i < 4; i++)
 708:	90 e0       	ldi	r25, 0x00	; 0
	//return 0;
}

uint16_t array_to_int(uint8_t array[])
{
	uint16_t k = 0;
 70a:	20 e0       	ldi	r18, 0x00	; 0
 70c:	30 e0       	ldi	r19, 0x00	; 0
	for (uint8_t i = 0; i < 4; i++)
 70e:	12 c0       	rjmp	.+36     	; 0x734 <array_to_int+0x2e>
	{
		k = 10 * k + array[i];
 710:	a9 01       	movw	r20, r18
 712:	44 0f       	add	r20, r20
 714:	55 1f       	adc	r21, r21
 716:	22 0f       	add	r18, r18
 718:	33 1f       	adc	r19, r19
 71a:	22 0f       	add	r18, r18
 71c:	33 1f       	adc	r19, r19
 71e:	22 0f       	add	r18, r18
 720:	33 1f       	adc	r19, r19
 722:	24 0f       	add	r18, r20
 724:	35 1f       	adc	r19, r21
 726:	fb 01       	movw	r30, r22
 728:	e9 0f       	add	r30, r25
 72a:	f1 1d       	adc	r31, r1
 72c:	40 81       	ld	r20, Z
 72e:	24 0f       	add	r18, r20
 730:	31 1d       	adc	r19, r1
}

uint16_t array_to_int(uint8_t array[])
{
	uint16_t k = 0;
	for (uint8_t i = 0; i < 4; i++)
 732:	9f 5f       	subi	r25, 0xFF	; 255
 734:	94 30       	cpi	r25, 0x04	; 4
 736:	60 f3       	brcs	.-40     	; 0x710 <array_to_int+0xa>
	{
		k = 10 * k + array[i];
	}

	return k;
}
 738:	c9 01       	movw	r24, r18
 73a:	08 95       	ret

0000073c <main>:
}


int main(void)
{
	init_leds();
 73c:	68 de       	rcall	.-816    	; 0x40e <init_leds>
	
	tmp36_init(new_measurement);
 73e:	80 e8       	ldi	r24, 0x80	; 128
 740:	93 e0       	ldi	r25, 0x03	; 3
 742:	52 df       	rcall	.-348    	; 0x5e8 <tmp36_init>
	init_display(SPI);
 744:	81 e0       	ldi	r24, 0x01	; 1
	init_matrix_keyboard();
 746:	91 dd       	rcall	.-1246   	; 0x26a <init_display>
 748:	66 de       	rcall	.-820    	; 0x416 <init_matrix_keyboard>
	init_keys();
 74a:	1d de       	rcall	.-966    	; 0x386 <init_keys>
 74c:	78 94       	sei
	
	// Enable interrupt globally.
	sei();
 74e:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 750:	39 e6       	ldi	r19, 0x69	; 105
 752:	88 e1       	ldi	r24, 0x18	; 24
 754:	21 50       	subi	r18, 0x01	; 1
 756:	30 40       	sbci	r19, 0x00	; 0
 758:	80 40       	sbci	r24, 0x00	; 0
 75a:	e1 f7       	brne	.-8      	; 0x754 <main+0x18>
 75c:	00 c0       	rjmp	.+0      	; 0x75e <main+0x22>
 75e:	00 00       	nop
	int8_t tlowNew = 0; // New Temp low value
	int8_t thighNew = 0; // New Temp high value
	
	
	_delay_ms(500);
	printint_4u(0);
 760:	80 e0       	ldi	r24, 0x00	; 0
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	a8 dd       	rcall	.-1200   	; 0x2b6 <printint_4u>
	// Enable interrupt globally.
	sei();
	int8_t tlow = 20; // Default low temp
	int8_t thigh = 25; //Default high temp
	int8_t tlowNew = 0; // New Temp low value
	int8_t thighNew = 0; // New Temp high value
 766:	c0 e0       	ldi	r28, 0x00	; 0
	init_keys();
	
	// Enable interrupt globally.
	sei();
	int8_t tlow = 20; // Default low temp
	int8_t thigh = 25; //Default high temp
 768:	d9 e1       	ldi	r29, 0x19	; 25
	_delay_ms(500);
	printint_4u(0);
    while (1) 
    {
		
		keypress = scan_key();
 76a:	42 de       	rcall	.-892    	; 0x3f0 <scan_key>
 76c:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <keypress>
 770:	81 11       	cpse	r24, r1
		
		
		if(keypress){
 772:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <key>
			//_delay_ms(100);
			key = keypress;	
 776:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <key>
			//printint_4u(scan_key());
		}
		
		
		switch (key){						// Which key pressed
 77a:	82 30       	cpi	r24, 0x02	; 2
 77c:	51 f0       	breq	.+20     	; 0x792 <main+0x56>
 77e:	83 30       	cpi	r24, 0x03	; 3
 780:	19 f0       	breq	.+6      	; 0x788 <main+0x4c>
 782:	81 30       	cpi	r24, 0x01	; 1
 784:	91 f7       	brne	.-28     	; 0x76a <main+0x2e>
 786:	42 c0       	rjmp	.+132    	; 0x80c <main+0xd0>
			
			case 3:							// Current temp
			
			printint_4u(temp);
 788:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <temp>
 78c:	90 e0       	ldi	r25, 0x00	; 0
 78e:	93 dd       	rcall	.-1242   	; 0x2b6 <printint_4u>
			//printint_4u(keypress);
			//printint_4u(temp);
			break;
 790:	ec cf       	rjmp	.-40     	; 0x76a <main+0x2e>
			
			case 2:							// High temp
			
			
			if(thighNew!=0){
 792:	cc 23       	and	r28, r28
 794:	31 f0       	breq	.+12     	; 0x7a2 <main+0x66>
				printint_4u(thighNew);
 796:	8c 2f       	mov	r24, r28
 798:	0c 2e       	mov	r0, r28
 79a:	00 0c       	add	r0, r0
 79c:	99 0b       	sbc	r25, r25
 79e:	8b dd       	rcall	.-1258   	; 0x2b6 <printint_4u>
			}else{
				printint_4u(thigh);
 7a0:	05 c0       	rjmp	.+10     	; 0x7ac <main+0x70>
 7a2:	8d 2f       	mov	r24, r29
 7a4:	0d 2e       	mov	r0, r29
 7a6:	00 0c       	add	r0, r0
 7a8:	99 0b       	sbc	r25, r25
 7aa:	85 dd       	rcall	.-1270   	; 0x2b6 <printint_4u>
			}
			uint8_t k = getxkey();
 7ac:	82 de       	rcall	.-764    	; 0x4b2 <getxkey>
 7ae:	9f ef       	ldi	r25, 0xFF	; 255
 7b0:	23 ec       	ldi	r18, 0xC3	; 195
 7b2:	39 e0       	ldi	r19, 0x09	; 9
 7b4:	91 50       	subi	r25, 0x01	; 1
 7b6:	20 40       	sbci	r18, 0x00	; 0
 7b8:	30 40       	sbci	r19, 0x00	; 0
 7ba:	e1 f7       	brne	.-8      	; 0x7b4 <main+0x78>
 7bc:	00 c0       	rjmp	.+0      	; 0x7be <main+0x82>
 7be:	00 00       	nop
 7c0:	8f 37       	cpi	r24, 0x7F	; 127
			_delay_ms(200);
			
			
			if(k!=127) // if keys are pressed
 7c2:	99 f2       	breq	.-90     	; 0x76a <main+0x2e>
 7c4:	8e 30       	cpi	r24, 0x0E	; 14
			{
				if(k==14){ // If save pressed
 7c6:	39 f4       	brne	.+14     	; 0x7d6 <main+0x9a>
 7c8:	e2 e6       	ldi	r30, 0x62	; 98
					thigh = thighNew;
					thighNew = 0;
					array[3] = 0;
 7ca:	f2 e0       	ldi	r31, 0x02	; 2
 7cc:	13 82       	std	Z+3, r1	; 0x03
 7ce:	12 82       	std	Z+2, r1	; 0x02
					array[2] = 0;
 7d0:	dc 2f       	mov	r29, r28
			
			
			if(k!=127) // if keys are pressed
			{
				if(k==14){ // If save pressed
					thigh = thighNew;
 7d2:	c0 e0       	ldi	r28, 0x00	; 0
					thighNew = 0;
 7d4:	ca cf       	rjmp	.-108    	; 0x76a <main+0x2e>
 7d6:	8d 30       	cpi	r24, 0x0D	; 13
					array[3] = 0;
					array[2] = 0;
				}else if(k==13){ // if Cancel pressed
 7d8:	31 f4       	brne	.+12     	; 0x7e6 <main+0xaa>
 7da:	e2 e6       	ldi	r30, 0x62	; 98
					thighNew = 0;
					array[3] = 0;
 7dc:	f2 e0       	ldi	r31, 0x02	; 2
 7de:	13 82       	std	Z+3, r1	; 0x03
 7e0:	12 82       	std	Z+2, r1	; 0x02
					array[2] = 0;
 7e2:	c0 e0       	ldi	r28, 0x00	; 0
					thigh = thighNew;
					thighNew = 0;
					array[3] = 0;
					array[2] = 0;
				}else if(k==13){ // if Cancel pressed
					thighNew = 0;
 7e4:	c2 cf       	rjmp	.-124    	; 0x76a <main+0x2e>
 7e6:	c4 36       	cpi	r28, 0x64	; 100
					array[3] = 0;
					array[2] = 0;
				}else if(thighNew<=99){ // check if value is inside spectra
 7e8:	0c f0       	brlt	.+2      	; 0x7ec <main+0xb0>
 7ea:	bf cf       	rjmp	.-130    	; 0x76a <main+0x2e>
 7ec:	90 91 65 02 	lds	r25, 0x0265	; 0x800265 <array+0x3>
					if(array[3]!=0){
 7f0:	99 23       	and	r25, r25
 7f2:	29 f0       	breq	.+10     	; 0x7fe <main+0xc2>
						array[2]=array[3];
 7f4:	e2 e6       	ldi	r30, 0x62	; 98
 7f6:	f2 e0       	ldi	r31, 0x02	; 2
 7f8:	92 83       	std	Z+2, r25	; 0x02
						array[3]=0;
 7fa:	13 82       	std	Z+3, r1	; 0x03
						}else{
						array[3] = k;
 7fc:	02 c0       	rjmp	.+4      	; 0x802 <main+0xc6>
 7fe:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <array+0x3>
					}
					thighNew = array_to_int(array);
 802:	82 e6       	ldi	r24, 0x62	; 98
 804:	92 e0       	ldi	r25, 0x02	; 2
 806:	7f df       	rcall	.-258    	; 0x706 <array_to_int>
 808:	c8 2f       	mov	r28, r24
 80a:	af cf       	rjmp	.-162    	; 0x76a <main+0x2e>
				
				}
			break;
			
			case 1:							// Low temp
			printint_4u(tlow);
 80c:	84 e1       	ldi	r24, 0x14	; 20
 80e:	90 e0       	ldi	r25, 0x00	; 0
 810:	52 dd       	rcall	.-1372   	; 0x2b6 <printint_4u>
 812:	ab cf       	rjmp	.-170    	; 0x76a <main+0x2e>

00000814 <__fixunssfsi>:
			break;
 814:	70 d0       	rcall	.+224    	; 0x8f6 <__fp_splitA>
 816:	88 f0       	brcs	.+34     	; 0x83a <__fixunssfsi+0x26>
 818:	9f 57       	subi	r25, 0x7F	; 127
 81a:	90 f0       	brcs	.+36     	; 0x840 <__fixunssfsi+0x2c>
 81c:	b9 2f       	mov	r27, r25
 81e:	99 27       	eor	r25, r25
 820:	b7 51       	subi	r27, 0x17	; 23
 822:	a0 f0       	brcs	.+40     	; 0x84c <__fixunssfsi+0x38>
 824:	d1 f0       	breq	.+52     	; 0x85a <__fixunssfsi+0x46>
 826:	66 0f       	add	r22, r22
 828:	77 1f       	adc	r23, r23
 82a:	88 1f       	adc	r24, r24
 82c:	99 1f       	adc	r25, r25
 82e:	1a f0       	brmi	.+6      	; 0x836 <__fixunssfsi+0x22>
 830:	ba 95       	dec	r27
 832:	c9 f7       	brne	.-14     	; 0x826 <__fixunssfsi+0x12>
 834:	12 c0       	rjmp	.+36     	; 0x85a <__fixunssfsi+0x46>
 836:	b1 30       	cpi	r27, 0x01	; 1
 838:	81 f0       	breq	.+32     	; 0x85a <__fixunssfsi+0x46>
 83a:	77 d0       	rcall	.+238    	; 0x92a <__fp_zero>
 83c:	b1 e0       	ldi	r27, 0x01	; 1
 83e:	08 95       	ret
 840:	74 c0       	rjmp	.+232    	; 0x92a <__fp_zero>
 842:	67 2f       	mov	r22, r23
 844:	78 2f       	mov	r23, r24
 846:	88 27       	eor	r24, r24
 848:	b8 5f       	subi	r27, 0xF8	; 248
 84a:	39 f0       	breq	.+14     	; 0x85a <__fixunssfsi+0x46>
 84c:	b9 3f       	cpi	r27, 0xF9	; 249
 84e:	cc f3       	brlt	.-14     	; 0x842 <__fixunssfsi+0x2e>
 850:	86 95       	lsr	r24
 852:	77 95       	ror	r23
 854:	67 95       	ror	r22
 856:	b3 95       	inc	r27
 858:	d9 f7       	brne	.-10     	; 0x850 <__fixunssfsi+0x3c>
 85a:	3e f4       	brtc	.+14     	; 0x86a <__fixunssfsi+0x56>
 85c:	90 95       	com	r25
 85e:	80 95       	com	r24
 860:	70 95       	com	r23
 862:	61 95       	neg	r22
 864:	7f 4f       	sbci	r23, 0xFF	; 255
 866:	8f 4f       	sbci	r24, 0xFF	; 255
 868:	9f 4f       	sbci	r25, 0xFF	; 255
 86a:	08 95       	ret

0000086c <__floatunsisf>:
 86c:	e8 94       	clt
 86e:	09 c0       	rjmp	.+18     	; 0x882 <__floatsisf+0x12>

00000870 <__floatsisf>:
 870:	97 fb       	bst	r25, 7
 872:	3e f4       	brtc	.+14     	; 0x882 <__floatsisf+0x12>
 874:	90 95       	com	r25
 876:	80 95       	com	r24
 878:	70 95       	com	r23
 87a:	61 95       	neg	r22
 87c:	7f 4f       	sbci	r23, 0xFF	; 255
 87e:	8f 4f       	sbci	r24, 0xFF	; 255
 880:	9f 4f       	sbci	r25, 0xFF	; 255
 882:	99 23       	and	r25, r25
 884:	a9 f0       	breq	.+42     	; 0x8b0 <__floatsisf+0x40>
 886:	f9 2f       	mov	r31, r25
 888:	96 e9       	ldi	r25, 0x96	; 150
 88a:	bb 27       	eor	r27, r27
 88c:	93 95       	inc	r25
 88e:	f6 95       	lsr	r31
 890:	87 95       	ror	r24
 892:	77 95       	ror	r23
 894:	67 95       	ror	r22
 896:	b7 95       	ror	r27
 898:	f1 11       	cpse	r31, r1
 89a:	f8 cf       	rjmp	.-16     	; 0x88c <__floatsisf+0x1c>
 89c:	fa f4       	brpl	.+62     	; 0x8dc <__floatsisf+0x6c>
 89e:	bb 0f       	add	r27, r27
 8a0:	11 f4       	brne	.+4      	; 0x8a6 <__floatsisf+0x36>
 8a2:	60 ff       	sbrs	r22, 0
 8a4:	1b c0       	rjmp	.+54     	; 0x8dc <__floatsisf+0x6c>
 8a6:	6f 5f       	subi	r22, 0xFF	; 255
 8a8:	7f 4f       	sbci	r23, 0xFF	; 255
 8aa:	8f 4f       	sbci	r24, 0xFF	; 255
 8ac:	9f 4f       	sbci	r25, 0xFF	; 255
 8ae:	16 c0       	rjmp	.+44     	; 0x8dc <__floatsisf+0x6c>
 8b0:	88 23       	and	r24, r24
 8b2:	11 f0       	breq	.+4      	; 0x8b8 <__floatsisf+0x48>
 8b4:	96 e9       	ldi	r25, 0x96	; 150
 8b6:	11 c0       	rjmp	.+34     	; 0x8da <__floatsisf+0x6a>
 8b8:	77 23       	and	r23, r23
 8ba:	21 f0       	breq	.+8      	; 0x8c4 <__floatsisf+0x54>
 8bc:	9e e8       	ldi	r25, 0x8E	; 142
 8be:	87 2f       	mov	r24, r23
 8c0:	76 2f       	mov	r23, r22
 8c2:	05 c0       	rjmp	.+10     	; 0x8ce <__floatsisf+0x5e>
 8c4:	66 23       	and	r22, r22
 8c6:	71 f0       	breq	.+28     	; 0x8e4 <__floatsisf+0x74>
 8c8:	96 e8       	ldi	r25, 0x86	; 134
 8ca:	86 2f       	mov	r24, r22
 8cc:	70 e0       	ldi	r23, 0x00	; 0
 8ce:	60 e0       	ldi	r22, 0x00	; 0
 8d0:	2a f0       	brmi	.+10     	; 0x8dc <__floatsisf+0x6c>
 8d2:	9a 95       	dec	r25
 8d4:	66 0f       	add	r22, r22
 8d6:	77 1f       	adc	r23, r23
 8d8:	88 1f       	adc	r24, r24
 8da:	da f7       	brpl	.-10     	; 0x8d2 <__floatsisf+0x62>
 8dc:	88 0f       	add	r24, r24
 8de:	96 95       	lsr	r25
 8e0:	87 95       	ror	r24
 8e2:	97 f9       	bld	r25, 7
 8e4:	08 95       	ret

000008e6 <__fp_split3>:
 8e6:	57 fd       	sbrc	r21, 7
 8e8:	90 58       	subi	r25, 0x80	; 128
 8ea:	44 0f       	add	r20, r20
 8ec:	55 1f       	adc	r21, r21
 8ee:	59 f0       	breq	.+22     	; 0x906 <__fp_splitA+0x10>
 8f0:	5f 3f       	cpi	r21, 0xFF	; 255
 8f2:	71 f0       	breq	.+28     	; 0x910 <__fp_splitA+0x1a>
 8f4:	47 95       	ror	r20

000008f6 <__fp_splitA>:
 8f6:	88 0f       	add	r24, r24
 8f8:	97 fb       	bst	r25, 7
 8fa:	99 1f       	adc	r25, r25
 8fc:	61 f0       	breq	.+24     	; 0x916 <__fp_splitA+0x20>
 8fe:	9f 3f       	cpi	r25, 0xFF	; 255
 900:	79 f0       	breq	.+30     	; 0x920 <__fp_splitA+0x2a>
 902:	87 95       	ror	r24
 904:	08 95       	ret
 906:	12 16       	cp	r1, r18
 908:	13 06       	cpc	r1, r19
 90a:	14 06       	cpc	r1, r20
 90c:	55 1f       	adc	r21, r21
 90e:	f2 cf       	rjmp	.-28     	; 0x8f4 <__fp_split3+0xe>
 910:	46 95       	lsr	r20
 912:	f1 df       	rcall	.-30     	; 0x8f6 <__fp_splitA>
 914:	08 c0       	rjmp	.+16     	; 0x926 <__fp_splitA+0x30>
 916:	16 16       	cp	r1, r22
 918:	17 06       	cpc	r1, r23
 91a:	18 06       	cpc	r1, r24
 91c:	99 1f       	adc	r25, r25
 91e:	f1 cf       	rjmp	.-30     	; 0x902 <__fp_splitA+0xc>
 920:	86 95       	lsr	r24
 922:	71 05       	cpc	r23, r1
 924:	61 05       	cpc	r22, r1
 926:	08 94       	sec
 928:	08 95       	ret

0000092a <__fp_zero>:
 92a:	e8 94       	clt

0000092c <__fp_szero>:
 92c:	bb 27       	eor	r27, r27
 92e:	66 27       	eor	r22, r22
 930:	77 27       	eor	r23, r23
 932:	cb 01       	movw	r24, r22
 934:	97 f9       	bld	r25, 7
 936:	08 95       	ret

00000938 <__mulsf3>:
 938:	0b d0       	rcall	.+22     	; 0x950 <__mulsf3x>
 93a:	78 c0       	rjmp	.+240    	; 0xa2c <__fp_round>
 93c:	69 d0       	rcall	.+210    	; 0xa10 <__fp_pscA>
 93e:	28 f0       	brcs	.+10     	; 0x94a <__mulsf3+0x12>
 940:	6e d0       	rcall	.+220    	; 0xa1e <__fp_pscB>
 942:	18 f0       	brcs	.+6      	; 0x94a <__mulsf3+0x12>
 944:	95 23       	and	r25, r21
 946:	09 f0       	breq	.+2      	; 0x94a <__mulsf3+0x12>
 948:	5a c0       	rjmp	.+180    	; 0x9fe <__fp_inf>
 94a:	5f c0       	rjmp	.+190    	; 0xa0a <__fp_nan>
 94c:	11 24       	eor	r1, r1
 94e:	ee cf       	rjmp	.-36     	; 0x92c <__fp_szero>

00000950 <__mulsf3x>:
 950:	ca df       	rcall	.-108    	; 0x8e6 <__fp_split3>
 952:	a0 f3       	brcs	.-24     	; 0x93c <__mulsf3+0x4>

00000954 <__mulsf3_pse>:
 954:	95 9f       	mul	r25, r21
 956:	d1 f3       	breq	.-12     	; 0x94c <__mulsf3+0x14>
 958:	95 0f       	add	r25, r21
 95a:	50 e0       	ldi	r21, 0x00	; 0
 95c:	55 1f       	adc	r21, r21
 95e:	62 9f       	mul	r22, r18
 960:	f0 01       	movw	r30, r0
 962:	72 9f       	mul	r23, r18
 964:	bb 27       	eor	r27, r27
 966:	f0 0d       	add	r31, r0
 968:	b1 1d       	adc	r27, r1
 96a:	63 9f       	mul	r22, r19
 96c:	aa 27       	eor	r26, r26
 96e:	f0 0d       	add	r31, r0
 970:	b1 1d       	adc	r27, r1
 972:	aa 1f       	adc	r26, r26
 974:	64 9f       	mul	r22, r20
 976:	66 27       	eor	r22, r22
 978:	b0 0d       	add	r27, r0
 97a:	a1 1d       	adc	r26, r1
 97c:	66 1f       	adc	r22, r22
 97e:	82 9f       	mul	r24, r18
 980:	22 27       	eor	r18, r18
 982:	b0 0d       	add	r27, r0
 984:	a1 1d       	adc	r26, r1
 986:	62 1f       	adc	r22, r18
 988:	73 9f       	mul	r23, r19
 98a:	b0 0d       	add	r27, r0
 98c:	a1 1d       	adc	r26, r1
 98e:	62 1f       	adc	r22, r18
 990:	83 9f       	mul	r24, r19
 992:	a0 0d       	add	r26, r0
 994:	61 1d       	adc	r22, r1
 996:	22 1f       	adc	r18, r18
 998:	74 9f       	mul	r23, r20
 99a:	33 27       	eor	r19, r19
 99c:	a0 0d       	add	r26, r0
 99e:	61 1d       	adc	r22, r1
 9a0:	23 1f       	adc	r18, r19
 9a2:	84 9f       	mul	r24, r20
 9a4:	60 0d       	add	r22, r0
 9a6:	21 1d       	adc	r18, r1
 9a8:	82 2f       	mov	r24, r18
 9aa:	76 2f       	mov	r23, r22
 9ac:	6a 2f       	mov	r22, r26
 9ae:	11 24       	eor	r1, r1
 9b0:	9f 57       	subi	r25, 0x7F	; 127
 9b2:	50 40       	sbci	r21, 0x00	; 0
 9b4:	8a f0       	brmi	.+34     	; 0x9d8 <__mulsf3_pse+0x84>
 9b6:	e1 f0       	breq	.+56     	; 0x9f0 <__mulsf3_pse+0x9c>
 9b8:	88 23       	and	r24, r24
 9ba:	4a f0       	brmi	.+18     	; 0x9ce <__mulsf3_pse+0x7a>
 9bc:	ee 0f       	add	r30, r30
 9be:	ff 1f       	adc	r31, r31
 9c0:	bb 1f       	adc	r27, r27
 9c2:	66 1f       	adc	r22, r22
 9c4:	77 1f       	adc	r23, r23
 9c6:	88 1f       	adc	r24, r24
 9c8:	91 50       	subi	r25, 0x01	; 1
 9ca:	50 40       	sbci	r21, 0x00	; 0
 9cc:	a9 f7       	brne	.-22     	; 0x9b8 <__mulsf3_pse+0x64>
 9ce:	9e 3f       	cpi	r25, 0xFE	; 254
 9d0:	51 05       	cpc	r21, r1
 9d2:	70 f0       	brcs	.+28     	; 0x9f0 <__mulsf3_pse+0x9c>
 9d4:	14 c0       	rjmp	.+40     	; 0x9fe <__fp_inf>
 9d6:	aa cf       	rjmp	.-172    	; 0x92c <__fp_szero>
 9d8:	5f 3f       	cpi	r21, 0xFF	; 255
 9da:	ec f3       	brlt	.-6      	; 0x9d6 <__mulsf3_pse+0x82>
 9dc:	98 3e       	cpi	r25, 0xE8	; 232
 9de:	dc f3       	brlt	.-10     	; 0x9d6 <__mulsf3_pse+0x82>
 9e0:	86 95       	lsr	r24
 9e2:	77 95       	ror	r23
 9e4:	67 95       	ror	r22
 9e6:	b7 95       	ror	r27
 9e8:	f7 95       	ror	r31
 9ea:	e7 95       	ror	r30
 9ec:	9f 5f       	subi	r25, 0xFF	; 255
 9ee:	c1 f7       	brne	.-16     	; 0x9e0 <__mulsf3_pse+0x8c>
 9f0:	fe 2b       	or	r31, r30
 9f2:	88 0f       	add	r24, r24
 9f4:	91 1d       	adc	r25, r1
 9f6:	96 95       	lsr	r25
 9f8:	87 95       	ror	r24
 9fa:	97 f9       	bld	r25, 7
 9fc:	08 95       	ret

000009fe <__fp_inf>:
 9fe:	97 f9       	bld	r25, 7
 a00:	9f 67       	ori	r25, 0x7F	; 127
 a02:	80 e8       	ldi	r24, 0x80	; 128
 a04:	70 e0       	ldi	r23, 0x00	; 0
 a06:	60 e0       	ldi	r22, 0x00	; 0
 a08:	08 95       	ret

00000a0a <__fp_nan>:
 a0a:	9f ef       	ldi	r25, 0xFF	; 255
 a0c:	80 ec       	ldi	r24, 0xC0	; 192
 a0e:	08 95       	ret

00000a10 <__fp_pscA>:
 a10:	00 24       	eor	r0, r0
 a12:	0a 94       	dec	r0
 a14:	16 16       	cp	r1, r22
 a16:	17 06       	cpc	r1, r23
 a18:	18 06       	cpc	r1, r24
 a1a:	09 06       	cpc	r0, r25
 a1c:	08 95       	ret

00000a1e <__fp_pscB>:
 a1e:	00 24       	eor	r0, r0
 a20:	0a 94       	dec	r0
 a22:	12 16       	cp	r1, r18
 a24:	13 06       	cpc	r1, r19
 a26:	14 06       	cpc	r1, r20
 a28:	05 06       	cpc	r0, r21
 a2a:	08 95       	ret

00000a2c <__fp_round>:
 a2c:	09 2e       	mov	r0, r25
 a2e:	03 94       	inc	r0
 a30:	00 0c       	add	r0, r0
 a32:	11 f4       	brne	.+4      	; 0xa38 <__fp_round+0xc>
 a34:	88 23       	and	r24, r24
 a36:	52 f0       	brmi	.+20     	; 0xa4c <__fp_round+0x20>
 a38:	bb 0f       	add	r27, r27
 a3a:	40 f4       	brcc	.+16     	; 0xa4c <__fp_round+0x20>
 a3c:	bf 2b       	or	r27, r31
 a3e:	11 f4       	brne	.+4      	; 0xa44 <__fp_round+0x18>
 a40:	60 ff       	sbrs	r22, 0
 a42:	04 c0       	rjmp	.+8      	; 0xa4c <__fp_round+0x20>
 a44:	6f 5f       	subi	r22, 0xFF	; 255
 a46:	7f 4f       	sbci	r23, 0xFF	; 255
 a48:	8f 4f       	sbci	r24, 0xFF	; 255
 a4a:	9f 4f       	sbci	r25, 0xFF	; 255
 a4c:	08 95       	ret

00000a4e <__umulhisi3>:
 a4e:	a2 9f       	mul	r26, r18
 a50:	b0 01       	movw	r22, r0
 a52:	b3 9f       	mul	r27, r19
 a54:	c0 01       	movw	r24, r0
 a56:	a3 9f       	mul	r26, r19
 a58:	70 0d       	add	r23, r0
 a5a:	81 1d       	adc	r24, r1
 a5c:	11 24       	eor	r1, r1
 a5e:	91 1d       	adc	r25, r1
 a60:	b2 9f       	mul	r27, r18
 a62:	70 0d       	add	r23, r0
 a64:	81 1d       	adc	r24, r1
 a66:	11 24       	eor	r1, r1
 a68:	91 1d       	adc	r25, r1
 a6a:	08 95       	ret

00000a6c <_exit>:
 a6c:	f8 94       	cli

00000a6e <__stop_program>:
 a6e:	ff cf       	rjmp	.-2      	; 0xa6e <__stop_program>
