Analysis & Synthesis report for RV32i
Wed Nov 13 19:08:15 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages
  5. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 13 19:08:15 2019               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RV32i                                           ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top                ; RV32i              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 13 19:08:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i
Info (20029): Only one processor detected - disabling parallel compilation
Warning (10274): Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro "REG_DATA_WIDTH", which was defined in "../src/defines.vh", line 7
Warning (10274): Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro "REG_ADDR_WIDTH", which was defined in "../src/defines.vh", line 8
Warning (10274): Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro "REG_DEPTH", which was defined in "../src/defines.vh", line 9
Warning (10274): Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro "MEM_DATA_WIDTH", which was defined in "../src/defines.vh", line 12
Warning (10274): Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro "MEM_ADDR_WIDTH", which was defined in "../src/defines.vh", line 13
Warning (10274): Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro "MEM_DEPTH", which was defined in "../src/defines.vh", line 14
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(17) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 17
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(25) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 25
Error (10112): Ignored design unit "alu" at core_execution_unit_alu.v(6) due to previous errors File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 6
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(10) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(11) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 11
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(12) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 12
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(13) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 13
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(14) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 14
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(18) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 18
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(22) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 22
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(27) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 27
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(28) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 28
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(30) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 30
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(31) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 31
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(32) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 32
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(33) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/top.v
Error (10170): Verilog HDL syntax error at core_csr_unit.v(43) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v Line: 43
Error (10170): Verilog HDL syntax error at core_csr_unit.v(44) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v Line: 44
Error (10170): Verilog HDL syntax error at core_csr_unit.v(51) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v Line: 51
Error (10112): Ignored design unit "crs_unit" at core_csr_unit.v(8) due to previous errors File: X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit.v
Error (10228): Verilog HDL error at core_csr_unit_timer.v(6): module "timer" cannot be declared more than once File: X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v Line: 6
Info (10499): HDL info at core_csr_unit_timer.v(6): see declaration for object "timer"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit_timer.v
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(17) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(21): text macro "ALU_OP_ADD" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(21) near text ":";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(22): text macro "ALU_OP_SUB" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(22) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(23): text macro "ALU_OP_SLL" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(23) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 23
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(24): text macro "ALU_OP_SLT" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(25): text macro "ALU_OP_SLTU" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(25) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 25
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(26): text macro "ALU_OP_XOR" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(27): text macro "ALU_OP_SRL" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(27) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 27
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(28): text macro "ALU_OP_SRA" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(28) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 28
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(29): text macro "ALU_OP_OR" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(29) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 29
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(30): text macro "ALU_OP_AND" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(30) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 30
Error (10112): Ignored design unit "alu" at core_execution_unit_alu.v(6) due to previous errors File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 6
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(9): text macro "LIS_OP_WIDTH" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(10) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(11) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 11
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(12) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 12
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(13) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 13
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(14) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 14
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(17) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(21): text macro "ALU_OP_ADD" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(21) near text ":";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 21
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(22): text macro "ALU_OP_SUB" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(22) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(23): text macro "ALU_OP_SLL" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(23) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 23
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(24): text macro "ALU_OP_SLT" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(25): text macro "ALU_OP_SLTU" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(25) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 25
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(26): text macro "ALU_OP_XOR" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(27): text macro "ALU_OP_SRL" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(27) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 27
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(28): text macro "ALU_OP_SRA" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(28) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 28
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(29): text macro "ALU_OP_OR" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(29) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 29
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(30): text macro "ALU_OP_AND" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(30) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 30
Error (10112): Ignored design unit "alu" at core_execution_unit_alu.v(6) due to previous errors File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_alu.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_br.v(18): text macro "BR_OP_WIDTH" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(19) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 19
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(20) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 20
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(21) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 21
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(22) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 22
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(26) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 26
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_br.v(32): text macro "BR_EQ" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(32) near text ":";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 32
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(32) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 32
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_br.v(33): text macro "BR_NE" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(33) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 33
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_br.v(34): text macro "BR_LT" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(34) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 34
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_br.v(35): text macro "BR_GE" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_br.v(35) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(9): text macro "LIS_OP_WIDTH" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(10) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(11) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 11
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(12) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 12
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(13) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 13
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(14) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 14
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(18) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 18
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(22) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 22
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(27): text macro "LIS_LB" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(27) near text ":";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 27
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(27) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 27
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(28): text macro "LIS_LH" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(28) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 28
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(29): text macro "LIS_LW" is undefined
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(30): text macro "LIS_LBU" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(30) near text ":";  expecting "endcase" File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 30
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(30) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 30
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(31): text macro "LIS_LHU" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(31) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 31
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(32): text macro "LIS_SB" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(32) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 32
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(33): text macro "LIS_SH" is undefined
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(33) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 33
Critical Warning (10191): Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(34): text macro "LIS_SW" is undefined
Error (10112): Ignored design unit "lis" at core_execution_unit_lis.v(8) due to previous errors File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v
Error (10228): Verilog HDL error at core_control_unit.v(7): module "controlUnit" cannot be declared more than once File: X:/RV32i-Verilog/src/core/core_control_unit.v Line: 7
Info (10499): HDL info at core_control_unit.v(7): see declaration for object "controlUnit"
Error (10112): Ignored design unit "programCounter" at core_program_counter.v(6) due to previous errors File: X:/RV32i-Verilog/src/core/core_program_counter.v Line: 6
Warning (10274): Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro "REG_DATA_WIDTH", which was defined in "../src/defines.vh", line 7
Warning (10274): Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro "REG_ADDR_WIDTH", which was defined in "../src/defines.vh", line 8
Warning (10274): Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro "REG_DEPTH", which was defined in "../src/defines.vh", line 9
Warning (10274): Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro "MEM_DATA_WIDTH", which was defined in "../src/defines.vh", line 12
Warning (10274): Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro "MEM_ADDR_WIDTH", which was defined in "../src/defines.vh", line 13
Warning (10274): Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro "MEM_DEPTH", which was defined in "../src/defines.vh", line 14
Error (10112): Ignored design unit "regFile" at core_regfile.v(7) due to previous errors File: X:/RV32i-Verilog/src/core/core_regfile.v Line: 7
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(17) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 17
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(24) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 24
Error (10170): Verilog HDL syntax error at core_execution_unit_alu.v(25) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 25
Error (10112): Ignored design unit "alu" at core_execution_unit_alu.v(6) due to previous errors File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v Line: 6
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(10) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(11) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 11
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(12) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 12
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(13) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 13
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(14) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 14
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(15) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 15
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(18) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 18
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(22) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 22
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(27) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 27
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(28) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 28
Error (10170): Verilog HDL syntax error at core_execution_unit_lis.v(30) near text "=";  expecting an operand File: X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core.v
Error (10228): Verilog HDL error at core_control_unit.v(7): module "controlUnit" cannot be declared more than once File: X:/RV32i-Verilog/src/core/core_control_unit.v Line: 7
Info (10499): HDL info at core_control_unit.v(7): see declaration for object "controlUnit"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_control_unit.v
Error (10228): Verilog HDL error at core_program_counter.v(6): module "programCounter" cannot be declared more than once File: X:/RV32i-Verilog/src/core/core_program_counter.v Line: 6
Info (10499): HDL info at core_program_counter.v(6): see declaration for object "programCounter"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_program_counter.v
Error (10228): Verilog HDL error at core_regfile.v(7): module "regFile" cannot be declared more than once File: X:/RV32i-Verilog/src/core/core_regfile.v Line: 7
Info (10499): HDL info at core_regfile.v(7): see declaration for object "regFile"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_regfile.v
Error (10228): Verilog HDL error at mem_data.v(8): module "dataMem" cannot be declared more than once File: X:/RV32i-Verilog/src/mem/mem_data.v Line: 8
Info (10499): HDL info at mem_data.v(8): see declaration for object "dataMem"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_data.v
Error (10228): Verilog HDL error at mem_prog.v(7): module "progMem" cannot be declared more than once File: X:/RV32i-Verilog/src/mem/mem_prog.v Line: 7
Info (10499): HDL info at mem_prog.v(7): see declaration for object "progMem"
Info (12021): Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_prog.v
Info (144001): Generated suppressed messages file X:/RV32i-Verilog/Quartus/RV32i.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 107 errors, 47 warnings
    Error: Peak virtual memory: 418 megabytes
    Error: Processing ended: Wed Nov 13 19:08:15 2019
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in X:/RV32i-Verilog/Quartus/RV32i.map.smsg.


