
*** Running vivado
    with args -log count3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source count3.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source count3.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 393.621 ; gain = 69.457
Command: synth_design -top count3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14244
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.883 ; gain = 407.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'count3' [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/count3.vhd:46]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/MPG.vhd:36' bound to instance 'P1' of component 'MPG' [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/count3.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MPG' (0#1) [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/MPG.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'count3' (0#1) [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/count3.vhd:46]
WARNING: [Synth 8-3848] Net an in module/entity count3 does not have driver. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/count3.vhd:41]
WARNING: [Synth 8-3848] Net cat in module/entity count3 does not have driver. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/sources_1/new/count3.vhd:42]
WARNING: [Synth 8-7129] Port an[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[6] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[5] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[0] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module count3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.168 ; gain = 496.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.168 ; gain = 496.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.168 ; gain = 496.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1292.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.srcs/constrs_1/imports/test_new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/count3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/count3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1375.230 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port an[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[6] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[5] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[0] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module count3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module count3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT3   |     9|
|5     |LUT5   |     1|
|6     |LUT6   |     4|
|7     |FDRE   |    22|
|8     |IBUF   |     3|
|9     |OBUF   |     8|
|10    |OBUFT  |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1375.230 ; gain = 496.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1375.230 ; gain = 579.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 99cee37f
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 79 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1375.230 ; gain = 981.609
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/an 2 semestrul 2/Arhitectura calculatoarelor/Laborator/test_new/test_new.runs/synth_1/count3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file count3_utilization_synth.rpt -pb count3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 00:33:28 2023...
