design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/fa16,fa16,auto_pnr,flow completed,0h0m30s0ms,0h0m21s0ms,66135.21147436135,0.005927251024999999,33067.605737180675,-1,53.409099999999995,519.66,138,0,0,0,0,0,0,0,0,0,0,0,3548,1115,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2876030.0,0.0,17.21,25.54,1.71,2.37,0.0,187,307,92,212,0,0,0,162,3,50,15,0,2,17,15,0,33,17,10,190,48,0,83,196,517,3633.4847999999997,0.000426,0.00012,1.37e-06,0.000538,0.000157,1.24e-09,0.000619,0.000187,1.96e-09,2.09,5.0,200.0,5,1,50,14.955,15.180,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
