GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\embedded\projects_fpga\FPGA_LAB5\src\bin2bcd.v'
Analyzing Verilog file 'D:\embedded\projects_fpga\FPGA_LAB5\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\embedded\projects_fpga\FPGA_LAB5\src\led.v'
Analyzing Verilog file 'D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v'
Undeclared symbol 'clkout', assumed default net type 'wire'("D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v":11)
Undeclared symbol 'lock', assumed default net type 'wire'("D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v":12)
Undeclared symbol 'clkoutd', assumed default net type 'wire'("D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v":13)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Analyzing included file 'D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Analyzing included file 'D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'soft_spi'("D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v":1)
Extracting RAM for identifier 'segment_lut'("D:\embedded\projects_fpga\FPGA_LAB5\src\soft_spi.v":62)
Compiling module 'Gowin_rPLL'("D:\embedded\projects_fpga\FPGA_LAB5\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'led'("D:\embedded\projects_fpga\FPGA_LAB5\src\led.v":1)
Compiling module 'bin2bcd'("D:\embedded\projects_fpga\FPGA_LAB5\src\bin2bcd.v":2)
Compiling module 'gw_gao'("D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":685)
Compiling module '**'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "soft_spi"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\FPGA_LAB5.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "my_rpll/rpll_inst/CLKOUTD.default_gen_clk" and "clk"
[100%] Generate report file "D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\FPGA_LAB5_syn.rpt.html" completed
GowinSynthesis finish
