// Seed: 3444297403
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri  id_3
);
  logic id_5;
  ;
endmodule
macromodule module_1 (
    output uwire id_0,
    output supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input wor id_8,
    output logic id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    output wor id_13,
    input supply1 id_14,
    input wire id_15,
    input tri1 id_16,
    output uwire id_17,
    input supply1 id_18,
    input wand id_19
);
  always id_9 <= 1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
