INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module dsp
INFO: [VRFC 10-311] analyzing module interfatare
INFO: [VRFC 10-2458] undeclared symbol req, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:65]
INFO: [VRFC 10-2458] undeclared symbol gnt, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:65]
INFO: [VRFC 10-2458] undeclared symbol lock, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:65]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:65]
INFO: [VRFC 10-2458] undeclared symbol br, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2458] undeclared symbol ba, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2458] undeclared symbol bl, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2458] undeclared symbol bb, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2458] undeclared symbol bg, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2458] undeclared symbol clk2, assumed default net type wire [C:/Users/Kayn/Downloads/Downloads/DSPtoPCI/dsptopci.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_arbiter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dsp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kayn/Documents/Facultate/SMP/lab04/project_3/project_3.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
