Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"765 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f648a.h
[v _CMCON `Vuc ~T0 @X0 0 e@31 ]
"905
[v _TRISA `Vuc ~T0 @X0 0 e@133 ]
"967
[v _TRISB `Vuc ~T0 @X0 0 e@134 ]
"226
[v _PORTB `Vuc ~T0 @X0 0 e@6 ]
"26 display7s.h
[v _display7s `(uc ~T0 @X0 0 ef1`uc ]
"26 atraso.h
[v _atraso_ms `(v ~T0 @X0 0 ef1`ui ]
"1415 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f648a.h
[v _RA0 `Vb ~T0 @X0 0 e@40 ]
"1417
[v _RA1 `Vb ~T0 @X0 0 e@41 ]
"1419
[v _RA2 `Vb ~T0 @X0 0 e@42 ]
"1421
[v _RA3 `Vb ~T0 @X0 0 e@43 ]
"1423
[v _RA4 `Vb ~T0 @X0 0 e@44 ]
"164
[v _PORTA `Vuc ~T0 @X0 0 e@5 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f648a.h: 50: extern volatile unsigned char INDF @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f648a.h
[; ;pic16f648a.h: 52: asm("INDF equ 00h");
[; <" INDF equ 00h ;# ">
[; ;pic16f648a.h: 57: extern volatile unsigned char TMR0 @ 0x001;
"59
[; ;pic16f648a.h: 59: asm("TMR0 equ 01h");
[; <" TMR0 equ 01h ;# ">
[; ;pic16f648a.h: 64: extern volatile unsigned char PCL @ 0x002;
"66
[; ;pic16f648a.h: 66: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f648a.h: 71: extern volatile unsigned char STATUS @ 0x003;
"73
[; ;pic16f648a.h: 73: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f648a.h: 76: typedef union {
[; ;pic16f648a.h: 77: struct {
[; ;pic16f648a.h: 78: unsigned C :1;
[; ;pic16f648a.h: 79: unsigned DC :1;
[; ;pic16f648a.h: 80: unsigned Z :1;
[; ;pic16f648a.h: 81: unsigned nPD :1;
[; ;pic16f648a.h: 82: unsigned nTO :1;
[; ;pic16f648a.h: 83: unsigned RP :2;
[; ;pic16f648a.h: 84: unsigned IRP :1;
[; ;pic16f648a.h: 85: };
[; ;pic16f648a.h: 86: struct {
[; ;pic16f648a.h: 87: unsigned :5;
[; ;pic16f648a.h: 88: unsigned RP0 :1;
[; ;pic16f648a.h: 89: unsigned RP1 :1;
[; ;pic16f648a.h: 90: };
[; ;pic16f648a.h: 91: struct {
[; ;pic16f648a.h: 92: unsigned CARRY :1;
[; ;pic16f648a.h: 93: unsigned :1;
[; ;pic16f648a.h: 94: unsigned ZERO :1;
[; ;pic16f648a.h: 95: };
[; ;pic16f648a.h: 96: } STATUSbits_t;
[; ;pic16f648a.h: 97: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f648a.h: 157: extern volatile unsigned char FSR @ 0x004;
"159
[; ;pic16f648a.h: 159: asm("FSR equ 04h");
[; <" FSR equ 04h ;# ">
[; ;pic16f648a.h: 164: extern volatile unsigned char PORTA @ 0x005;
"166
[; ;pic16f648a.h: 166: asm("PORTA equ 05h");
[; <" PORTA equ 05h ;# ">
[; ;pic16f648a.h: 169: typedef union {
[; ;pic16f648a.h: 170: struct {
[; ;pic16f648a.h: 171: unsigned RA0 :1;
[; ;pic16f648a.h: 172: unsigned RA1 :1;
[; ;pic16f648a.h: 173: unsigned RA2 :1;
[; ;pic16f648a.h: 174: unsigned RA3 :1;
[; ;pic16f648a.h: 175: unsigned RA4 :1;
[; ;pic16f648a.h: 176: unsigned RA5 :1;
[; ;pic16f648a.h: 177: unsigned RA6 :1;
[; ;pic16f648a.h: 178: unsigned RA7 :1;
[; ;pic16f648a.h: 179: };
[; ;pic16f648a.h: 180: } PORTAbits_t;
[; ;pic16f648a.h: 181: extern volatile PORTAbits_t PORTAbits @ 0x005;
[; ;pic16f648a.h: 226: extern volatile unsigned char PORTB @ 0x006;
"228
[; ;pic16f648a.h: 228: asm("PORTB equ 06h");
[; <" PORTB equ 06h ;# ">
[; ;pic16f648a.h: 231: typedef union {
[; ;pic16f648a.h: 232: struct {
[; ;pic16f648a.h: 233: unsigned RB0 :1;
[; ;pic16f648a.h: 234: unsigned RB1 :1;
[; ;pic16f648a.h: 235: unsigned RB2 :1;
[; ;pic16f648a.h: 236: unsigned RB3 :1;
[; ;pic16f648a.h: 237: unsigned RB4 :1;
[; ;pic16f648a.h: 238: unsigned RB5 :1;
[; ;pic16f648a.h: 239: unsigned RB6 :1;
[; ;pic16f648a.h: 240: unsigned RB7 :1;
[; ;pic16f648a.h: 241: };
[; ;pic16f648a.h: 242: } PORTBbits_t;
[; ;pic16f648a.h: 243: extern volatile PORTBbits_t PORTBbits @ 0x006;
[; ;pic16f648a.h: 288: extern volatile unsigned char PCLATH @ 0x00A;
"290
[; ;pic16f648a.h: 290: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f648a.h: 293: typedef union {
[; ;pic16f648a.h: 294: struct {
[; ;pic16f648a.h: 295: unsigned PCLATH :5;
[; ;pic16f648a.h: 296: };
[; ;pic16f648a.h: 297: } PCLATHbits_t;
[; ;pic16f648a.h: 298: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f648a.h: 308: extern volatile unsigned char INTCON @ 0x00B;
"310
[; ;pic16f648a.h: 310: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f648a.h: 313: typedef union {
[; ;pic16f648a.h: 314: struct {
[; ;pic16f648a.h: 315: unsigned RBIF :1;
[; ;pic16f648a.h: 316: unsigned INTF :1;
[; ;pic16f648a.h: 317: unsigned T0IF :1;
[; ;pic16f648a.h: 318: unsigned RBIE :1;
[; ;pic16f648a.h: 319: unsigned INTE :1;
[; ;pic16f648a.h: 320: unsigned T0IE :1;
[; ;pic16f648a.h: 321: unsigned PEIE :1;
[; ;pic16f648a.h: 322: unsigned GIE :1;
[; ;pic16f648a.h: 323: };
[; ;pic16f648a.h: 324: struct {
[; ;pic16f648a.h: 325: unsigned :2;
[; ;pic16f648a.h: 326: unsigned TMR0IF :1;
[; ;pic16f648a.h: 327: unsigned :2;
[; ;pic16f648a.h: 328: unsigned TMR0IE :1;
[; ;pic16f648a.h: 329: };
[; ;pic16f648a.h: 330: } INTCONbits_t;
[; ;pic16f648a.h: 331: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f648a.h: 386: extern volatile unsigned char PIR1 @ 0x00C;
"388
[; ;pic16f648a.h: 388: asm("PIR1 equ 0Ch");
[; <" PIR1 equ 0Ch ;# ">
[; ;pic16f648a.h: 391: typedef union {
[; ;pic16f648a.h: 392: struct {
[; ;pic16f648a.h: 393: unsigned TMR1IF :1;
[; ;pic16f648a.h: 394: unsigned TMR2IF :1;
[; ;pic16f648a.h: 395: unsigned CCP1IF :1;
[; ;pic16f648a.h: 396: unsigned :1;
[; ;pic16f648a.h: 397: unsigned TXIF :1;
[; ;pic16f648a.h: 398: unsigned RCIF :1;
[; ;pic16f648a.h: 399: unsigned CMIF :1;
[; ;pic16f648a.h: 400: unsigned EEIF :1;
[; ;pic16f648a.h: 401: };
[; ;pic16f648a.h: 402: } PIR1bits_t;
[; ;pic16f648a.h: 403: extern volatile PIR1bits_t PIR1bits @ 0x00C;
[; ;pic16f648a.h: 443: extern volatile unsigned short TMR1 @ 0x00E;
"445
[; ;pic16f648a.h: 445: asm("TMR1 equ 0Eh");
[; <" TMR1 equ 0Eh ;# ">
[; ;pic16f648a.h: 450: extern volatile unsigned char TMR1L @ 0x00E;
"452
[; ;pic16f648a.h: 452: asm("TMR1L equ 0Eh");
[; <" TMR1L equ 0Eh ;# ">
[; ;pic16f648a.h: 457: extern volatile unsigned char TMR1H @ 0x00F;
"459
[; ;pic16f648a.h: 459: asm("TMR1H equ 0Fh");
[; <" TMR1H equ 0Fh ;# ">
[; ;pic16f648a.h: 464: extern volatile unsigned char T1CON @ 0x010;
"466
[; ;pic16f648a.h: 466: asm("T1CON equ 010h");
[; <" T1CON equ 010h ;# ">
[; ;pic16f648a.h: 469: typedef union {
[; ;pic16f648a.h: 470: struct {
[; ;pic16f648a.h: 471: unsigned TMR1ON :1;
[; ;pic16f648a.h: 472: unsigned TMR1CS :1;
[; ;pic16f648a.h: 473: unsigned nT1SYNC :1;
[; ;pic16f648a.h: 474: unsigned T1OSCEN :1;
[; ;pic16f648a.h: 475: unsigned T1CKPS :2;
[; ;pic16f648a.h: 476: };
[; ;pic16f648a.h: 477: struct {
[; ;pic16f648a.h: 478: unsigned :4;
[; ;pic16f648a.h: 479: unsigned T1CKPS0 :1;
[; ;pic16f648a.h: 480: unsigned T1CKPS1 :1;
[; ;pic16f648a.h: 481: };
[; ;pic16f648a.h: 482: } T1CONbits_t;
[; ;pic16f648a.h: 483: extern volatile T1CONbits_t T1CONbits @ 0x010;
[; ;pic16f648a.h: 523: extern volatile unsigned char TMR2 @ 0x011;
"525
[; ;pic16f648a.h: 525: asm("TMR2 equ 011h");
[; <" TMR2 equ 011h ;# ">
[; ;pic16f648a.h: 530: extern volatile unsigned char T2CON @ 0x012;
"532
[; ;pic16f648a.h: 532: asm("T2CON equ 012h");
[; <" T2CON equ 012h ;# ">
[; ;pic16f648a.h: 535: typedef union {
[; ;pic16f648a.h: 536: struct {
[; ;pic16f648a.h: 537: unsigned T2CKPS :2;
[; ;pic16f648a.h: 538: unsigned TMR2ON :1;
[; ;pic16f648a.h: 539: unsigned TOUTPS :4;
[; ;pic16f648a.h: 540: };
[; ;pic16f648a.h: 541: struct {
[; ;pic16f648a.h: 542: unsigned T2CKPS0 :1;
[; ;pic16f648a.h: 543: unsigned T2CKPS1 :1;
[; ;pic16f648a.h: 544: unsigned :1;
[; ;pic16f648a.h: 545: unsigned TOUTPS0 :1;
[; ;pic16f648a.h: 546: unsigned TOUTPS1 :1;
[; ;pic16f648a.h: 547: unsigned TOUTPS2 :1;
[; ;pic16f648a.h: 548: unsigned TOUTPS3 :1;
[; ;pic16f648a.h: 549: };
[; ;pic16f648a.h: 550: } T2CONbits_t;
[; ;pic16f648a.h: 551: extern volatile T2CONbits_t T2CONbits @ 0x012;
[; ;pic16f648a.h: 601: extern volatile unsigned short CCPR1 @ 0x015;
"603
[; ;pic16f648a.h: 603: asm("CCPR1 equ 015h");
[; <" CCPR1 equ 015h ;# ">
[; ;pic16f648a.h: 608: extern volatile unsigned char CCPR1L @ 0x015;
"610
[; ;pic16f648a.h: 610: asm("CCPR1L equ 015h");
[; <" CCPR1L equ 015h ;# ">
[; ;pic16f648a.h: 615: extern volatile unsigned char CCPR1H @ 0x016;
"617
[; ;pic16f648a.h: 617: asm("CCPR1H equ 016h");
[; <" CCPR1H equ 016h ;# ">
[; ;pic16f648a.h: 622: extern volatile unsigned char CCP1CON @ 0x017;
"624
[; ;pic16f648a.h: 624: asm("CCP1CON equ 017h");
[; <" CCP1CON equ 017h ;# ">
[; ;pic16f648a.h: 627: typedef union {
[; ;pic16f648a.h: 628: struct {
[; ;pic16f648a.h: 629: unsigned CCP1M :4;
[; ;pic16f648a.h: 630: unsigned CCP1Y :1;
[; ;pic16f648a.h: 631: unsigned CCP1X :1;
[; ;pic16f648a.h: 632: };
[; ;pic16f648a.h: 633: struct {
[; ;pic16f648a.h: 634: unsigned CCP1M0 :1;
[; ;pic16f648a.h: 635: unsigned CCP1M1 :1;
[; ;pic16f648a.h: 636: unsigned CCP1M2 :1;
[; ;pic16f648a.h: 637: unsigned CCP1M3 :1;
[; ;pic16f648a.h: 638: };
[; ;pic16f648a.h: 639: } CCP1CONbits_t;
[; ;pic16f648a.h: 640: extern volatile CCP1CONbits_t CCP1CONbits @ 0x017;
[; ;pic16f648a.h: 680: extern volatile unsigned char RCSTA @ 0x018;
"682
[; ;pic16f648a.h: 682: asm("RCSTA equ 018h");
[; <" RCSTA equ 018h ;# ">
[; ;pic16f648a.h: 685: typedef union {
[; ;pic16f648a.h: 686: struct {
[; ;pic16f648a.h: 687: unsigned RX9D :1;
[; ;pic16f648a.h: 688: unsigned OERR :1;
[; ;pic16f648a.h: 689: unsigned FERR :1;
[; ;pic16f648a.h: 690: unsigned ADEN :1;
[; ;pic16f648a.h: 691: unsigned CREN :1;
[; ;pic16f648a.h: 692: unsigned SREN :1;
[; ;pic16f648a.h: 693: unsigned RX9 :1;
[; ;pic16f648a.h: 694: unsigned SPEN :1;
[; ;pic16f648a.h: 695: };
[; ;pic16f648a.h: 696: struct {
[; ;pic16f648a.h: 697: unsigned :3;
[; ;pic16f648a.h: 698: unsigned ADDEN :1;
[; ;pic16f648a.h: 699: };
[; ;pic16f648a.h: 700: } RCSTAbits_t;
[; ;pic16f648a.h: 701: extern volatile RCSTAbits_t RCSTAbits @ 0x018;
[; ;pic16f648a.h: 751: extern volatile unsigned char TXREG @ 0x019;
"753
[; ;pic16f648a.h: 753: asm("TXREG equ 019h");
[; <" TXREG equ 019h ;# ">
[; ;pic16f648a.h: 758: extern volatile unsigned char RCREG @ 0x01A;
"760
[; ;pic16f648a.h: 760: asm("RCREG equ 01Ah");
[; <" RCREG equ 01Ah ;# ">
[; ;pic16f648a.h: 765: extern volatile unsigned char CMCON @ 0x01F;
"767
[; ;pic16f648a.h: 767: asm("CMCON equ 01Fh");
[; <" CMCON equ 01Fh ;# ">
[; ;pic16f648a.h: 770: typedef union {
[; ;pic16f648a.h: 771: struct {
[; ;pic16f648a.h: 772: unsigned CM :3;
[; ;pic16f648a.h: 773: unsigned CIS :1;
[; ;pic16f648a.h: 774: unsigned C1INV :1;
[; ;pic16f648a.h: 775: unsigned C2INV :1;
[; ;pic16f648a.h: 776: unsigned C1OUT :1;
[; ;pic16f648a.h: 777: unsigned C2OUT :1;
[; ;pic16f648a.h: 778: };
[; ;pic16f648a.h: 779: struct {
[; ;pic16f648a.h: 780: unsigned CM0 :1;
[; ;pic16f648a.h: 781: unsigned CM1 :1;
[; ;pic16f648a.h: 782: unsigned CM2 :1;
[; ;pic16f648a.h: 783: };
[; ;pic16f648a.h: 784: } CMCONbits_t;
[; ;pic16f648a.h: 785: extern volatile CMCONbits_t CMCONbits @ 0x01F;
[; ;pic16f648a.h: 835: extern volatile unsigned char OPTION_REG @ 0x081;
"837
[; ;pic16f648a.h: 837: asm("OPTION_REG equ 081h");
[; <" OPTION_REG equ 081h ;# ">
[; ;pic16f648a.h: 840: typedef union {
[; ;pic16f648a.h: 841: struct {
[; ;pic16f648a.h: 842: unsigned PS :3;
[; ;pic16f648a.h: 843: unsigned PSA :1;
[; ;pic16f648a.h: 844: unsigned T0SE :1;
[; ;pic16f648a.h: 845: unsigned T0CS :1;
[; ;pic16f648a.h: 846: unsigned INTEDG :1;
[; ;pic16f648a.h: 847: unsigned nRBPU :1;
[; ;pic16f648a.h: 848: };
[; ;pic16f648a.h: 849: struct {
[; ;pic16f648a.h: 850: unsigned PS0 :1;
[; ;pic16f648a.h: 851: unsigned PS1 :1;
[; ;pic16f648a.h: 852: unsigned PS2 :1;
[; ;pic16f648a.h: 853: };
[; ;pic16f648a.h: 854: } OPTION_REGbits_t;
[; ;pic16f648a.h: 855: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x081;
[; ;pic16f648a.h: 905: extern volatile unsigned char TRISA @ 0x085;
"907
[; ;pic16f648a.h: 907: asm("TRISA equ 085h");
[; <" TRISA equ 085h ;# ">
[; ;pic16f648a.h: 910: typedef union {
[; ;pic16f648a.h: 911: struct {
[; ;pic16f648a.h: 912: unsigned TRISA0 :1;
[; ;pic16f648a.h: 913: unsigned TRISA1 :1;
[; ;pic16f648a.h: 914: unsigned TRISA2 :1;
[; ;pic16f648a.h: 915: unsigned TRISA3 :1;
[; ;pic16f648a.h: 916: unsigned TRISA4 :1;
[; ;pic16f648a.h: 917: unsigned TRISA5 :1;
[; ;pic16f648a.h: 918: unsigned TRISA6 :1;
[; ;pic16f648a.h: 919: unsigned TRISA7 :1;
[; ;pic16f648a.h: 920: };
[; ;pic16f648a.h: 921: } TRISAbits_t;
[; ;pic16f648a.h: 922: extern volatile TRISAbits_t TRISAbits @ 0x085;
[; ;pic16f648a.h: 967: extern volatile unsigned char TRISB @ 0x086;
"969
[; ;pic16f648a.h: 969: asm("TRISB equ 086h");
[; <" TRISB equ 086h ;# ">
[; ;pic16f648a.h: 972: typedef union {
[; ;pic16f648a.h: 973: struct {
[; ;pic16f648a.h: 974: unsigned TRISB0 :1;
[; ;pic16f648a.h: 975: unsigned TRISB1 :1;
[; ;pic16f648a.h: 976: unsigned TRISB2 :1;
[; ;pic16f648a.h: 977: unsigned TRISB3 :1;
[; ;pic16f648a.h: 978: unsigned TRISB4 :1;
[; ;pic16f648a.h: 979: unsigned TRISB5 :1;
[; ;pic16f648a.h: 980: unsigned TRISB6 :1;
[; ;pic16f648a.h: 981: unsigned TRISB7 :1;
[; ;pic16f648a.h: 982: };
[; ;pic16f648a.h: 983: } TRISBbits_t;
[; ;pic16f648a.h: 984: extern volatile TRISBbits_t TRISBbits @ 0x086;
[; ;pic16f648a.h: 1029: extern volatile unsigned char PIE1 @ 0x08C;
"1031
[; ;pic16f648a.h: 1031: asm("PIE1 equ 08Ch");
[; <" PIE1 equ 08Ch ;# ">
[; ;pic16f648a.h: 1034: typedef union {
[; ;pic16f648a.h: 1035: struct {
[; ;pic16f648a.h: 1036: unsigned TMR1IE :1;
[; ;pic16f648a.h: 1037: unsigned TMR2IE :1;
[; ;pic16f648a.h: 1038: unsigned CCP1IE :1;
[; ;pic16f648a.h: 1039: unsigned :1;
[; ;pic16f648a.h: 1040: unsigned TXIE :1;
[; ;pic16f648a.h: 1041: unsigned RCIE :1;
[; ;pic16f648a.h: 1042: unsigned CMIE :1;
[; ;pic16f648a.h: 1043: unsigned EEIE :1;
[; ;pic16f648a.h: 1044: };
[; ;pic16f648a.h: 1045: } PIE1bits_t;
[; ;pic16f648a.h: 1046: extern volatile PIE1bits_t PIE1bits @ 0x08C;
[; ;pic16f648a.h: 1086: extern volatile unsigned char PCON @ 0x08E;
"1088
[; ;pic16f648a.h: 1088: asm("PCON equ 08Eh");
[; <" PCON equ 08Eh ;# ">
[; ;pic16f648a.h: 1091: typedef union {
[; ;pic16f648a.h: 1092: struct {
[; ;pic16f648a.h: 1093: unsigned nBOR :1;
[; ;pic16f648a.h: 1094: unsigned nPOR :1;
[; ;pic16f648a.h: 1095: unsigned :1;
[; ;pic16f648a.h: 1096: unsigned OSCF :1;
[; ;pic16f648a.h: 1097: };
[; ;pic16f648a.h: 1098: struct {
[; ;pic16f648a.h: 1099: unsigned nBO :1;
[; ;pic16f648a.h: 1100: };
[; ;pic16f648a.h: 1101: struct {
[; ;pic16f648a.h: 1102: unsigned nBOD :1;
[; ;pic16f648a.h: 1103: };
[; ;pic16f648a.h: 1104: } PCONbits_t;
[; ;pic16f648a.h: 1105: extern volatile PCONbits_t PCONbits @ 0x08E;
[; ;pic16f648a.h: 1135: extern volatile unsigned char PR2 @ 0x092;
"1137
[; ;pic16f648a.h: 1137: asm("PR2 equ 092h");
[; <" PR2 equ 092h ;# ">
[; ;pic16f648a.h: 1142: extern volatile unsigned char TXSTA @ 0x098;
"1144
[; ;pic16f648a.h: 1144: asm("TXSTA equ 098h");
[; <" TXSTA equ 098h ;# ">
[; ;pic16f648a.h: 1147: typedef union {
[; ;pic16f648a.h: 1148: struct {
[; ;pic16f648a.h: 1149: unsigned TX9D :1;
[; ;pic16f648a.h: 1150: unsigned TRMT :1;
[; ;pic16f648a.h: 1151: unsigned BRGH :1;
[; ;pic16f648a.h: 1152: unsigned :1;
[; ;pic16f648a.h: 1153: unsigned SYNC :1;
[; ;pic16f648a.h: 1154: unsigned TXEN :1;
[; ;pic16f648a.h: 1155: unsigned TX9 :1;
[; ;pic16f648a.h: 1156: unsigned CSRC :1;
[; ;pic16f648a.h: 1157: };
[; ;pic16f648a.h: 1158: } TXSTAbits_t;
[; ;pic16f648a.h: 1159: extern volatile TXSTAbits_t TXSTAbits @ 0x098;
[; ;pic16f648a.h: 1199: extern volatile unsigned char SPBRG @ 0x099;
"1201
[; ;pic16f648a.h: 1201: asm("SPBRG equ 099h");
[; <" SPBRG equ 099h ;# ">
[; ;pic16f648a.h: 1206: extern volatile unsigned char EEDATA @ 0x09A;
"1208
[; ;pic16f648a.h: 1208: asm("EEDATA equ 09Ah");
[; <" EEDATA equ 09Ah ;# ">
[; ;pic16f648a.h: 1213: extern volatile unsigned char EEADR @ 0x09B;
"1215
[; ;pic16f648a.h: 1215: asm("EEADR equ 09Bh");
[; <" EEADR equ 09Bh ;# ">
[; ;pic16f648a.h: 1220: extern volatile unsigned char EECON1 @ 0x09C;
"1222
[; ;pic16f648a.h: 1222: asm("EECON1 equ 09Ch");
[; <" EECON1 equ 09Ch ;# ">
[; ;pic16f648a.h: 1225: typedef union {
[; ;pic16f648a.h: 1226: struct {
[; ;pic16f648a.h: 1227: unsigned RD :1;
[; ;pic16f648a.h: 1228: unsigned WR :1;
[; ;pic16f648a.h: 1229: unsigned WREN :1;
[; ;pic16f648a.h: 1230: unsigned WRERR :1;
[; ;pic16f648a.h: 1231: };
[; ;pic16f648a.h: 1232: } EECON1bits_t;
[; ;pic16f648a.h: 1233: extern volatile EECON1bits_t EECON1bits @ 0x09C;
[; ;pic16f648a.h: 1258: extern volatile unsigned char EECON2 @ 0x09D;
"1260
[; ;pic16f648a.h: 1260: asm("EECON2 equ 09Dh");
[; <" EECON2 equ 09Dh ;# ">
[; ;pic16f648a.h: 1265: extern volatile unsigned char VRCON @ 0x09F;
"1267
[; ;pic16f648a.h: 1267: asm("VRCON equ 09Fh");
[; <" VRCON equ 09Fh ;# ">
[; ;pic16f648a.h: 1270: typedef union {
[; ;pic16f648a.h: 1271: struct {
[; ;pic16f648a.h: 1272: unsigned VR :4;
[; ;pic16f648a.h: 1273: unsigned :1;
[; ;pic16f648a.h: 1274: unsigned VRR :1;
[; ;pic16f648a.h: 1275: unsigned VROE :1;
[; ;pic16f648a.h: 1276: unsigned VREN :1;
[; ;pic16f648a.h: 1277: };
[; ;pic16f648a.h: 1278: struct {
[; ;pic16f648a.h: 1279: unsigned VR0 :1;
[; ;pic16f648a.h: 1280: unsigned VR1 :1;
[; ;pic16f648a.h: 1281: unsigned VR2 :1;
[; ;pic16f648a.h: 1282: unsigned VR3 :1;
[; ;pic16f648a.h: 1283: };
[; ;pic16f648a.h: 1284: } VRCONbits_t;
[; ;pic16f648a.h: 1285: extern volatile VRCONbits_t VRCONbits @ 0x09F;
[; ;pic16f648a.h: 1335: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f648a.h: 1337: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f648a.h: 1339: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f648a.h: 1341: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic16f648a.h: 1343: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic16f648a.h: 1345: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic16f648a.h: 1347: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic16f648a.h: 1349: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f648a.h: 1351: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f648a.h: 1353: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f648a.h: 1355: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f648a.h: 1357: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f648a.h: 1359: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f648a.h: 1361: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f648a.h: 1363: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f648a.h: 1365: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f648a.h: 1367: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic16f648a.h: 1369: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic16f648a.h: 1371: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic16f648a.h: 1373: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic16f648a.h: 1375: extern volatile __bit CMIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f648a.h: 1377: extern volatile __bit CMIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f648a.h: 1379: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f648a.h: 1381: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f648a.h: 1383: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f648a.h: 1385: extern volatile __bit EEIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f648a.h: 1387: extern volatile __bit EEIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f648a.h: 1389: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f648a.h: 1391: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f648a.h: 1393: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f648a.h: 1395: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f648a.h: 1397: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f648a.h: 1399: extern volatile __bit IRP @ (((unsigned) &STATUS)*8) + 7;
[; ;pic16f648a.h: 1401: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f648a.h: 1403: extern volatile __bit OSCF @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f648a.h: 1405: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f648a.h: 1407: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f648a.h: 1409: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f648a.h: 1411: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f648a.h: 1413: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f648a.h: 1415: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f648a.h: 1417: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f648a.h: 1419: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f648a.h: 1421: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f648a.h: 1423: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f648a.h: 1425: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f648a.h: 1427: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f648a.h: 1429: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f648a.h: 1431: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f648a.h: 1433: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f648a.h: 1435: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f648a.h: 1437: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f648a.h: 1439: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f648a.h: 1441: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f648a.h: 1443: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f648a.h: 1445: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f648a.h: 1447: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f648a.h: 1449: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f648a.h: 1451: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f648a.h: 1453: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f648a.h: 1455: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f648a.h: 1457: extern volatile __bit RP0 @ (((unsigned) &STATUS)*8) + 5;
[; ;pic16f648a.h: 1459: extern volatile __bit RP1 @ (((unsigned) &STATUS)*8) + 6;
[; ;pic16f648a.h: 1461: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f648a.h: 1463: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f648a.h: 1465: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f648a.h: 1467: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f648a.h: 1469: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f648a.h: 1471: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f648a.h: 1473: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f648a.h: 1475: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f648a.h: 1477: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f648a.h: 1479: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f648a.h: 1481: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f648a.h: 1483: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f648a.h: 1485: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f648a.h: 1487: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f648a.h: 1489: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f648a.h: 1491: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f648a.h: 1493: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic16f648a.h: 1495: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f648a.h: 1497: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f648a.h: 1499: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f648a.h: 1501: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f648a.h: 1503: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f648a.h: 1505: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f648a.h: 1507: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f648a.h: 1509: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f648a.h: 1511: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f648a.h: 1513: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f648a.h: 1515: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f648a.h: 1517: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f648a.h: 1519: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f648a.h: 1521: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f648a.h: 1523: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f648a.h: 1525: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f648a.h: 1527: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f648a.h: 1529: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f648a.h: 1531: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f648a.h: 1533: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f648a.h: 1535: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f648a.h: 1537: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f648a.h: 1539: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f648a.h: 1541: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f648a.h: 1543: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f648a.h: 1545: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f648a.h: 1547: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f648a.h: 1549: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f648a.h: 1551: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f648a.h: 1553: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f648a.h: 1555: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f648a.h: 1557: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f648a.h: 1559: extern volatile __bit VR0 @ (((unsigned) &VRCON)*8) + 0;
[; ;pic16f648a.h: 1561: extern volatile __bit VR1 @ (((unsigned) &VRCON)*8) + 1;
[; ;pic16f648a.h: 1563: extern volatile __bit VR2 @ (((unsigned) &VRCON)*8) + 2;
[; ;pic16f648a.h: 1565: extern volatile __bit VR3 @ (((unsigned) &VRCON)*8) + 3;
[; ;pic16f648a.h: 1567: extern volatile __bit VREN @ (((unsigned) &VRCON)*8) + 7;
[; ;pic16f648a.h: 1569: extern volatile __bit VROE @ (((unsigned) &VRCON)*8) + 6;
[; ;pic16f648a.h: 1571: extern volatile __bit VRR @ (((unsigned) &VRCON)*8) + 5;
[; ;pic16f648a.h: 1573: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f648a.h: 1575: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f648a.h: 1577: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f648a.h: 1579: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f648a.h: 1581: extern volatile __bit nBO @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f648a.h: 1583: extern volatile __bit nBOD @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f648a.h: 1585: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f648a.h: 1587: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f648a.h: 1589: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f648a.h: 1591: extern volatile __bit nRBPU @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic16f648a.h: 1593: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f648a.h: 1595: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 142: extern void flash_erase(unsigned short addr);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
"46 config_628A.h
[p x FOSC=HS ]
"47
[p x WDTE=OFF ]
"48
[p x PWRTE=ON ]
"49
[p x MCLRE=ON ]
"50
[p x BOREN=OFF ]
"51
[p x LVP=OFF ]
"52
[p x CPD=OFF ]
"53
[p x CP=OFF ]
[; ;atraso.h: 26: void atraso_ms(unsigned int valor);
[; ;display7s.h: 26: unsigned char display7s(unsigned char v);
[; ;eeprom.h: 27: unsigned char e2prom_r(unsigned char addr);
[; ;eeprom.h: 29: void e2prom_w(unsigned char addr,unsigned char val);
[v $root$_isr `(v ~T0 @X0 0 e ]
[v F616 `(v ~T0 @X0 1 tf ]
"37 teste_b1.c
[v _isr `IF616 ~T0 @X0 1 e ]
{
[; ;teste_b1.c: 37: void interrupt isr() {
[e :U _isr ]
[f ]
[; ;teste_b1.c: 39: }
"39
[e :UE 51 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"41
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;teste_b1.c: 41: void main() {
[e :U _main ]
[f ]
"43
[v _tmp `uc ~T0 @X0 1 a ]
"44
[v _i `uc ~T0 @X0 1 a ]
[; ;teste_b1.c: 43: unsigned char tmp;
[; ;teste_b1.c: 44: unsigned char i;
[; ;teste_b1.c: 46: CMCON=0x07;
"46
[e = _CMCON -> -> 7 `i `uc ]
[; ;teste_b1.c: 47: TRISA=0xFE;
"47
[e = _TRISA -> -> 254 `i `uc ]
[; ;teste_b1.c: 48: TRISB=0X00;
"48
[e = _TRISB -> -> 0 `i `uc ]
[; ;teste_b1.c: 54: while(1)
"54
[e :U 54 ]
[; ;teste_b1.c: 55: {
"55
{
[; ;teste_b1.c: 57: for(tmp=0;tmp<16;tmp++)
"57
{
[e = _tmp -> -> 0 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 56  ]
[e $U 57  ]
"58
[e :U 56 ]
[; ;teste_b1.c: 58: {
{
[; ;teste_b1.c: 59: PORTB=display7s(tmp)|0x10;
"59
[e = _PORTB -> | -> ( _display7s (1 _tmp `i -> 16 `i `uc ]
[; ;teste_b1.c: 60: atraso_ms(200);
"60
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
"61
}
"57
[e ++ _tmp -> -> 1 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 56  ]
[e :U 57 ]
"61
}
[; ;teste_b1.c: 61: }
[; ;teste_b1.c: 62: for(tmp=0;tmp<16;tmp++)
"62
{
[e = _tmp -> -> 0 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 59  ]
[e $U 60  ]
"63
[e :U 59 ]
[; ;teste_b1.c: 63: {
{
[; ;teste_b1.c: 64: PORTB=display7s(tmp);
"64
[e = _PORTB ( _display7s (1 _tmp ]
[; ;teste_b1.c: 65: atraso_ms(200);
"65
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
"66
}
"62
[e ++ _tmp -> -> 1 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 59  ]
[e :U 60 ]
"66
}
[; ;teste_b1.c: 66: }
[; ;teste_b1.c: 67: for(tmp=0;tmp<16;tmp++)
"67
{
[e = _tmp -> -> 0 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 62  ]
[e $U 63  ]
"68
[e :U 62 ]
[; ;teste_b1.c: 68: {
{
[; ;teste_b1.c: 69: for(i=0;i<10;i++)
"69
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 65  ]
[e $U 66  ]
"70
[e :U 65 ]
[; ;teste_b1.c: 70: {
{
[; ;teste_b1.c: 71: PORTB=display7s(tmp);
"71
[e = _PORTB ( _display7s (1 _tmp ]
[; ;teste_b1.c: 72: atraso_ms(10);
"72
[e ( _atraso_ms (1 -> -> 10 `i `ui ]
[; ;teste_b1.c: 73: PORTB=display7s(tmp)|0x10;
"73
[e = _PORTB -> | -> ( _display7s (1 _tmp `i -> 16 `i `uc ]
[; ;teste_b1.c: 74: atraso_ms(10);
"74
[e ( _atraso_ms (1 -> -> 10 `i `ui ]
"75
}
"69
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 65  ]
[e :U 66 ]
"75
}
"76
}
"67
[e ++ _tmp -> -> 1 `i `uc ]
[e $ < -> _tmp `i -> 16 `i 62  ]
[e :U 63 ]
"76
}
[; ;teste_b1.c: 75: }
[; ;teste_b1.c: 76: }
[; ;teste_b1.c: 77: PORTB=0;
"77
[e = _PORTB -> -> 0 `i `uc ]
[; ;teste_b1.c: 79: for(i=0;i<4;i++)
"79
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 4 `i 68  ]
[e $U 69  ]
"80
[e :U 68 ]
[; ;teste_b1.c: 80: {
{
[; ;teste_b1.c: 81: RA0^=1;
"81
[e =^ _RA0 -> -> 1 `i `b ]
[; ;teste_b1.c: 82: atraso_ms(500);
"82
[e ( _atraso_ms (1 -> -> 500 `i `ui ]
"83
}
"79
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 4 `i 68  ]
[e :U 69 ]
"83
}
[; ;teste_b1.c: 83: }
[; ;teste_b1.c: 86: for(tmp=0;tmp<3;tmp++)
"86
{
[e = _tmp -> -> 0 `i `uc ]
[e $ < -> _tmp `i -> 3 `i 71  ]
[e $U 72  ]
"87
[e :U 71 ]
[; ;teste_b1.c: 87: {
{
[; ;teste_b1.c: 88: for(i=1;i>0;i=i*2)
"88
{
[e = _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 74  ]
[e $U 75  ]
"89
[e :U 74 ]
[; ;teste_b1.c: 89: {
{
[; ;teste_b1.c: 90: PORTB=i;
"90
[e = _PORTB _i ]
[; ;teste_b1.c: 91: atraso_ms(200);
"91
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
"92
}
"88
[e = _i -> * -> _i `i -> 2 `i `uc ]
[e $ > -> _i `i -> 0 `i 74  ]
[e :U 75 ]
"92
}
"93
}
"86
[e ++ _tmp -> -> 1 `i `uc ]
[e $ < -> _tmp `i -> 3 `i 71  ]
[e :U 72 ]
"93
}
[; ;teste_b1.c: 92: }
[; ;teste_b1.c: 93: }
[; ;teste_b1.c: 94: PORTB=0;
"94
[e = _PORTB -> -> 0 `i `uc ]
[; ;teste_b1.c: 95: for(i=0;i<4;i++)
"95
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 4 `i 77  ]
[e $U 78  ]
"96
[e :U 77 ]
[; ;teste_b1.c: 96: {
{
[; ;teste_b1.c: 97: PORTB^=0xFF;
"97
[e =^ _PORTB -> -> 255 `i `uc ]
[; ;teste_b1.c: 98: atraso_ms(200);
"98
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
"99
}
"95
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 4 `i 77  ]
[e :U 78 ]
"99
}
[; ;teste_b1.c: 99: }
[; ;teste_b1.c: 102: while((PORTB & 0x0F) != 0x0F)
"102
[e $U 80  ]
[e :U 81 ]
[; ;teste_b1.c: 103: {
"103
{
[; ;teste_b1.c: 104: if(RA1 == 0)
"104
[e $ ! == -> _RA1 `i -> 0 `i 83  ]
[; ;teste_b1.c: 105: {
"105
{
[; ;teste_b1.c: 106: PORTB|=0x01;
"106
[e =| _PORTB -> -> 1 `i `uc ]
[; ;teste_b1.c: 107: while(RA1==0);
"107
[e $U 84  ]
[e :U 85 ]
[e :U 84 ]
[e $ == -> _RA1 `i -> 0 `i 85  ]
[e :U 86 ]
"108
}
[e :U 83 ]
[; ;teste_b1.c: 108: }
[; ;teste_b1.c: 109: if(RA2 == 0)
"109
[e $ ! == -> _RA2 `i -> 0 `i 87  ]
[; ;teste_b1.c: 110: {
"110
{
[; ;teste_b1.c: 111: PORTB|=0x02;
"111
[e =| _PORTB -> -> 2 `i `uc ]
[; ;teste_b1.c: 112: while(RA2==0);
"112
[e $U 88  ]
[e :U 89 ]
[e :U 88 ]
[e $ == -> _RA2 `i -> 0 `i 89  ]
[e :U 90 ]
"113
}
[e :U 87 ]
[; ;teste_b1.c: 113: }
[; ;teste_b1.c: 114: if(RA3 == 0)
"114
[e $ ! == -> _RA3 `i -> 0 `i 91  ]
[; ;teste_b1.c: 115: {
"115
{
[; ;teste_b1.c: 116: PORTB|=0x04;
"116
[e =| _PORTB -> -> 4 `i `uc ]
[; ;teste_b1.c: 117: while(RA3==0);
"117
[e $U 92  ]
[e :U 93 ]
[e :U 92 ]
[e $ == -> _RA3 `i -> 0 `i 93  ]
[e :U 94 ]
"118
}
[e :U 91 ]
[; ;teste_b1.c: 118: }
[; ;teste_b1.c: 119: if(RA4 == 0)
"119
[e $ ! == -> _RA4 `i -> 0 `i 95  ]
[; ;teste_b1.c: 120: {
"120
{
[; ;teste_b1.c: 121: PORTB|=0x08;
"121
[e =| _PORTB -> -> 8 `i `uc ]
[; ;teste_b1.c: 122: while(RA4==0);
"122
[e $U 96  ]
[e :U 97 ]
[e :U 96 ]
[e $ == -> _RA4 `i -> 0 `i 97  ]
[e :U 98 ]
"123
}
[e :U 95 ]
"124
}
[e :U 80 ]
"102
[e $ != & -> _PORTB `i -> 15 `i -> 15 `i 81  ]
[e :U 82 ]
[; ;teste_b1.c: 123: }
[; ;teste_b1.c: 124: }
[; ;teste_b1.c: 125: PORTB=0;
"125
[e = _PORTB -> -> 0 `i `uc ]
[; ;teste_b1.c: 128: TRISA=0xE0;
"128
[e = _TRISA -> -> 224 `i `uc ]
[; ;teste_b1.c: 129: PORTA=0;
"129
[e = _PORTA -> -> 0 `i `uc ]
[; ;teste_b1.c: 130: for(i=0;i<4;i++)
"130
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 4 `i 99  ]
[e $U 100  ]
"131
[e :U 99 ]
[; ;teste_b1.c: 131: {
{
[; ;teste_b1.c: 132: RA1^=1;
"132
[e =^ _RA1 -> -> 1 `i `b ]
[; ;teste_b1.c: 133: atraso_ms(200);
"133
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
[; ;teste_b1.c: 134: RA2^=1;
"134
[e =^ _RA2 -> -> 1 `i `b ]
[; ;teste_b1.c: 135: atraso_ms(200);
"135
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
[; ;teste_b1.c: 136: RA3^=1;
"136
[e =^ _RA3 -> -> 1 `i `b ]
[; ;teste_b1.c: 137: atraso_ms(200);
"137
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
[; ;teste_b1.c: 138: RA4^=1;
"138
[e =^ _RA4 -> -> 1 `i `b ]
[; ;teste_b1.c: 139: atraso_ms(200);
"139
[e ( _atraso_ms (1 -> -> 200 `i `ui ]
"140
}
"130
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 4 `i 99  ]
[e :U 100 ]
"140
}
[; ;teste_b1.c: 140: }
[; ;teste_b1.c: 141: TRISA=0xFE;
"141
[e = _TRISA -> -> 254 `i `uc ]
[; ;teste_b1.c: 143: while(1);
"143
[e :U 103 ]
[e :U 102 ]
[e $U 103  ]
[e :U 104 ]
"144
}
[e :U 53 ]
"54
[e $U 54  ]
[e :U 55 ]
[; ;teste_b1.c: 144: }
[; ;teste_b1.c: 145: }
"145
[e :UE 52 ]
}
