{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684482690580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684482690590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 15:51:30 2023 " "Processing started: Fri May 19 15:51:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684482690590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482690590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final2 -c final2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final2 -c final2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482690590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684482691423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684482691423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final2 " "Found entity 1: final2" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482697781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482697781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "output_files/FA4.bdf" "" { Schematic "F:/111-2/DLE/final2/output_files/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482697797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482697797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482697797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482697797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final2 " "Elaborating entity \"final2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684482697937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 seg7.v(15) " "Verilog HDL Expression warning at seg7.v(15): truncated literal to match 3 bits" {  } { { "seg7.v" "" { Text "F:/111-2/DLE/final2/seg7.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1684482698015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 seg7.v(16) " "Verilog HDL Expression warning at seg7.v(16): truncated literal to match 3 bits" {  } { { "seg7.v" "" { Text "F:/111-2/DLE/final2/seg7.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1684482698015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "F:/111-2/DLE/final2/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482698218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684482698218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst\"" {  } { { "final2.bdf" "inst" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 160 784 936 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698218 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "seg7.v(16) " "Verilog HDL Case Statement warning at seg7.v(16): case item expression covers a value already covered by a previous case item" {  } { { "seg7.v" "" { Text "F:/111-2/DLE/final2/seg7.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1684482698218 "|final2|seg7:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "cnt6_en.v 1 1 " "Using design file cnt6_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CNT6_EN " "Found entity 1: CNT6_EN" {  } { { "cnt6_en.v" "" { Text "F:/111-2/DLE/final2/cnt6_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482698234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684482698234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT6_EN CNT6_EN:inst1 " "Elaborating entity \"CNT6_EN\" for hierarchy \"CNT6_EN:inst1\"" {  } { { "final2.bdf" "inst1" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 160 600 736 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_debounce.bdf 1 1 " "Using design file key_debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DEBOUNCE " "Found entity 1: KEY_DEBOUNCE" {  } { { "key_debounce.bdf" "" { Schematic "F:/111-2/DLE/final2/key_debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482698234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684482698234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DEBOUNCE KEY_DEBOUNCE:inst10 " "Elaborating entity \"KEY_DEBOUNCE\" for hierarchy \"KEY_DEBOUNCE:inst10\"" {  } { { "final2.bdf" "inst10" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 440 328 480 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkdiv25.bdf 1 1 " "Using design file clkdiv25.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV25 " "Found entity 1: CLKDIV25" {  } { { "clkdiv25.bdf" "" { Schematic "F:/111-2/DLE/final2/clkdiv25.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482698250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684482698250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV25 CLKDIV25:inst11 " "Elaborating entity \"CLKDIV25\" for hierarchy \"CLKDIV25:inst11\"" {  } { { "final2.bdf" "inst11" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 176 328 488 304 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7490 CLKDIV25:inst11\|7490:inst16 " "Elaborating entity \"7490\" for hierarchy \"CLKDIV25:inst11\|7490:inst16\"" {  } { { "clkdiv25.bdf" "inst16" { Schematic "F:/111-2/DLE/final2/clkdiv25.bdf" { { 304 1256 1360 432 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKDIV25:inst11\|7490:inst16 " "Elaborated megafunction instantiation \"CLKDIV25:inst11\|7490:inst16\"" {  } { { "clkdiv25.bdf" "" { Schematic "F:/111-2/DLE/final2/clkdiv25.bdf" { { 304 1256 1360 432 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst9 " "Elaborating entity \"adder\" for hierarchy \"adder:inst9\"" {  } { { "final2.bdf" "inst9" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 560 792 952 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adder.v(12) " "Verilog HDL assignment warning at adder.v(12): truncated value with size 32 to match size of target (3)" {  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684482698281 "|final2|adder:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adder.v(13) " "Verilog HDL assignment warning at adder.v(13): truncated value with size 32 to match size of target (3)" {  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684482698281 "|final2|adder:inst9"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "adder:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"adder:inst9\|Mod0\"" {  } { { "output_files/adder.v" "Mod0" { Text "F:/111-2/DLE/final2/output_files/adder.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684482698937 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "adder:inst9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"adder:inst9\|Div0\"" {  } { { "output_files/adder.v" "Div0" { Text "F:/111-2/DLE/final2/output_files/adder.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684482698937 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684482698937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder:inst9\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"adder:inst9\|lpm_divide:Mod0\"" {  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482698984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder:inst9\|lpm_divide:Mod0 " "Instantiated megafunction \"adder:inst9\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482698984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482698984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482698984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482698984 ""}  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684482698984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "F:/111-2/DLE/final2/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482699031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482699031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "F:/111-2/DLE/final2/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482699046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482699046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "F:/111-2/DLE/final2/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482699062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482699062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder:inst9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"adder:inst9\|lpm_divide:Div0\"" {  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482699078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder:inst9\|lpm_divide:Div0 " "Instantiated megafunction \"adder:inst9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482699078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482699078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482699078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684482699078 ""}  } { { "output_files/adder.v" "" { Text "F:/111-2/DLE/final2/output_files/adder.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684482699078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "F:/111-2/DLE/final2/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684482699328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482699328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT0\[7\] VCC " "Pin \"OUT0\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 184 1128 1304 200 "OUT0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[7\] VCC " "Pin \"OUT1\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 288 1128 1304 304 "OUT1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[7\] VCC " "Pin \"OUT2\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 392 1128 1304 408 "OUT2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[7\] VCC " "Pin \"OUT3\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 496 1128 1304 512 "OUT3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[7\] VCC " "Pin \"OUT4\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 672 1176 1352 688 "OUT4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT5\[7\] VCC " "Pin \"OUT5\[7\]\" is stuck at VCC" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 584 1176 1352 600 "OUT5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT5\[1\] GND " "Pin \"OUT5\[1\]\" is stuck at GND" {  } { { "final2.bdf" "" { Schematic "F:/111-2/DLE/final2/final2.bdf" { { 584 1176 1352 600 "OUT5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684482699546 "|final2|OUT5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684482699546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684482699593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684482700531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684482700531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684482701140 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684482701140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684482701140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684482701140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684482701343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 15:51:41 2023 " "Processing ended: Fri May 19 15:51:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684482701343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684482701343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684482701343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684482701343 ""}
