{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 19:09:08 2017 " "Info: Processing started: Tue May 09 19:09:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_Block_Disp -c LCD_Block_Disp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Block_Disp -c LCD_Block_Disp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_clk " "Info: Detected ripple clock \"LCD_clk\" as buffer" {  } { { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register addr\[8\] register data\[6\]~reg0 198.93 MHz 5.027 ns Internal " "Info: Clock \"clk\" has Internal fmax of 198.93 MHz between source register \"addr\[8\]\" and destination register \"data\[6\]~reg0\" (period= 5.027 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.772 ns + Longest register register " "Info: + Longest register to register delay is 4.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr\[8\] 1 REG LCFF_X26_Y9_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N27; Fanout = 6; REG Node = 'addr\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.651 ns) 1.845 ns Selector14~2 2 COMB LCCOMB_X27_Y10_N26 1 " "Info: 2: + IC(1.194 ns) + CELL(0.651 ns) = 1.845 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 1; COMB Node = 'Selector14~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { addr[8] Selector14~2 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 2.827 ns Selector14~3 3 COMB LCCOMB_X27_Y10_N22 16 " "Info: 3: + IC(0.366 ns) + CELL(0.616 ns) = 2.827 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 16; COMB Node = 'Selector14~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Selector14~2 Selector14~3 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.855 ns) 4.772 ns data\[6\]~reg0 4 REG LCFF_X26_Y11_N11 1 " "Info: 4: + IC(1.090 ns) + CELL(0.855 ns) = 4.772 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 1; REG Node = 'data\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.945 ns" { Selector14~3 data[6]~reg0 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.122 ns ( 44.47 % ) " "Info: Total cell delay = 2.122 ns ( 44.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.650 ns ( 55.53 % ) " "Info: Total interconnect delay = 2.650 ns ( 55.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { addr[8] Selector14~2 Selector14~3 data[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { addr[8] {} Selector14~2 {} Selector14~3 {} data[6]~reg0 {} } { 0.000ns 1.194ns 0.366ns 1.090ns } { 0.000ns 0.651ns 0.616ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.556 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.970 ns) 2.959 ns LCD_clk 2 REG LCFF_X26_Y7_N17 3 " "Info: 2: + IC(0.879 ns) + CELL(0.970 ns) = 2.959 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.000 ns) 4.028 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.666 ns) 5.556 ns data\[6\]~reg0 4 REG LCFF_X26_Y11_N11 1 " "Info: 4: + IC(0.862 ns) + CELL(0.666 ns) = 5.556 ns; Loc. = LCFF_X26_Y11_N11; Fanout = 1; REG Node = 'data\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { LCD_clk~clkctrl data[6]~reg0 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 49.42 % ) " "Info: Total cell delay = 2.746 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 50.58 % ) " "Info: Total interconnect delay = 2.810 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { clk LCD_clk LCD_clk~clkctrl data[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[6]~reg0 {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.862ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.547 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.970 ns) 2.959 ns LCD_clk 2 REG LCFF_X26_Y7_N17 3 " "Info: 2: + IC(0.879 ns) + CELL(0.970 ns) = 2.959 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.000 ns) 4.028 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.547 ns addr\[8\] 4 REG LCFF_X26_Y9_N27 6 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 5.547 ns; Loc. = LCFF_X26_Y9_N27; Fanout = 6; REG Node = 'addr\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { LCD_clk~clkctrl addr[8] } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 49.50 % ) " "Info: Total cell delay = 2.746 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 50.50 % ) " "Info: Total interconnect delay = 2.801 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk LCD_clk LCD_clk~clkctrl addr[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} addr[8] {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.853ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { clk LCD_clk LCD_clk~clkctrl data[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[6]~reg0 {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.862ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk LCD_clk LCD_clk~clkctrl addr[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} addr[8] {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.853ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { addr[8] Selector14~2 Selector14~3 data[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { addr[8] {} Selector14~2 {} Selector14~3 {} data[6]~reg0 {} } { 0.000ns 1.194ns 0.366ns 1.090ns } { 0.000ns 0.651ns 0.616ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.556 ns" { clk LCD_clk LCD_clk~clkctrl data[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.556 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[6]~reg0 {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.862ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { clk LCD_clk LCD_clk~clkctrl addr[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} addr[8] {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.853ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[1\] data\[1\]~reg0 13.703 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[1\]\" through register \"data\[1\]~reg0\" is 13.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.552 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.970 ns) 2.959 ns LCD_clk 2 REG LCFF_X26_Y7_N17 3 " "Info: 2: + IC(0.879 ns) + CELL(0.970 ns) = 2.959 ns; Loc. = LCFF_X26_Y7_N17; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.000 ns) 4.028 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G5 37 " "Info: 3: + IC(1.069 ns) + CELL(0.000 ns) = 4.028 ns; Loc. = CLKCTRL_G5; Fanout = 37; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 5.552 ns data\[1\]~reg0 4 REG LCFF_X27_Y10_N13 1 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 5.552 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'data\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { LCD_clk~clkctrl data[1]~reg0 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 49.46 % ) " "Info: Total cell delay = 2.746 ns ( 49.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 50.54 % ) " "Info: Total interconnect delay = 2.806 ns ( 50.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk LCD_clk LCD_clk~clkctrl data[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[1]~reg0 {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.858ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.847 ns + Longest register pin " "Info: + Longest register to pin delay is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[1\]~reg0 1 REG LCFF_X27_Y10_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'data\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1]~reg0 } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.617 ns) + CELL(3.230 ns) 7.847 ns data\[1\] 2 PIN PIN_31 0 " "Info: 2: + IC(4.617 ns) + CELL(3.230 ns) = 7.847 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { data[1]~reg0 data[1] } "NODE_NAME" } } { "LCD_Block_Disp.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp/LCD_Block_Disp.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 41.16 % ) " "Info: Total cell delay = 3.230 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.617 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { data[1]~reg0 data[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { data[1]~reg0 {} data[1] {} } { 0.000ns 4.617ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { clk LCD_clk LCD_clk~clkctrl data[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[1]~reg0 {} } { 0.000ns 0.000ns 0.879ns 1.069ns 0.858ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { data[1]~reg0 data[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { data[1]~reg0 {} data[1] {} } { 0.000ns 4.617ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 19:09:10 2017 " "Info: Processing ended: Tue May 09 19:09:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
