Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,98
design__instance__area,1224.72
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008845448610372841
power__switching__total,0.000012031454389216378
power__leakage__total,1.941311467135165E-8
power__total,0.00010050534910988063
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25006528111569426
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25008282263997944
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.23027472247476713
timing__setup__ws__corner:nom_fast_1p32V_m40C,7.316640833626525
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.230275
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2500627276026654
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2500958955164641
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8845580074338315
timing__setup__ws__corner:nom_slow_1p08V_125C,6.489188481346976
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.884558
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.489189
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2500639210924506
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2500851818639735
timing__hold__ws__corner:nom_typ_1p20V_25C,0.4696362320850244
timing__setup__ws__corner:nom_typ_1p20V_25C,7.09038092752253
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.469636
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2500627276026654
clock__skew__worst_setup,0.25008282263997944
timing__hold__ws,0.23027472247476713
timing__setup__ws,6.489188481346976
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.230275
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.489189
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 47.815 66.535
design__core__bbox,5.76 15.12 41.76 49.14
design__io,12
design__die__area,3181.37
design__core__area,1224.72
design__instance__count__stdcell,68
design__instance__area__stdcell,1137.63
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.928889
design__instance__utilization__stdcell,0.928889
design__rows,9
design__rows:CoreSite,9
design__sites,675
design__sites:CoreSite,675
design__instance__count__class:inverter,2
design__instance__area__class:inverter,10.8864
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,391.91
design__instance__count__class:multi_input_combinational_cell,29
design__instance__area__class:multi_input_combinational_cell,255.83
flow__warnings__count,1
flow__errors__count,0
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
flow__warnings__count:GPL-0302,1
floorplan__design__io,10
design__io__hpwl,290826
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,408.377
design__instance__displacement__mean,6.005
design__instance__displacement__max,33.78
route__wirelength__estimated,1251.95
design__violations,0
design__instance__count__class:timing_repair_buffer,26
design__instance__area__class:timing_repair_buffer,342.922
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,136.08
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
global_route__vias,367
global_route__wirelength,2008
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,70
route__net__special,2
route__drc_errors__iter:0,2
route__wirelength__iter:0,1295
route__drc_errors__iter:1,2
route__wirelength__iter:1,1293
route__drc_errors__iter:2,0
route__wirelength__iter:2,1295
route__drc_errors,0
route__wirelength,1295
route__vias,335
route__vias__singlecut,335
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,74.51
design__instance__count__class:fill_cell,30
design__instance__area__class:fill_cell,87.0912
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19978
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000220219
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000305648
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000812191
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000305648
design_powergrid__voltage__worst,0.000305648
design_powergrid__voltage__worst__net:VPWR,1.19978
design_powergrid__drop__worst,0.000305648
design_powergrid__drop__worst__net:VPWR,0.000220219
design_powergrid__voltage__worst__net:VGND,0.000305648
design_powergrid__drop__worst__net:VGND,0.000305648
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00009610000000000000486277684785818564705550670623779296875
ir__drop__worst,0.00022000000000000000783227649403528403126983903348445892333984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
