``Data must be
16-byte aligned when loading to and storing from the 128-bit XMM
  registers used by SSE/SSE2/SSE3/SSSE3'': see \textbf{{intel16}},
  section 4.4.4, ``Data Alignment for 128-Bit Data," pp. 4-19--4-20.^^E^^L 
