\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{TPI\_Type@{TPI\_Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a1585b32a1ab860d0d77803475d08c7c6}{S\+S\+P\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}{C\+S\+P\+SR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_aa57754b8f88bb376d184aaf6fe74f391}\label{struct_t_p_i___type_aa57754b8f88bb376d184aaf6fe74f391}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}{A\+C\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a4d91e8d0f8791a2d137be359e6ca669f}\label{struct_t_p_i___type_a4d91e8d0f8791a2d137be359e6ca669f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}{S\+P\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_ad34dc93fd7d41ef2c3365292cc8a178d}\label{struct_t_p_i___type_ad34dc93fd7d41ef2c3365292cc8a178d}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}{F\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}{F\+F\+CR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}{F\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a650f89ad335eff97db39beae568590a3}\label{struct_t_p_i___type_a650f89ad335eff97db39beae568590a3}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}759\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}{T\+R\+I\+G\+G\+ER}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}{F\+I\+F\+O0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a1defe18fe95571e383d754b13d3f6c51}\label{struct_t_p_i___type_a1defe18fe95571e383d754b13d3f6c51}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}{I\+T\+A\+T\+B\+C\+T\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}{F\+I\+F\+O1}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}{I\+T\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a0be075c11181d8a44c3a019b8690e829}\label{struct_t_p_i___type_a0be075c11181d8a44c3a019b8690e829}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}{C\+L\+A\+I\+M\+S\+ET}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}{C\+L\+A\+I\+M\+C\+LR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_aa0279d9a6b589b11dab6e3d22f87bac8}\label{struct_t_p_i___type_aa0279d9a6b589b11dab6e3d22f87bac8}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}{D\+E\+V\+ID}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}{D\+E\+V\+T\+Y\+PE}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a3fbc5c84a2a24bd6195e970ff8898024}{P\+S\+CR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_acc9e51f871c357a9094105435b150d13}{L\+AR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a7219432d03f6cd1d220f4fe10aef4880}{L\+SR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aee6e8f4171b9024d763ba87f3ce92e73}{T\+Y\+PE}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}\label{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}} 
\index{TPI\_Type@{TPI\_Type}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}\label{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMCLR}{CLAIMCLR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \mbox{\Hypertarget{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}\label{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}} 
\index{TPI\_Type@{TPI\_Type}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CLAIMSET}{CLAIMSET}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set \mbox{\Hypertarget{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}\label{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}} 
\index{TPI\_Type@{TPI\_Type}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Sizes Register \mbox{\Hypertarget{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}\label{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}} 
\index{TPI\_Type@{TPI\_Type}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVID}{DEVID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \mbox{\Hypertarget{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}\label{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}} 
\index{TPI\_Type@{TPI\_Type}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE

Offset\+: 0x\+F\+CC (R/ ) Device Type Register \mbox{\Hypertarget{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}\label{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}} 
\index{TPI\_Type@{TPI\_Type}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}\label{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}} 
\index{TPI\_Type@{TPI\_Type}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}\label{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}} 
\index{TPI\_Type@{TPI\_Type}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}\label{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}} 
\index{TPI\_Type@{TPI\_Type}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}\label{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}} 
\index{TPI\_Type@{TPI\_Type}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}\label{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR0}{ITATBCTR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \mbox{\Hypertarget{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}\label{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}} 
\index{TPI\_Type@{TPI\_Type}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}\label{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}} 
\index{TPI\_Type@{TPI\_Type}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{ITCTRL}{ITCTRL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{struct_t_p_i___type_acc9e51f871c357a9094105435b150d13}\label{struct_t_p_i___type_acc9e51f871c357a9094105435b150d13}} 
\index{TPI\_Type@{TPI\_Type}!LAR@{LAR}}
\index{LAR@{LAR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t L\+AR}

Offset\+: 0x\+F\+B0 ( /W) Software Lock Access Register \mbox{\Hypertarget{struct_t_p_i___type_a7219432d03f6cd1d220f4fe10aef4880}\label{struct_t_p_i___type_a7219432d03f6cd1d220f4fe10aef4880}} 
\index{TPI\_Type@{TPI\_Type}!LSR@{LSR}}
\index{LSR@{LSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t L\+SR}

Offset\+: 0x\+F\+B4 (R/ ) Software Lock Status Register \mbox{\Hypertarget{struct_t_p_i___type_a3fbc5c84a2a24bd6195e970ff8898024}\label{struct_t_p_i___type_a3fbc5c84a2a24bd6195e970ff8898024}} 
\index{TPI\_Type@{TPI\_Type}!PSCR@{PSCR}}
\index{PSCR@{PSCR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{PSCR}{PSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t P\+S\+CR}

Offset\+: 0x308 (R/W) Periodic Synchronization Control Register \mbox{\Hypertarget{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}\label{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}} 
\index{TPI\_Type@{TPI\_Type}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{struct_t_p_i___type_a1585b32a1ab860d0d77803475d08c7c6}\label{struct_t_p_i___type_a1585b32a1ab860d0d77803475d08c7c6}} 
\index{TPI\_Type@{TPI\_Type}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Sizes Register \mbox{\Hypertarget{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}\label{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}} 
\index{TPI\_Type@{TPI\_Type}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{TRIGGER}{TRIGGER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER \mbox{\Hypertarget{struct_t_p_i___type_aee6e8f4171b9024d763ba87f3ce92e73}\label{struct_t_p_i___type_aee6e8f4171b9024d763ba87f3ce92e73}} 
\index{TPI\_Type@{TPI\_Type}!TYPE@{TYPE}}
\index{TYPE@{TYPE}!TPI\_Type@{TPI\_Type}}
\subsubsection{\texorpdfstring{TYPE}{TYPE}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+Y\+PE}

Offset\+: 0x\+F\+C8 (R/ ) Device Identifier Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\end{DoxyCompactItemize}
