============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:53:05 am
  Module:                 UART_TX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance           Module        Cell Count  Cell Area  Net Area   Total Area   Wireload  
----------------------------------------------------------------------------------------------
UART_TX                                      77    262.656     0.000      262.656 <none> (D)  
  U0_Serializer  Serializer_WIDTH8           36    111.150     0.000      111.150 <none> (D)  
  U0_fsm         uart_tx_fsm                 20     47.538     0.000       47.538 <none> (D)  
  U0_mux         mux                          3      9.576     0.000        9.576 <none> (D)  
  U0_parity_calc parity_calc_WIDTH8          18     94.392     0.000       94.392 <none> (D)  
  (D) = wireload is default in technology library
