// Seed: 1790286878
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wire id_3
);
  wire id_5;
  assign id_3 = 1;
  module_2();
endmodule
module module_1 (
    input  wire  id_0
    , id_3,
    output uwire id_1
);
  initial id_3 <= id_3 == id_0;
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_0, id_0, id_1
  );
endmodule
module module_2 ();
  always @(posedge 1 or posedge 1) begin
    wait (1) begin
      if (~id_1) assume (id_1);
      #(1'b0) id_1 = !1;
      @(posedge "" < id_1);
      id_1 <= 1;
      id_1 <= 1'h0;
      assume (id_1);
    end
    if (1) begin
      if (1'b0) begin
        id_2 = id_2;
        id_2 = (id_2) - 1;
      end
      if (id_3) begin
        id_3 <= id_3;
      end else begin
        $display;
      end
    end
  end
endmodule
