read_verilog ../top.v
proc
 sat -prove-skip 1 -seq 2  middle
