// Seed: 2127569012
module module_0 (
    input wor id_0,
    input tri module_0,
    input supply1 id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wand id_11
);
  assign id_8 = id_7 + -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd7
) (
    input  uwire   id_0,
    output supply1 id_1
);
  logic _id_3 = id_0, id_4;
  logic [{  -1  {  ~  -1  }  } : id_3] id_5 = -1'd0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_10 = 0;
  wire [(  1  ) : id_3] id_6;
endmodule
