{
    "nand/nand_indexed_port/no_arch": {
        "test_name": "nand/nand_indexed_port/no_arch",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "AND": 2,
        "NOT": 2
    },
    "nand/nand_wire/no_arch": {
        "test_name": "nand/nand_wire/no_arch",
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 2,
        "AND": 1,
        "NOT": 1
    },
    "nand/range_nand_int_wide/no_arch": {
        "test_name": "nand/range_nand_int_wide/no_arch",
        "Pi": 64,
        "Po": 32,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 128,
        "Wire Bits": 128,
        "Public Wires": 96,
        "Public Wire Bits": 96,
        "Total Cells": 64,
        "AND": 32,
        "NOT": 32
    },
    "nand/range_nand_ultra_wide/no_arch": {
        "test_name": "nand/range_nand_ultra_wide/no_arch",
        "Pi": 512,
        "Po": 256,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 1024,
        "Wire Bits": 1024,
        "Public Wires": 768,
        "Public Wire Bits": 768,
        "Total Cells": 512,
        "AND": 256,
        "NOT": 256
    },
    "nand/range_nand_wide/no_arch": {
        "test_name": "nand/range_nand_wide/no_arch",
        "Pi": 6,
        "Po": 3,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 9,
        "Public Wire Bits": 9,
        "Total Cells": 6,
        "AND": 3,
        "NOT": 3
    },
    "nand/replicate_nand_int_wide/no_arch": {
        "test_name": "nand/replicate_nand_int_wide/no_arch",
        "exit": 1,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2686."
        ]
    },
    "nand/replicate_nand_ultra_wide/no_arch": {
        "test_name": "nand/replicate_nand_ultra_wide/no_arch",
        "exit": 1,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2686."
        ]
    },
    "nand/replicate_nand_wide/no_arch": {
        "test_name": "nand/replicate_nand_wide/no_arch",
        "exit": 1,
        "errors": [
            "Assert `new_cell->children.at(0)->type == AST_CELLTYPE' failed in frontends/ast/simplify.cc:2686."
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "SR latches": [],
        "FFs": [],
        "DFFs": [],
        "FFs with enable": [],
        "FFs with reset": [],
        "FFs with asynchronous reset and enable": [],
        "FFs with asynchronous load": [],
        "FFs with asynchronous load and enable": [],
        "FFs with set and reset": [],
        "FFs with asynchronous set and reset and enable": [],
        "FFs with synchronous reset": [],
        "FFs with synchronous reset and enable": [],
        "D latches": [],
        "D latches with reset": [],
        "D latches with set and reset": [],
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "mult_x_y_z": [],
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
