Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct 13 02:18:10 2023
| Host         : r7cad-tsmc40r2 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
| Design       : ember_fpga_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.630        0.000                      0                11096        0.059        0.000                      0                11096        1.100        0.000                       0                  4126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sclk                             {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_ember_fpga_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ember_fpga_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sclk                                   0.630        0.000                      0                 8139        0.059        0.000                      0                 8139        4.600        0.000                       0                  4119  
sys_diff_clock_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_ember_fpga_clk_wiz_0        0.660        0.000                      0                 8139        0.263        0.000                      0                 8139        4.600        0.000                       0                  4121  
  clkfbout_ember_fpga_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_ember_fpga_clk_wiz_0  clk_out1_ember_fpga_clk_wiz_0        3.121        0.000                      0                 2956        0.698        0.000                      0                 2956  
**async_default**              sclk                           sclk                                 2.852        0.000                      0                 2956        0.498        0.000                      0                 2956  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 1.982ns (21.987%)  route 7.032ns (78.013%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.392    13.686    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y324        LUT5 (Prop_lut5_I3_O)        0.124    13.810 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17/O
                         net (fo=1, routed)           0.239    14.049    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17_n_0
    SLICE_X36Y324        LUT5 (Prop_lut5_I4_O)        0.043    14.092 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=1, routed)           0.295    14.387    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X36Y324        LUT5 (Prop_lut5_I4_O)        0.043    14.430 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3/O
                         net (fo=1, routed)           0.282    14.712    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3_n_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I2_O)        0.043    14.755 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_1/O
                         net (fo=1, routed)           0.000    14.755    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[0]
    SLICE_X36Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.386    15.242    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X36Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/C
                         clock pessimism              0.445    15.687    
                         clock uncertainty           -0.335    15.352    
    SLICE_X36Y323        FDCE (Setup_fdce_C_D)        0.034    15.386    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 2.329ns (25.799%)  route 6.698ns (74.201%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     7.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     7.560 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     7.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     7.663 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     7.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     7.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     8.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     8.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     8.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.903 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     9.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     9.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.539    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.732 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834    10.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051    10.617 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275    10.893    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134    11.027 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357    11.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.774 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695    12.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123    12.592 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353    12.945    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043    12.988 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316    13.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043    13.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.412    13.759    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X23Y325        LUT3 (Prop_lut3_I2_O)        0.052    13.811 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[3]_i_11/O
                         net (fo=1, routed)           0.376    14.187    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_0
    SLICE_X24Y325        LUT5 (Prop_lut5_I0_O)        0.132    14.319 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.299    14.617    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X24Y325        LUT5 (Prop_lut5_I4_O)        0.043    14.660 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000    14.660    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X24Y325        MUXF7 (Prop_muxf7_I1_O)      0.108    14.768 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.768    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[3]
    SLICE_X24Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.390    15.246    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism              0.445    15.691    
                         clock uncertainty           -0.335    15.356    
    SLICE_X24Y325        FDCE (Setup_fdce_C_D)        0.048    15.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.337ns (25.878%)  route 6.694ns (74.122%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 15.253 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     7.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     7.560 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     7.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     7.663 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     7.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     7.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     8.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     8.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     8.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.903 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     9.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     9.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.539    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.732 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834    10.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051    10.617 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275    10.893    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134    11.027 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357    11.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.774 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695    12.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123    12.592 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353    12.945    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043    12.988 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316    13.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043    13.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.348    13.696    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I1_O)        0.055    13.751 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_11/O
                         net (fo=1, routed)           0.305    14.056    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_0
    SLICE_X25Y327        LUT5 (Prop_lut5_I0_O)        0.137    14.193 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6/O
                         net (fo=1, routed)           0.428    14.621    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6_n_0
    SLICE_X19Y327        LUT5 (Prop_lut5_I4_O)        0.043    14.664 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3/O
                         net (fo=1, routed)           0.000    14.664    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_n_0
    SLICE_X19Y327        MUXF7 (Prop_muxf7_I1_O)      0.108    14.772 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[0]
    SLICE_X19Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.397    15.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/C
                         clock pessimism              0.468    15.721    
                         clock uncertainty           -0.335    15.386    
    SLICE_X19Y327        FDCE (Setup_fdce_C_D)        0.048    15.434    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 1.982ns (22.119%)  route 6.979ns (77.881%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.378    13.672    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X38Y326        LUT5 (Prop_lut5_I3_O)        0.124    13.796 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18/O
                         net (fo=1, routed)           0.268    14.064    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18_n_0
    SLICE_X40Y325        LUT6 (Prop_lut6_I3_O)        0.043    14.107 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_8/O
                         net (fo=1, routed)           0.236    14.343    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_8_n_0
    SLICE_X40Y325        LUT5 (Prop_lut5_I2_O)        0.043    14.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.273    14.659    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X39Y324        LUT5 (Prop_lut5_I2_O)        0.043    14.702 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000    14.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383    15.239    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism              0.445    15.684    
                         clock uncertainty           -0.335    15.349    
    SLICE_X39Y324        FDCE (Setup_fdce_C_D)        0.034    15.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.982ns (22.170%)  route 6.958ns (77.830%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.312    13.606    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X41Y326        LUT5 (Prop_lut5_I3_O)        0.124    13.730 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=1, routed)           0.355    14.085    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X41Y326        LUT5 (Prop_lut5_I4_O)        0.043    14.128 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9/O
                         net (fo=1, routed)           0.269    14.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9_n_0
    SLICE_X41Y325        LUT5 (Prop_lut5_I4_O)        0.043    14.440 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3/O
                         net (fo=1, routed)           0.198    14.638    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3_n_0
    SLICE_X39Y324        LUT5 (Prop_lut5_I2_O)        0.043    14.681 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_1/O
                         net (fo=1, routed)           0.000    14.681    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[6]
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383    15.239    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/C
                         clock pessimism              0.445    15.684    
                         clock uncertainty           -0.335    15.349    
    SLICE_X39Y324        FDCE (Setup_fdce_C_D)        0.033    15.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 1.982ns (22.146%)  route 6.968ns (77.854%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.299    13.593    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y325        LUT6 (Prop_lut6_I2_O)        0.124    13.717 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_17/O
                         net (fo=1, routed)           0.239    13.956    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_17_n_0
    SLICE_X36Y325        LUT6 (Prop_lut6_I1_O)        0.043    13.999 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_10/O
                         net (fo=1, routed)           0.295    14.294    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_10_n_0
    SLICE_X36Y325        LUT6 (Prop_lut6_I5_O)        0.043    14.337 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_3/O
                         net (fo=1, routed)           0.310    14.648    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_3_n_0
    SLICE_X38Y325        LUT5 (Prop_lut5_I2_O)        0.043    14.691 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_1/O
                         net (fo=1, routed)           0.000    14.691    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[1]
    SLICE_X38Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383    15.239    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X38Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/C
                         clock pessimism              0.445    15.684    
                         clock uncertainty           -0.335    15.349    
    SLICE_X38Y325        FDCE (Setup_fdce_C_D)        0.064    15.413    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.333ns (26.162%)  route 6.585ns (73.838%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 15.246 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     7.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     7.560 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     7.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     7.663 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     7.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     7.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     8.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     8.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     8.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.903 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     9.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     9.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.539    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.732 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834    10.566    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051    10.617 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275    10.893    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134    11.027 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357    11.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.666 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    11.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.774 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695    12.469    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123    12.592 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353    12.945    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043    12.988 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316    13.304    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043    13.347 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.339    13.687    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X25Y325        LUT3 (Prop_lut3_I1_O)        0.052    13.739 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_11/O
                         net (fo=1, routed)           0.334    14.073    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_0
    SLICE_X26Y324        LUT5 (Prop_lut5_I0_O)        0.136    14.209 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6/O
                         net (fo=1, routed)           0.299    14.507    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6_n_0
    SLICE_X26Y324        LUT5 (Prop_lut5_I4_O)        0.043    14.550 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3/O
                         net (fo=1, routed)           0.000    14.550    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_n_0
    SLICE_X26Y324        MUXF7 (Prop_muxf7_I1_O)      0.108    14.658 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.658    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[4]
    SLICE_X26Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.390    15.246    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/C
                         clock pessimism              0.445    15.691    
                         clock uncertainty           -0.335    15.356    
    SLICE_X26Y324        FDCE (Setup_fdce_C_D)        0.048    15.404    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.982ns (22.294%)  route 6.908ns (77.706%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 15.240 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.297    13.591    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y328        LUT5 (Prop_lut5_I3_O)        0.124    13.715 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_20/O
                         net (fo=1, routed)           0.279    13.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_20_n_0
    SLICE_X39Y328        LUT5 (Prop_lut5_I4_O)        0.043    14.037 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9/O
                         net (fo=1, routed)           0.208    14.245    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9_n_0
    SLICE_X39Y328        LUT5 (Prop_lut5_I4_O)        0.043    14.288 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3/O
                         net (fo=1, routed)           0.300    14.588    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3_n_0
    SLICE_X39Y326        LUT5 (Prop_lut5_I2_O)        0.043    14.631 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_1/O
                         net (fo=1, routed)           0.000    14.631    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[7]
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.384    15.240    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/C
                         clock pessimism              0.445    15.685    
                         clock uncertainty           -0.335    15.350    
    SLICE_X39Y326        FDCE (Setup_fdce_C_D)        0.034    15.384    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -14.631    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.141ns (24.023%)  route 6.771ns (75.977%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns = ( 15.255 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204     5.945 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     7.435    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     7.560 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     7.560    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     7.663 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     7.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     7.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     8.482    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     8.607 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     8.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     8.903 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     9.419    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     9.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     9.539    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.732 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.760    10.493    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_36_0[0]
    SLICE_X29Y327        LUT3 (Prop_lut3_I1_O)        0.051    10.544 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_35/O
                         net (fo=2, routed)           0.372    10.915    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_35_n_0
    SLICE_X26Y326        LUT6 (Prop_lut6_I3_O)        0.136    11.051 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_32/O
                         net (fo=1, routed)           0.236    11.287    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_32_n_0
    SLICE_X26Y326        LUT5 (Prop_lut5_I2_O)        0.043    11.330 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[6]_i_20/O
                         net (fo=21, routed)          0.733    12.063    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_117_0
    SLICE_X19Y330        LUT3 (Prop_lut3_I1_O)        0.052    12.115 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_20/O
                         net (fo=3, routed)           0.351    12.466    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[5]_i_20_n_0
    SLICE_X18Y333        LUT6 (Prop_lut6_I3_O)        0.132    12.598 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_203/O
                         net (fo=1, routed)           0.366    12.964    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[7]_i_203_n_0
    SLICE_X19Y333        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    13.161 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_117/CO[3]
                         net (fo=1, routed)           0.000    13.161    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_117_n_0
    SLICE_X19Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.272 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_51/O[0]
                         net (fo=8, routed)           0.443    13.715    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_i_51_n_7
    SLICE_X18Y330        LUT3 (Prop_lut3_I1_O)        0.124    13.839 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_11/O
                         net (fo=1, routed)           0.363    14.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[1]_1
    SLICE_X18Y330        LUT6 (Prop_lut6_I1_O)        0.043    14.245 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4/O
                         net (fo=1, routed)           0.365    14.610    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_4_n_0
    SLICE_X20Y329        LUT6 (Prop_lut6_I2_O)        0.043    14.653 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[1]_i_1/O
                         net (fo=1, routed)           0.000    14.653    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[7]_4[1]
    SLICE_X20Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.399    15.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X20Y329        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]/C
                         clock pessimism              0.445    15.700    
                         clock uncertainty           -0.335    15.365    
    SLICE_X20Y329        FDCE (Setup_fdce_C_D)        0.064    15.429    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop_reg[1]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 1.982ns (22.378%)  route 6.875ns (77.622%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 15.240 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593     5.741    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223     5.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246     7.210    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043     7.253 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000     7.253    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     7.356 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     7.827    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     7.950 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     8.665    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     8.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     9.117    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     9.172 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     9.735    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     9.872 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550    10.423    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051    10.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459    10.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138    11.071 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000    11.071    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.338 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870    12.208    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051    12.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254    12.513    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134    12.647 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286    12.933    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.183    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.294 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.369    13.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X39Y325        LUT6 (Prop_lut6_I2_O)        0.124    13.787 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_18/O
                         net (fo=1, routed)           0.236    14.023    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_18_n_0
    SLICE_X39Y325        LUT6 (Prop_lut6_I5_O)        0.043    14.066 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9/O
                         net (fo=1, routed)           0.241    14.307    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_9_n_0
    SLICE_X39Y324        LUT5 (Prop_lut5_I4_O)        0.043    14.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3/O
                         net (fo=1, routed)           0.205    14.555    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_3_n_0
    SLICE_X39Y326        LUT5 (Prop_lut5_I2_O)        0.043    14.598 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[4]_i_1/O
                         net (fo=1, routed)           0.000    14.598    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[4]
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119    13.773    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.856 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.384    15.240    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]/C
                         clock pessimism              0.445    15.685    
                         clock uncertainty           -0.335    15.350    
    SLICE_X39Y326        FDCE (Setup_fdce_C_D)        0.034    15.384    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sa_rdy
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.261ns (31.175%)  route 2.784ns (68.825%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    D16                                               0.000     2.000 f  sa_rdy (IN)
                         net (fo=0)                   0.000     2.000    sa_rdy
    D16                  IBUF (Prop_ibuf_I_O)         1.189     3.189 f  sa_rdy_IBUF_inst/O
                         net (fo=58, routed)          2.587     5.776    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_rdy
    SLICE_X23Y298        LUT6 (Prop_lut6_I3_O)        0.036     5.812 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][5]_i_3/O
                         net (fo=1, routed)           0.197     6.010    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][5]_i_3_n_0
    SLICE_X23Y298        LUT4 (Prop_lut4_I1_O)        0.036     6.046 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][5]_i_1/O
                         net (fo=1, routed)           0.000     6.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][5]_i_1_n_0
    SLICE_X23Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.449     5.597    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X23Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][5]/C
                         clock pessimism              0.000     5.597    
                         clock uncertainty            0.235     5.832    
    SLICE_X23Y298        FDCE (Hold_fdce_C_D)         0.154     5.986    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.986    
                         arrival time                           6.046    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.766     2.387    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y313         FDCE (Prop_fdce_C_Q)         0.100     2.487 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/Q
                         net (fo=3, routed)           0.196     2.683    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[18]
    SLICE_X3Y313         LUT6 (Prop_lut6_I5_O)        0.028     2.711 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][19]_i_1/O
                         net (fo=1, routed)           0.000     2.711    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][19]_i_1_n_0
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.010     2.910    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
                         clock pessimism             -0.523     2.387    
                         clock uncertainty            0.200     2.587    
    SLICE_X3Y313         FDCE (Hold_fdce_C_D)         0.061     2.648    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.767     2.388    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y312         FDCE (Prop_fdce_C_Q)         0.118     2.506 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/Q
                         net (fo=3, routed)           0.205     2.710    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[23]
    SLICE_X2Y312         LUT6 (Prop_lut6_I5_O)        0.028     2.738 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][24]_i_1/O
                         net (fo=1, routed)           0.000     2.738    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][24]_i_1_n_0
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.011     2.911    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
                         clock pessimism             -0.523     2.388    
                         clock uncertainty            0.200     2.588    
    SLICE_X2Y312         FDCE (Hold_fdce_C_D)         0.087     2.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.735     2.356    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y312         FDCE (Prop_fdce_C_Q)         0.118     2.474 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/Q
                         net (fo=3, routed)           0.205     2.678    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[24]
    SLICE_X8Y312         LUT6 (Prop_lut6_I5_O)        0.028     2.706 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1/O
                         net (fo=1, routed)           0.000     2.706    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1_n_0
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.979     2.879    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                         clock pessimism             -0.523     2.356    
                         clock uncertainty            0.200     2.556    
    SLICE_X8Y312         FDCE (Hold_fdce_C_D)         0.087     2.643    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.594%)  route 0.205ns (58.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.736     2.357    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y310        FDCE (Prop_fdce_C_Q)         0.118     2.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/Q
                         net (fo=3, routed)           0.205     2.680    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0]_23[22]
    SLICE_X10Y310        LUT4 (Prop_lut4_I3_O)        0.028     2.708 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][22]_i_1/O
                         net (fo=1, routed)           0.000     2.708    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][22]_i_1_n_0
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.981     2.881    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
                         clock pessimism             -0.524     2.357    
                         clock uncertainty            0.200     2.557    
    SLICE_X10Y310        FDCE (Hold_fdce_C_D)         0.087     2.644    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.771     2.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y302         FDCE (Prop_fdce_C_Q)         0.100     2.492 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/Q
                         net (fo=3, routed)           0.197     2.689    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[17]
    SLICE_X3Y302         LUT6 (Prop_lut6_I5_O)        0.028     2.717 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][18]_i_1/O
                         net (fo=1, routed)           0.000     2.717    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][18]_i_1_n_0
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.016     2.916    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
                         clock pessimism             -0.524     2.392    
                         clock uncertainty            0.200     2.592    
    SLICE_X3Y302         FDCE (Hold_fdce_C_D)         0.060     2.652    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.766     2.387    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y313         FDCE (Prop_fdce_C_Q)         0.100     2.487 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/Q
                         net (fo=3, routed)           0.197     2.684    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[19]
    SLICE_X3Y313         LUT6 (Prop_lut6_I5_O)        0.028     2.712 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1/O
                         net (fo=1, routed)           0.000     2.712    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1_n_0
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.010     2.910    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                         clock pessimism             -0.523     2.387    
                         clock uncertainty            0.200     2.587    
    SLICE_X3Y313         FDCE (Hold_fdce_C_D)         0.060     2.647    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.689     2.310    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y295         FDCE (Prop_fdce_C_Q)         0.100     2.410 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/Q
                         net (fo=3, routed)           0.197     2.607    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[4]
    SLICE_X5Y295         LUT6 (Prop_lut6_I5_O)        0.028     2.635 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][4]_i_1/O
                         net (fo=1, routed)           0.000     2.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][4]_i_1_n_0
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.914     2.814    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
                         clock pessimism             -0.504     2.310    
                         clock uncertainty            0.200     2.510    
    SLICE_X5Y295         FDCE (Hold_fdce_C_D)         0.060     2.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sa_do[43]
                            (input port clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.294ns (30.745%)  route 2.914ns (69.255%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        5.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
    K13                                               0.000     2.000 r  sa_do[43] (IN)
                         net (fo=0)                   0.000     2.000    sa_do[43]
    K13                  IBUF (Prop_ibuf_I_O)         1.150     3.150 r  sa_do_IBUF[43]_inst/O
                         net (fo=7, routed)           1.664     4.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[43]
    SLICE_X9Y310         LUT6 (Prop_lut6_I4_O)        0.036     4.849 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_36/O
                         net (fo=1, routed)           0.411     5.261    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_36_n_0
    SLICE_X9Y306         LUT4 (Prop_lut4_I1_O)        0.036     5.297 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_15/O
                         net (fo=1, routed)           0.239     5.535    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_15_n_0
    SLICE_X8Y306         LUT6 (Prop_lut6_I5_O)        0.036     5.571 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_4/O
                         net (fo=3, routed)           0.600     6.171    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_4_n_0
    SLICE_X24Y309        LUT6 (Prop_lut6_I2_O)        0.036     6.207 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_1/O
                         net (fo=2, routed)           0.000     6.207    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/is_first_try_reg_0[6]
    SLICE_X24Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132     4.055    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.148 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.604     5.752    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y309        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]/C
                         clock pessimism              0.000     5.752    
                         clock uncertainty            0.235     5.987    
    SLICE_X24Y309        FDCE (Hold_fdce_C_D)         0.154     6.141    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.141    
                         arrival time                           6.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.171ns (50.208%)  route 0.170ns (49.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035     1.595    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.621 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.771     2.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X2Y300         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y300         FDRE (Prop_fdre_C_Q)         0.107     2.499 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/Q
                         net (fo=5, routed)           0.170     2.668    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg_reg[16][26]
    SLICE_X3Y301         LUT3 (Prop_lut3_I1_O)        0.064     2.732 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg[18]_i_1/O
                         net (fo=2, routed)           0.000     2.732    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/D[1]
    SLICE_X3Y301         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039     1.870    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.900 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.016     2.916    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X3Y301         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/C
                         clock pessimism             -0.510     2.406    
                         clock uncertainty            0.200     2.606    
    SLICE_X3Y301         FDSE (Hold_fdse_C_D)         0.060     2.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PROG_SCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X8Y303   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[22]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X6Y304   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Min Period        n/a     FDSE/C       n/a            0.750         10.000      9.250      SLICE_X1Y303   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X4Y305   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Min Period        n/a     FDSE/C       n/a            0.750         10.000      9.250      SLICE_X4Y305   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[3]/C
Min Period        n/a     FDSE/C       n/a            0.750         10.000      9.250      SLICE_X2Y302   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X8Y303   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X6Y303   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[6]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.400         5.000       4.600      SLICE_X10Y301  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[2].lfsr_prbs_gen/state_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y322  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X20Y322  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/set_bits_counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X30Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X33Y316  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X33Y316  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X30Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X30Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X30Y317  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_bits_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X8Y303   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y228  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X10Y228  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/mosi_ne_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X2Y302   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[21]/C
High Pulse Width  Fast    FDSE/C       n/a            0.350         5.000       4.650      SLICE_X2Y302   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[29]/C
High Pulse Width  Fast    FDSE/C       n/a            0.350         5.000       4.650      SLICE_X2Y302   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X3Y301   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X20Y323  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X30Y318  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/reset_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X32Y302  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][33]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X35Y303  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][34]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 sa_do[43]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 1.693ns (18.775%)  route 7.323ns (81.225%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT6=9)
  Input Delay:            4.000ns
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    K13                                               0.000    -1.799 f  sa_do[43] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[43]
    K13                  IBUF (Prop_ibuf_I_O)         1.263    -0.537 f  sa_do_IBUF[43]_inst/O
                         net (fo=7, routed)           4.190     3.653    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[43]
    SLICE_X8Y310         LUT2 (Prop_lut2_I0_O)        0.043     3.696 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[43]_i_7/O
                         net (fo=2, routed)           0.369     4.065    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[43]_i_7_n_0
    SLICE_X9Y307         LUT6 (Prop_lut6_I0_O)        0.043     4.108 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_43/O
                         net (fo=1, routed)           0.278     4.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_43_n_0
    SLICE_X11Y305        LUT6 (Prop_lut6_I4_O)        0.043     4.428 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20/O
                         net (fo=1, routed)           0.319     4.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20_n_0
    SLICE_X12Y305        LUT6 (Prop_lut6_I0_O)        0.043     4.790 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_10/O
                         net (fo=2, routed)           0.605     5.395    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_10_n_0
    SLICE_X26Y311        LUT6 (Prop_lut6_I5_O)        0.043     5.438 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_41/O
                         net (fo=1, routed)           0.104     5.542    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_41_n_0
    SLICE_X26Y311        LUT6 (Prop_lut6_I0_O)        0.043     5.585 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_20/O
                         net (fo=1, routed)           0.190     5.775    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_20_n_0
    SLICE_X26Y312        LUT6 (Prop_lut6_I5_O)        0.043     5.818 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_6/O
                         net (fo=1, routed)           0.541     6.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_6_n_0
    SLICE_X24Y309        LUT6 (Prop_lut6_I5_O)        0.043     6.402 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[1]_i_1/O
                         net (fo=2, routed)           0.334     6.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[153]_0[6]
    SLICE_X25Y305        LUT6 (Prop_lut6_I3_O)        0.043     6.779 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3/O
                         net (fo=1, routed)           0.394     7.173    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_3_n_0
    SLICE_X31Y307        LUT6 (Prop_lut6_I2_O)        0.043     7.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.216    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[6]
    SLICE_X31Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.403     8.738    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X31Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]/C
                         clock pessimism             -0.830     7.909    
                         clock uncertainty           -0.066     7.842    
    SLICE_X31Y307        FDCE (Setup_fdce_C_D)        0.034     7.876    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 1.982ns (21.987%)  route 7.032ns (78.013%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.077ns = ( 8.923 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246    -0.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043    -0.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000    -0.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     0.099 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     0.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     0.693 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     1.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     1.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     1.914 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     2.615 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550     3.165    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051     3.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459     3.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138     3.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870     4.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051     5.001 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254     5.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286     5.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.925 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.392     6.429    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y324        LUT5 (Prop_lut5_I3_O)        0.124     6.553 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17/O
                         net (fo=1, routed)           0.239     6.792    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_17_n_0
    SLICE_X36Y324        LUT5 (Prop_lut5_I4_O)        0.043     6.835 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9/O
                         net (fo=1, routed)           0.295     7.130    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_9_n_0
    SLICE_X36Y324        LUT5 (Prop_lut5_I4_O)        0.043     7.173 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3/O
                         net (fo=1, routed)           0.282     7.455    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_3_n_0
    SLICE_X36Y323        LUT5 (Prop_lut5_I2_O)        0.043     7.498 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[0]_i_1/O
                         net (fo=1, routed)           0.000     7.498    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[0]
    SLICE_X36Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.386     8.923    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X36Y323        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]/C
                         clock pessimism             -0.494     8.430    
                         clock uncertainty           -0.066     8.363    
    SLICE_X36Y323        FDCE (Setup_fdce_C_D)        0.034     8.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[0]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 2.329ns (25.799%)  route 6.698ns (74.201%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 8.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204    -1.312 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     0.178    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     0.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     0.303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     0.406 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     0.406    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     0.449 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     1.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     1.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     1.350    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     1.646 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     2.162    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     2.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.282    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834     3.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051     3.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275     3.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134     3.769 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357     4.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.409 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.409    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695     5.212    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123     5.335 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353     5.688    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043     5.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316     6.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043     6.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.412     6.502    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X23Y325        LUT3 (Prop_lut3_I2_O)        0.052     6.554 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[3]_i_11/O
                         net (fo=1, routed)           0.376     6.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_0
    SLICE_X24Y325        LUT5 (Prop_lut5_I0_O)        0.132     7.062 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6/O
                         net (fo=1, routed)           0.299     7.360    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_6_n_0
    SLICE_X24Y325        LUT5 (Prop_lut5_I4_O)        0.043     7.403 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3/O
                         net (fo=1, routed)           0.000     7.403    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[3]_i_3_n_0
    SLICE_X24Y325        MUXF7 (Prop_muxf7_I1_O)      0.108     7.511 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.511    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[3]
    SLICE_X24Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.390     8.927    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/C
                         clock pessimism             -0.494     8.434    
                         clock uncertainty           -0.066     8.367    
    SLICE_X24Y325        FDCE (Setup_fdce_C_D)        0.048     8.415    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 sa_do[43]
                            (input port clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 1.650ns (18.824%)  route 7.114ns (81.176%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT6=8)
  Input Delay:            4.000ns
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -5.799ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  4.000    -1.799    
    K13                                               0.000    -1.799 f  sa_do[43] (IN)
                         net (fo=0)                   0.000    -1.799    sa_do[43]
    K13                  IBUF (Prop_ibuf_I_O)         1.263    -0.537 f  sa_do_IBUF[43]_inst/O
                         net (fo=7, routed)           4.190     3.653    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/sa_do[43]
    SLICE_X8Y310         LUT2 (Prop_lut2_I0_O)        0.043     3.696 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[43]_i_7/O
                         net (fo=2, routed)           0.369     4.065    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask[43]_i_7_n_0
    SLICE_X9Y307         LUT6 (Prop_lut6_I0_O)        0.043     4.108 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_43/O
                         net (fo=1, routed)           0.278     4.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_43_n_0
    SLICE_X11Y305        LUT6 (Prop_lut6_I4_O)        0.043     4.428 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20/O
                         net (fo=1, routed)           0.319     4.747    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_20_n_0
    SLICE_X12Y305        LUT6 (Prop_lut6_I0_O)        0.043     4.790 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_10/O
                         net (fo=2, routed)           0.607     5.397    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_10_n_0
    SLICE_X26Y311        LUT6 (Prop_lut6_I1_O)        0.043     5.440 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4/O
                         net (fo=1, routed)           0.261     5.701    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_4_n_0
    SLICE_X27Y311        LUT6 (Prop_lut6_I4_O)        0.043     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[0]_i_1/O
                         net (fo=6, routed)           0.391     6.135    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[153]_0[5]
    SLICE_X27Y310        LUT6 (Prop_lut6_I5_O)        0.043     6.178 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9/O
                         net (fo=1, routed)           0.421     6.599    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_9_n_0
    SLICE_X27Y306        LUT6 (Prop_lut6_I1_O)        0.043     6.642 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5/O
                         net (fo=1, routed)           0.279     6.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_5_n_0
    SLICE_X31Y307        LUT6 (Prop_lut6_I3_O)        0.043     6.964 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.964    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[5]
    SLICE_X31Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.403     8.738    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X31Y307        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/C
                         clock pessimism             -0.830     7.909    
                         clock uncertainty           -0.066     7.842    
    SLICE_X31Y307        FDCE (Setup_fdce_C_D)        0.034     7.876    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.337ns (25.878%)  route 6.694ns (74.122%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 8.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204    -1.312 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     0.178    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     0.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     0.303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     0.406 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     0.406    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     0.449 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     1.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     1.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     1.350    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     1.646 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     2.162    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     2.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.282    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834     3.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051     3.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275     3.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134     3.769 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357     4.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.409 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.409    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695     5.212    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123     5.335 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353     5.688    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043     5.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316     6.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043     6.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.348     6.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I1_O)        0.055     6.493 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[0]_i_11/O
                         net (fo=1, routed)           0.305     6.798    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_0
    SLICE_X25Y327        LUT5 (Prop_lut5_I0_O)        0.137     6.935 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6/O
                         net (fo=1, routed)           0.428     7.364    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_6_n_0
    SLICE_X19Y327        LUT5 (Prop_lut5_I4_O)        0.043     7.407 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3/O
                         net (fo=1, routed)           0.000     7.407    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[0]_i_3_n_0
    SLICE_X19Y327        MUXF7 (Prop_muxf7_I1_O)      0.108     7.515 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.515    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[0]
    SLICE_X19Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.397     8.934    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X19Y327        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]/C
                         clock pessimism             -0.471     8.464    
                         clock uncertainty           -0.066     8.397    
    SLICE_X19Y327        FDCE (Setup_fdce_C_D)        0.048     8.445    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 1.982ns (22.119%)  route 6.979ns (77.881%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 8.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246    -0.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043    -0.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000    -0.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     0.099 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     0.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     0.693 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     1.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     1.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     1.914 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     2.615 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550     3.165    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051     3.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459     3.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138     3.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870     4.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051     5.001 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254     5.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286     5.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.925 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.378     6.415    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X38Y326        LUT5 (Prop_lut5_I3_O)        0.124     6.539 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18/O
                         net (fo=1, routed)           0.268     6.806    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_18_n_0
    SLICE_X40Y325        LUT6 (Prop_lut6_I3_O)        0.043     6.849 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_8/O
                         net (fo=1, routed)           0.236     7.085    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_8_n_0
    SLICE_X40Y325        LUT5 (Prop_lut5_I2_O)        0.043     7.128 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3/O
                         net (fo=1, routed)           0.273     7.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_3_n_0
    SLICE_X39Y324        LUT5 (Prop_lut5_I2_O)        0.043     7.444 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[3]_i_1/O
                         net (fo=1, routed)           0.000     7.444    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[3]
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383     8.920    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]/C
                         clock pessimism             -0.494     8.427    
                         clock uncertainty           -0.066     8.360    
    SLICE_X39Y324        FDCE (Setup_fdce_C_D)        0.034     8.394    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[3]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.982ns (22.170%)  route 6.958ns (77.830%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 8.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246    -0.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043    -0.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000    -0.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     0.099 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     0.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     0.693 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     1.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     1.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     1.914 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     2.615 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550     3.165    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051     3.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459     3.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138     3.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870     4.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051     5.001 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254     5.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286     5.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.925 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.312     6.349    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X41Y326        LUT5 (Prop_lut5_I3_O)        0.124     6.473 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17/O
                         net (fo=1, routed)           0.355     6.828    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_17_n_0
    SLICE_X41Y326        LUT5 (Prop_lut5_I4_O)        0.043     6.871 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9/O
                         net (fo=1, routed)           0.269     7.140    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_9_n_0
    SLICE_X41Y325        LUT5 (Prop_lut5_I4_O)        0.043     7.183 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3/O
                         net (fo=1, routed)           0.198     7.381    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_3_n_0
    SLICE_X39Y324        LUT5 (Prop_lut5_I2_O)        0.043     7.424 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[6]_i_1/O
                         net (fo=1, routed)           0.000     7.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[6]
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383     8.920    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]/C
                         clock pessimism             -0.494     8.427    
                         clock uncertainty           -0.066     8.360    
    SLICE_X39Y324        FDCE (Setup_fdce_C_D)        0.033     8.393    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[6]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 1.982ns (22.146%)  route 6.968ns (77.854%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 8.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246    -0.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043    -0.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000    -0.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     0.099 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     0.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     0.693 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     1.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     1.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     1.914 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     2.615 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550     3.165    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051     3.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459     3.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138     3.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870     4.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051     5.001 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254     5.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286     5.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.925 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.299     6.336    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y325        LUT6 (Prop_lut6_I2_O)        0.124     6.460 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_17/O
                         net (fo=1, routed)           0.239     6.699    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_17_n_0
    SLICE_X36Y325        LUT6 (Prop_lut6_I1_O)        0.043     6.742 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_10/O
                         net (fo=1, routed)           0.295     7.037    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_10_n_0
    SLICE_X36Y325        LUT6 (Prop_lut6_I5_O)        0.043     7.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_3/O
                         net (fo=1, routed)           0.310     7.390    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_3_n_0
    SLICE_X38Y325        LUT5 (Prop_lut5_I2_O)        0.043     7.433 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[1]_i_1/O
                         net (fo=1, routed)           0.000     7.433    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[1]
    SLICE_X38Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.383     8.920    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X38Y325        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]/C
                         clock pessimism             -0.494     8.427    
                         clock uncertainty           -0.066     8.360    
    SLICE_X38Y325        FDCE (Setup_fdce_C_D)        0.064     8.424    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[1]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 2.333ns (26.162%)  route 6.585ns (73.838%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.073ns = ( 8.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.204    -1.312 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__5/Q
                         net (fo=117, routed)         1.490     0.178    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[3]_i_44_0
    SLICE_X50Y336        LUT6 (Prop_lut6_I2_O)        0.125     0.303 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227/O
                         net (fo=1, routed)           0.000     0.303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_227_n_0
    SLICE_X50Y336        MUXF7 (Prop_muxf7_I1_O)      0.103     0.406 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127/O
                         net (fo=1, routed)           0.000     0.406    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_127_n_0
    SLICE_X50Y336        MUXF8 (Prop_muxf8_I1_O)      0.043     0.449 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_62/O
                         net (fo=1, routed)           0.776     1.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_rst_step[4]
    SLICE_X32Y329        LUT6 (Prop_lut6_I1_O)        0.125     1.350 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40/O
                         net (fo=1, routed)           0.000     1.350    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop[7]_i_40_n_0
    SLICE_X32Y329        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     1.646 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_i_16/O[3]
                         net (fo=14, routed)          0.516     2.162    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/next_pw_loop0[7]
    SLICE_X37Y328        LUT4 (Prop_lut4_I1_O)        0.120     2.282 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33/O
                         net (fo=1, routed)           0.000     2.282    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_33_n_0
    SLICE_X37Y328        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.475 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_15/CO[3]
                         net (fo=42, routed)          0.834     3.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[6]_i_15[0]
    SLICE_X22Y329        LUT3 (Prop_lut3_I1_O)        0.051     3.360 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/wl_loop[1]_i_21/O
                         net (fo=2, routed)           0.275     3.635    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_0
    SLICE_X21Y330        LUT6 (Prop_lut6_I1_O)        0.134     3.769 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238/O
                         net (fo=1, routed)           0.357     4.126    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_238_n_0
    SLICE_X20Y333        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.409 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000     4.409    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_145_n_0
    SLICE_X20Y334        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.517 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_72/O[0]
                         net (fo=14, routed)          0.695     5.212    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/O[0]
    SLICE_X27Y325        LUT3 (Prop_lut3_I1_O)        0.123     5.335 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22/O
                         net (fo=2, routed)           0.353     5.688    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[2]_i_22_n_0
    SLICE_X26Y325        LUT6 (Prop_lut6_I0_O)        0.043     5.731 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29/O
                         net (fo=1, routed)           0.316     6.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_29_n_0
    SLICE_X25Y325        LUT5 (Prop_lut5_I0_O)        0.043     6.090 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23/O
                         net (fo=5, routed)           0.339     6.429    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_23_n_0
    SLICE_X25Y325        LUT3 (Prop_lut3_I1_O)        0.052     6.481 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop[4]_i_11/O
                         net (fo=1, routed)           0.334     6.816    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_0
    SLICE_X26Y324        LUT5 (Prop_lut5_I0_O)        0.136     6.952 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6/O
                         net (fo=1, routed)           0.299     7.250    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_6_n_0
    SLICE_X26Y324        LUT5 (Prop_lut5_I4_O)        0.043     7.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3/O
                         net (fo=1, routed)           0.000     7.293    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop[4]_i_3_n_0
    SLICE_X26Y324        MUXF7 (Prop_muxf7_I1_O)      0.108     7.401 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.401    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]_1[4]
    SLICE_X26Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.390     8.927    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X26Y324        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/C
                         clock pessimism             -0.494     8.434    
                         clock uncertainty           -0.066     8.367    
    SLICE_X26Y324        FDCE (Setup_fdce_C_D)        0.048     8.415    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.982ns (22.294%)  route 6.908ns (77.706%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 8.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.132    -3.202    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.109 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.593    -1.516    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X17Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.293 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__2/Q
                         net (fo=117, routed)         1.246    -0.047    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_174_0
    SLICE_X42Y302        LUT6 (Prop_lut6_I2_O)        0.043    -0.004 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419/O
                         net (fo=1, routed)           0.000    -0.004    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_419_n_0
    SLICE_X42Y302        MUXF7 (Prop_muxf7_I1_O)      0.103     0.099 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368/O
                         net (fo=1, routed)           0.470     0.570    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_368_n_0
    SLICE_X41Y310        LUT6 (Prop_lut6_I3_O)        0.123     0.693 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332/O
                         net (fo=2, routed)           0.715     1.408    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_332_n_0
    SLICE_X31Y321        LUT6 (Prop_lut6_I0_O)        0.043     1.451 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223/O
                         net (fo=2, routed)           0.408     1.859    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_223_n_0
    SLICE_X31Y322        LUT3 (Prop_lut3_I0_O)        0.055     1.914 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_143/O
                         net (fo=8, routed)           0.564     2.478    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/bsl_loop_reg[3]_0
    SLICE_X27Y325        LUT5 (Prop_lut5_I3_O)        0.137     2.615 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69/O
                         net (fo=13, routed)          0.550     3.165    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_69_n_0
    SLICE_X22Y331        LUT3 (Prop_lut3_I1_O)        0.051     3.216 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19/O
                         net (fo=3, routed)           0.459     3.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[2]_i_19_n_0
    SLICE_X24Y332        LUT4 (Prop_lut4_I2_O)        0.138     3.813 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67/O
                         net (fo=1, routed)           0.000     3.813    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop[7]_i_67_n_0
    SLICE_X24Y332        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.080 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21/CO[3]
                         net (fo=32, routed)          0.870     4.950    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/wl_loop_reg[7]_i_21_n_0
    SLICE_X38Y326        LUT3 (Prop_lut3_I1_O)        0.051     5.001 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230/O
                         net (fo=1, routed)           0.254     5.255    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_230_n_0
    SLICE_X38Y326        LUT6 (Prop_lut6_I1_O)        0.134     5.389 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142/O
                         net (fo=1, routed)           0.286     5.675    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_142_n_0
    SLICE_X36Y326        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.925 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.925    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_75_n_0
    SLICE_X36Y327        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.036 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44/O[0]
                         net (fo=8, routed)           0.297     6.333    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop_reg[7]_i_44_n_7
    SLICE_X36Y328        LUT5 (Prop_lut5_I3_O)        0.124     6.457 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_20/O
                         net (fo=1, routed)           0.279     6.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_20_n_0
    SLICE_X39Y328        LUT5 (Prop_lut5_I4_O)        0.043     6.779 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9/O
                         net (fo=1, routed)           0.208     6.988    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_9_n_0
    SLICE_X39Y328        LUT5 (Prop_lut5_I4_O)        0.043     7.031 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3/O
                         net (fo=1, routed)           0.300     7.331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_3_n_0
    SLICE_X39Y326        LUT5 (Prop_lut5_I2_O)        0.043     7.374 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pw_loop[7]_i_1/O
                         net (fo=1, routed)           0.000     7.374    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]_3[7]
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.119     7.454    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.537 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.384     8.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X39Y326        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]/C
                         clock pessimism             -0.494     8.428    
                         clock uncertainty           -0.066     8.361    
    SLICE_X39Y326        FDCE (Setup_fdce_C_D)        0.034     8.395    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/pw_loop_reg[7]
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.463%)  route 0.196ns (60.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.766    -0.282    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y313         FDCE (Prop_fdce_C_Q)         0.100    -0.182 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/Q
                         net (fo=3, routed)           0.196     0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[18]
    SLICE_X3Y313         LUT6 (Prop_lut6_I5_O)        0.028     0.043 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][19]_i_1/O
                         net (fo=1, routed)           0.000     0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][19]_i_1_n_0
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.010    -0.269    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]/C
                         clock pessimism             -0.012    -0.282    
    SLICE_X3Y313         FDCE (Hold_fdce_C_D)         0.061    -0.221    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][19]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.735    -0.313    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y312         FDCE (Prop_fdce_C_Q)         0.118    -0.195 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/Q
                         net (fo=3, routed)           0.205     0.010    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[24]
    SLICE_X8Y312         LUT6 (Prop_lut6_I5_O)        0.028     0.038 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1/O
                         net (fo=1, routed)           0.000     0.038    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][25]_i_1_n_0
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.979    -0.300    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X8Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]/C
                         clock pessimism             -0.012    -0.313    
    SLICE_X8Y312         FDCE (Hold_fdce_C_D)         0.087    -0.226    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][25]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.636%)  route 0.205ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.767    -0.281    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y312         FDCE (Prop_fdce_C_Q)         0.118    -0.163 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/Q
                         net (fo=3, routed)           0.205     0.042    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[23]
    SLICE_X2Y312         LUT6 (Prop_lut6_I5_O)        0.028     0.070 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][24]_i_1/O
                         net (fo=1, routed)           0.000     0.070    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][24]_i_1_n_0
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.011    -0.268    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X2Y312         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]/C
                         clock pessimism             -0.012    -0.281    
    SLICE_X2Y312         FDCE (Hold_fdce_C_D)         0.087    -0.194    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][24]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.594%)  route 0.205ns (58.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.736    -0.312    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y310        FDCE (Prop_fdce_C_Q)         0.118    -0.194 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/Q
                         net (fo=3, routed)           0.205     0.011    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0]_23[22]
    SLICE_X10Y310        LUT4 (Prop_lut4_I3_O)        0.028     0.039 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][22]_i_1/O
                         net (fo=1, routed)           0.000     0.039    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[0][22]_i_1_n_0
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.981    -0.298    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X10Y310        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]/C
                         clock pessimism             -0.013    -0.312    
    SLICE_X10Y310        FDCE (Hold_fdce_C_D)         0.087    -0.225    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][22]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.689    -0.359    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y295         FDCE (Prop_fdce_C_Q)         0.100    -0.259 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/Q
                         net (fo=3, routed)           0.197    -0.062    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[4]
    SLICE_X5Y295         LUT6 (Prop_lut6_I5_O)        0.028    -0.034 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][4]_i_1_n_0
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.914    -0.365    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X5Y295         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]/C
                         clock pessimism              0.007    -0.359    
    SLICE_X5Y295         FDCE (Hold_fdce_C_D)         0.060    -0.299    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.766    -0.282    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y313         FDCE (Prop_fdce_C_Q)         0.100    -0.182 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/Q
                         net (fo=3, routed)           0.197     0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2]_21[19]
    SLICE_X3Y313         LUT6 (Prop_lut6_I5_O)        0.028     0.043 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1/O
                         net (fo=1, routed)           0.000     0.043    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][19]_i_1_n_0
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.010    -0.269    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y313         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]/C
                         clock pessimism             -0.012    -0.282    
    SLICE_X3Y313         FDCE (Hold_fdce_C_D)         0.060    -0.222    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.771    -0.277    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y302         FDCE (Prop_fdce_C_Q)         0.100    -0.177 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/Q
                         net (fo=3, routed)           0.197     0.020    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][47]_0[17]
    SLICE_X3Y302         LUT6 (Prop_lut6_I5_O)        0.028     0.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][18]_i_1/O
                         net (fo=1, routed)           0.000     0.048    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[2][18]_i_1_n_0
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.016    -0.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X3Y302         FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/C
                         clock pessimism             -0.013    -0.277    
    SLICE_X3Y302         FDCE (Hold_fdce_C_D)         0.060    -0.217    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.171ns (50.208%)  route 0.170ns (49.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.277ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.771    -0.277    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X2Y300         FDRE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y300         FDRE (Prop_fdre_C_Q)         0.107    -0.170 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[26]/Q
                         net (fo=5, routed)           0.170     0.000    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg_reg[16][26]
    SLICE_X3Y301         LUT3 (Prop_lut3_I1_O)        0.064     0.064 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/lfsr_inst/state_reg[18]_i_1/O
                         net (fo=2, routed)           0.000     0.064    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/D[1]
    SLICE_X3Y301         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         1.016    -0.263    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/mclk
    SLICE_X3Y301         FDSE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]/C
                         clock pessimism              0.001    -0.263    
    SLICE_X3Y301         FDSE (Hold_fdse_C_D)         0.060    -0.203    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[1].lfsr_prbs_gen/state_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][150]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.107ns (37.302%)  route 0.180ns (62.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.719    -0.390    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/sclk
    SLICE_X38Y331        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y331        FDCE (Prop_fdce_C_Q)         0.107    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/pwdata_reg[150]/Q
                         net (fo=17, routed)          0.180    -0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/pwdata[150]
    SLICE_X42Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.964    -0.384    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y337        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][150]/C
                         clock pessimism              0.027    -0.358    
    SLICE_X42Y337        FDCE (Hold_fdce_C_D)        -0.012    -0.370    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][150]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ember_fpga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.805%)  route 0.202ns (61.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.035    -1.074    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.048 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.733    -0.315    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y300        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.215 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/Q
                         net (fo=3, routed)           0.202    -0.013    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][47]_0[39]
    SLICE_X24Y300        LUT6 (Prop_lut6_I5_O)        0.028     0.015 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][40]_i_1/O
                         net (fo=1, routed)           0.000     0.015    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[3][40]_i_1_n_0
    SLICE_X24Y300        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.039    -1.309    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/sclk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.279 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/O
                         net (fo=789, routed)         0.978    -0.301    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mclk
    SLICE_X24Y300        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]/C
                         clock pessimism             -0.013    -0.315    
    SLICE_X24Y300        FDCE (Hold_fdce_C_D)         0.061    -0.254    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[3][40]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y15   ember_fpga_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_clock_gen/BUFGCE_inst/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y304     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
Min Period        n/a     FDSE/C              n/a            0.750         10.000      9.250      SLICE_X1Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
Min Period        n/a     FDSE/C              n/a            0.750         10.000      9.250      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            0.750         10.000      9.250      SLICE_X2Y302     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][53]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X42Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][55]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X15Y331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][87]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X44Y326    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][79]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][91]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][92]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X15Y331    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][93]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X30Y303    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[2][99]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X8Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X8Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X6Y304     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X1Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[27]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X4Y305     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X8Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         5.000       4.650      SLICE_X8Y303     ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/lfsr_gen[0].lfsr_prbs_gen/state_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ember_fpga_clk_wiz_0
  To Clock:  clkfbout_ember_fpga_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ember_fpga_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    ember_fpga_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ember_fpga_clk_wiz_0
  To Clock:  clk_out1_ember_fpga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.266ns (4.100%)  route 6.221ns (95.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.495     4.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X51Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.331     8.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X51Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/C
                         clock pessimism             -0.517     8.150    
                         clock uncertainty           -0.066     8.083    
    SLICE_X51Y336        FDCE (Recov_fdce_C_CLR)     -0.212     7.871    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 0.266ns (4.132%)  route 6.172ns (95.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.446     4.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X53Y332        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.328     8.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X53Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/C
                         clock pessimism             -0.517     8.147    
                         clock uncertainty           -0.066     8.080    
    SLICE_X53Y332        FDCE (Recov_fdce_C_CLR)     -0.212     7.868    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 0.266ns (4.132%)  route 6.172ns (95.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.446     4.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X53Y332        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.328     8.663    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X53Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/C
                         clock pessimism             -0.517     8.147    
                         clock uncertainty           -0.066     8.080    
    SLICE_X53Y332        FDCE (Recov_fdce_C_CLR)     -0.212     7.868    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]
  -------------------------------------------------------------------
                         required time                          7.868    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.266ns (4.100%)  route 6.221ns (95.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.495     4.751    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X50Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.331     8.666    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X50Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/C
                         clock pessimism             -0.517     8.150    
                         clock uncertainty           -0.066     8.083    
    SLICE_X50Y336        FDCE (Recov_fdce_C_CLR)     -0.154     7.929    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.266ns (4.104%)  route 6.215ns (95.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 8.725 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.489     4.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X43Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.390     8.725    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X43Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/C
                         clock pessimism             -0.517     8.209    
                         clock uncertainty           -0.066     8.142    
    SLICE_X43Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.266ns (4.104%)  route 6.215ns (95.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 8.725 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.489     4.745    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X43Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.390     8.725    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X43Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/C
                         clock pessimism             -0.517     8.209    
                         clock uncertainty           -0.066     8.142    
    SLICE_X43Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.930    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481     4.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392     8.727    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/C
                         clock pessimism             -0.517     8.211    
                         clock uncertainty           -0.066     8.144    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481     4.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392     8.727    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/C
                         clock pessimism             -0.517     8.211    
                         clock uncertainty           -0.066     8.144    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481     4.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392     8.727    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/C
                         clock pessimism             -0.517     8.211    
                         clock uncertainty           -0.066     8.144    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/CLR
                            (recovery check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@10.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.266ns (4.111%)  route 6.204ns (95.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 8.727 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.093    -3.576 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.149    -3.427    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    -3.334 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598    -1.736    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726    -0.787    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043    -0.744 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.479     4.734    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.083     7.118 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.134     7.252    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.335 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392     8.727    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/C
                         clock pessimism             -0.517     8.211    
                         clock uncertainty           -0.066     8.144    
    SLICE_X41Y334        FDCE (Recov_fdce_C_CLR)     -0.212     7.932    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.723%)  route 0.637ns (83.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.252     0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X38Y298        FDCE (Remov_fdce_C_CLR)     -0.050    -0.316    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.731%)  route 0.637ns (83.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.251     0.382    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X41Y298        FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.723%)  route 0.637ns (83.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.252     0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.128ns (16.685%)  route 0.639ns (83.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.253     0.385    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X40Y298        FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.128ns (16.577%)  route 0.644ns (83.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.258     0.390    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X37Y297        FDCE (Remov_fdce_C_CLR)     -0.069    -0.333    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.533%)  route 0.646ns (83.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.260     0.392    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X36Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.873    -0.475    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/C
                         clock pessimism              0.212    -0.264    
    SLICE_X36Y297        FDCE (Remov_fdce_C_CLR)     -0.069    -0.333    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.739%)  route 0.685ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.299     0.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X38Y299        FDCE (Remov_fdce_C_CLR)     -0.050    -0.316    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.128ns (15.593%)  route 0.693ns (84.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.307     0.438    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X42Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.869    -0.479    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/C
                         clock pessimism              0.212    -0.268    
    SLICE_X42Y299        FDCE (Remov_fdce_C_CLR)     -0.050    -0.318    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.739%)  route 0.685ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.299     0.431    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X39Y299        FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/CLR
                            (removal check against rising-edge clock clk_out1_ember_fpga_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns - clk_out1_ember_fpga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.128ns (15.672%)  route 0.689ns (84.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.183 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.048    -1.135    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -1.109 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726    -0.383    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100    -0.283 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     0.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     0.131 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.303     0.434    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ember_fpga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ember_fpga_i/clk_wiz/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ember_fpga_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    ember_fpga_i/clk_wiz/inst/clk_in1_ember_fpga_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  ember_fpga_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.030    -1.433 r  ember_fpga_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.055    -1.378    ember_fpga_i/clkmux_0/inst/fastclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030    -1.348 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871    -0.477    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/C
                         clock pessimism              0.212    -0.266    
    SLICE_X41Y299        FDCE (Remov_fdce_C_CLR)     -0.069    -0.335    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        2.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.266ns (4.100%)  route 6.221ns (95.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 14.985 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.495    12.008    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X51Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.331    14.985    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X51Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]/C
                         clock pessimism              0.422    15.407    
                         clock uncertainty           -0.335    15.072    
    SLICE_X51Y336        FDCE (Recov_fdce_C_CLR)     -0.212    14.860    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][153]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 0.266ns (4.132%)  route 6.172ns (95.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.446    11.959    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X53Y332        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.328    14.982    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X53Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]/C
                         clock pessimism              0.422    15.404    
                         clock uncertainty           -0.335    15.069    
    SLICE_X53Y332        FDCE (Recov_fdce_C_CLR)     -0.212    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][127]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 0.266ns (4.132%)  route 6.172ns (95.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.446    11.959    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X53Y332        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.328    14.982    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X53Y332        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]/C
                         clock pessimism              0.422    15.404    
                         clock uncertainty           -0.335    15.069    
    SLICE_X53Y332        FDCE (Recov_fdce_C_CLR)     -0.212    14.857    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][151]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.266ns (4.100%)  route 6.221ns (95.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.985ns = ( 14.985 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.495    12.008    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X50Y336        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.331    14.985    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X50Y336        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]/C
                         clock pessimism              0.422    15.407    
                         clock uncertainty           -0.335    15.072    
    SLICE_X50Y336        FDCE (Recov_fdce_C_CLR)     -0.154    14.918    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][153]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.266ns (4.104%)  route 6.215ns (95.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.489    12.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X43Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.390    15.044    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X43Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]/C
                         clock pessimism              0.422    15.466    
                         clock uncertainty           -0.335    15.131    
    SLICE_X43Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.919    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][152]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.266ns (4.104%)  route 6.215ns (95.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.489    12.002    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X43Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.390    15.044    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X43Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]/C
                         clock pessimism              0.422    15.466    
                         clock uncertainty           -0.335    15.131    
    SLICE_X43Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.919    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[11][156]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481    11.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392    15.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]/C
                         clock pessimism              0.422    15.468    
                         clock uncertainty           -0.335    15.133    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][120]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481    11.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392    15.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]/C
                         clock pessimism              0.422    15.468    
                         clock uncertainty           -0.335    15.133    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][125]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 0.266ns (4.110%)  route 6.207ns (95.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.481    11.994    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392    15.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]/C
                         clock pessimism              0.422    15.468    
                         clock uncertainty           -0.335    15.133    
    SLICE_X40Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[14][55]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.266ns (4.111%)  route 6.204ns (95.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.923 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.598     5.521    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.223     5.744 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.726     6.470    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.043     6.513 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        5.479    11.991    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y334        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    AD27                                              0.000    10.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000    10.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         1.386    11.386 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           2.185    13.571    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.654 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        1.392    15.046    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y334        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]/C
                         clock pessimism              0.422    15.468    
                         clock uncertainty           -0.335    15.133    
    SLICE_X41Y334        FDCE (Recov_fdce_C_CLR)     -0.212    14.921    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[15][114]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  2.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.723%)  route 0.637ns (83.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.252     3.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X38Y298        FDCE (Remov_fdce_C_CLR)     -0.050     2.553    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[7][134]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.731%)  route 0.637ns (83.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.251     3.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X41Y298        FDCE (Remov_fdce_C_CLR)     -0.069     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[8][134]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.723%)  route 0.637ns (83.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.252     3.051    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X39Y298        FDCE (Remov_fdce_C_CLR)     -0.069     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[9][134]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.128ns (16.685%)  route 0.639ns (83.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.253     3.053    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X40Y298        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X40Y298        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X40Y298        FDCE (Remov_fdce_C_CLR)     -0.069     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][134]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.128ns (16.577%)  route 0.644ns (83.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.258     3.058    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X37Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X37Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X37Y297        FDCE (Remov_fdce_C_CLR)     -0.069     2.536    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[3][71]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.533%)  route 0.646ns (83.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.260     3.060    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X36Y297        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.873     2.704    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X36Y297        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]/C
                         clock pessimism             -0.299     2.405    
                         clock uncertainty            0.200     2.605    
    SLICE_X36Y297        FDCE (Remov_fdce_C_CLR)     -0.069     2.536    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[4][71]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.739%)  route 0.685ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.299     3.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X38Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X38Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X38Y299        FDCE (Remov_fdce_C_CLR)     -0.050     2.553    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[0][134]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.128ns (15.593%)  route 0.693ns (84.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.307     3.107    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X42Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.869     2.700    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X42Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]/C
                         clock pessimism             -0.299     2.401    
                         clock uncertainty            0.200     2.601    
    SLICE_X42Y299        FDCE (Remov_fdce_C_CLR)     -0.050     2.551    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[13][134]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.739%)  route 0.685ns (84.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.299     3.099    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X39Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X39Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X39Y299        FDCE (Remov_fdce_C_CLR)     -0.069     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[10][134]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.128ns (15.672%)  route 0.689ns (84.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.443     0.443 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.534    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.560 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.726     2.286    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/sclk
    SLICE_X40Y305        FDPE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y305        FDPE (Prop_fdpe_C_Q)         0.100     2.386 r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg/Q
                         net (fo=3, routed)           0.386     2.772    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n
    SLICE_X39Y295        LUT2 (Prop_lut2_I0_O)        0.028     2.800 f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/fsm_go_i_2/O
                         net (fo=2956, routed)        0.303     3.103    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi_n_7
    SLICE_X41Y299        FDCE                                         f  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    AD27                                              0.000     0.000 r  PROG_SCK (IN)
                         net (fo=0)                   0.000     0.000    PROG_SCK
    AD27                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  PROG_SCK_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.801    ember_fpga_i/clkmux_0/inst/sclk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.831 r  ember_fpga_i/clkmux_0/inst/BUFGMUX_inst0/O
                         net (fo=3332, routed)        0.871     2.702    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/sclk
    SLICE_X41Y299        FDCE                                         r  ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]/C
                         clock pessimism             -0.299     2.403    
                         clock uncertainty            0.200     2.603    
    SLICE_X41Y299        FDCE (Remov_fdce_C_CLR)     -0.069     2.534    ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/prog_cnfg_bits_reg[12][134]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.569    





