Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 14 10:48:40 2022
| Host         : LAPTOP-1AJIQUJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.047        0.000                      0                  394        0.142        0.000                      0                  394        9.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.047        0.000                      0                  394        0.142        0.000                      0                  394        9.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_3_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.966ns (20.737%)  route 3.692ns (79.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  ce_gen_i/clk_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  ce_gen_i/clk_EN_reg/Q
                         net (fo=12, routed)          1.658     7.447    stopwatch_i/ce_out
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.746 r  stopwatch_i/cnt_1_reg[3]_i_1/O
                         net (fo=5, routed)           0.676     8.422    stopwatch_i/cnt_1_reg[3]_i_1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  stopwatch_i/cnt_2_reg[3]_i_1/O
                         net (fo=5, routed)           0.816     9.362    stopwatch_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.486 r  stopwatch_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.028    stopwatch_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[0]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.076    stopwatch_i/cnt_3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_3_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.966ns (20.737%)  route 3.692ns (79.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  ce_gen_i/clk_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  ce_gen_i/clk_EN_reg/Q
                         net (fo=12, routed)          1.658     7.447    stopwatch_i/ce_out
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.746 r  stopwatch_i/cnt_1_reg[3]_i_1/O
                         net (fo=5, routed)           0.676     8.422    stopwatch_i/cnt_1_reg[3]_i_1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  stopwatch_i/cnt_2_reg[3]_i_1/O
                         net (fo=5, routed)           0.816     9.362    stopwatch_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.486 r  stopwatch_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.028    stopwatch_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[1]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.076    stopwatch_i/cnt_3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_3_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.966ns (20.737%)  route 3.692ns (79.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  ce_gen_i/clk_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  ce_gen_i/clk_EN_reg/Q
                         net (fo=12, routed)          1.658     7.447    stopwatch_i/ce_out
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.746 r  stopwatch_i/cnt_1_reg[3]_i_1/O
                         net (fo=5, routed)           0.676     8.422    stopwatch_i/cnt_1_reg[3]_i_1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  stopwatch_i/cnt_2_reg[3]_i_1/O
                         net (fo=5, routed)           0.816     9.362    stopwatch_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.486 r  stopwatch_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.028    stopwatch_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[2]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.076    stopwatch_i/cnt_3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_3_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.966ns (20.737%)  route 3.692ns (79.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  ce_gen_i/clk_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  ce_gen_i/clk_EN_reg/Q
                         net (fo=12, routed)          1.658     7.447    stopwatch_i/ce_out
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.299     7.746 r  stopwatch_i/cnt_1_reg[3]_i_1/O
                         net (fo=5, routed)           0.676     8.422    stopwatch_i/cnt_1_reg[3]_i_1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  stopwatch_i/cnt_2_reg[3]_i_1/O
                         net (fo=5, routed)           0.816     9.362    stopwatch_i/cnt_2_reg[3]_i_1_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.486 r  stopwatch_i/cnt_3_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.028    stopwatch_i/cnt_3_reg[3]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[3]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.205    25.076    stopwatch_i/cnt_3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_div_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.890ns (21.040%)  route 3.340ns (78.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.738     5.372    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  ce_gen_i/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_i/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.809     6.700    ce_gen_i/cnt_div[4]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.824 f  ce_gen_i/cnt_div[31]_i_8/O
                         net (fo=1, routed)           0.401     7.225    ce_gen_i/cnt_div[31]_i_8_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.349 f  ce_gen_i/cnt_div[31]_i_4/O
                         net (fo=1, routed)           1.088     8.437    ce_gen_i/cnt_div[31]_i_4_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  ce_gen_i/cnt_div[31]_i_1/O
                         net (fo=32, routed)          1.041     9.602    ce_gen_i/cnt_div[31]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[29]/C
                         clock pessimism              0.428    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_div_reg[29]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_div_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.890ns (21.040%)  route 3.340ns (78.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.738     5.372    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  ce_gen_i/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_i/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.809     6.700    ce_gen_i/cnt_div[4]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.824 f  ce_gen_i/cnt_div[31]_i_8/O
                         net (fo=1, routed)           0.401     7.225    ce_gen_i/cnt_div[31]_i_8_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.349 f  ce_gen_i/cnt_div[31]_i_4/O
                         net (fo=1, routed)           1.088     8.437    ce_gen_i/cnt_div[31]_i_4_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  ce_gen_i/cnt_div[31]_i_1/O
                         net (fo=32, routed)          1.041     9.602    ce_gen_i/cnt_div[31]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[30]/C
                         clock pessimism              0.428    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_div_reg[30]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.157ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_div_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.890ns (21.040%)  route 3.340ns (78.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.738     5.372    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  ce_gen_i/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_i/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.809     6.700    ce_gen_i/cnt_div[4]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.824 f  ce_gen_i/cnt_div[31]_i_8/O
                         net (fo=1, routed)           0.401     7.225    ce_gen_i/cnt_div[31]_i_8_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.349 f  ce_gen_i/cnt_div[31]_i_4/O
                         net (fo=1, routed)           1.088     8.437    ce_gen_i/cnt_div[31]_i_4_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  ce_gen_i/cnt_div[31]_i_1/O
                         net (fo=32, routed)          1.041     9.602    ce_gen_i/cnt_div[31]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.559    24.917    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  ce_gen_i/cnt_div_reg[31]/C
                         clock pessimism              0.428    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.759    ce_gen_i/cnt_div_reg[31]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 15.157    

Slack (MET) :             15.230ns  (required time - arrival time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.828ns (19.473%)  route 3.424ns (80.527%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/Q
                         net (fo=3, routed)           0.828     6.655    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[0]
    SLICE_X37Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_6/O
                         net (fo=1, routed)           0.806     7.585    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_6_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_3/O
                         net (fo=2, routed)           0.806     8.515    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_3_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.639 r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_1/O
                         net (fo=30, routed)          0.983     9.622    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[29]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 15.230    

Slack (MET) :             15.230ns  (required time - arrival time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.828ns (19.473%)  route 3.424ns (80.527%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.736     5.370    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[0]/Q
                         net (fo=3, routed)           0.828     6.655    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[0]
    SLICE_X37Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.779 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_6/O
                         net (fo=1, routed)           0.806     7.585    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_6_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_3/O
                         net (fo=2, routed)           0.806     8.515    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_3_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I0_O)        0.124     8.639 r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_1/O
                         net (fo=30, routed)          0.983     9.622    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt[30]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.557    24.915    gen_btn_in[0].btn_in_inst/debouncer_i/clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[30]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X36Y64         FDRE (Setup_fdre_C_R)       -0.429    24.852    gen_btn_in[0].btn_in_inst/debouncer_i/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         24.852    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 15.230    

Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 ce_gen_i/cnt_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/cnt_div_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.890ns (21.752%)  route 3.202ns (78.248%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.738     5.372    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  ce_gen_i/cnt_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  ce_gen_i/cnt_div_reg[4]/Q
                         net (fo=2, routed)           0.809     6.700    ce_gen_i/cnt_div[4]
    SLICE_X39Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.824 f  ce_gen_i/cnt_div[31]_i_8/O
                         net (fo=1, routed)           0.401     7.225    ce_gen_i/cnt_div[31]_i_8_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.349 f  ce_gen_i/cnt_div[31]_i_4/O
                         net (fo=1, routed)           1.088     8.437    ce_gen_i/cnt_div[31]_i_4_n_0
    SLICE_X39Y57         LUT4 (Prop_lut4_I1_O)        0.124     8.561 r  ce_gen_i/cnt_div[31]_i_1/O
                         net (fo=32, routed)          0.903     9.464    ce_gen_i/cnt_div[31]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  ce_gen_i/cnt_div_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.560    24.918    ce_gen_i/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  ce_gen_i/cnt_div_reg[25]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    24.760    ce_gen_i/cnt_div_reg[25]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                 15.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_pres_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/FSM_onehot_pres_st_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.585     1.463    stopwatch_fsm_i/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[3]/Q
                         net (fo=4, routed)           0.089     1.693    gen_btn_in[2].btn_in_inst/debouncer_i/Q[2]
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.738 r  gen_btn_in[2].btn_in_inst/debouncer_i/FSM_onehot_pres_st[4]_i_1/O
                         net (fo=1, routed)           0.000     1.738    stopwatch_fsm_i/D[2]
    SLICE_X42Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.854     1.979    stopwatch_fsm_i/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[4]/C
                         clock pessimism             -0.503     1.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120     1.596    stopwatch_fsm_i/FSM_onehot_pres_st_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/CNT_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.192%)  route 0.146ns (50.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.460    stopwatch_i/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  stopwatch_i/cnt_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  stopwatch_i/cnt_0_reg_reg[1]/Q
                         net (fo=5, routed)           0.146     1.747    stopwatch_i/cnt_0_reg[1]
    SLICE_X42Y64         FDRE                                         r  stopwatch_i/CNT_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.853     1.978    stopwatch_i/clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  stopwatch_i/CNT_0_reg[1]/C
                         clock pessimism             -0.481     1.497    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.076     1.573    stopwatch_i/CNT_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.466    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.059     1.673    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.983    gen_btn_in[0].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.022     1.488    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.257%)  route 0.084ns (28.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.084     1.712    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.757 r  seg_disp_driver_i/disp_dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.757    seg_disp_driver_i/disp_dig_s[4]
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     1.981    seg_disp_driver_i/clk
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    seg_disp_driver_i/disp_dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.085     1.713    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  seg_disp_driver_i/disp_dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.758    seg_disp_driver_i/disp_dig_s[3]
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     1.981    seg_disp_driver_i/clk
    SLICE_X43Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091     1.568    seg_disp_driver_i/disp_dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst/sync_reg_i/sig_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.466    gen_btn_in[2].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_reg_reg/Q
                         net (fo=1, routed)           0.062     1.656    gen_btn_in[2].btn_in_inst/sync_reg_i/sig_reg
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     1.983    gen_btn_in[2].btn_in_inst/sync_reg_i/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)        -0.008     1.458    gen_btn_in[2].btn_in_inst/sync_reg_i/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/CNT_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.584     1.462    stopwatch_i/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  stopwatch_i/cnt_1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  stopwatch_i/cnt_1_reg_reg[2]/Q
                         net (fo=5, routed)           0.089     1.699    stopwatch_i/cnt_1_reg[2]
    SLICE_X43Y63         FDRE                                         r  stopwatch_i/CNT_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.853     1.978    stopwatch_i/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  stopwatch_i/CNT_1_reg[2]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.017     1.492    stopwatch_i/CNT_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/CNT_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.148ns (62.060%)  route 0.090ns (37.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.584     1.462    stopwatch_i/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  stopwatch_i/cnt_1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  stopwatch_i/cnt_1_reg_reg[3]/Q
                         net (fo=4, routed)           0.090     1.701    stopwatch_i/cnt_1_reg[3]
    SLICE_X43Y63         FDRE                                         r  stopwatch_i/CNT_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.853     1.978    stopwatch_i/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  stopwatch_i/CNT_1_reg[3]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.018     1.493    stopwatch_i/CNT_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.086     1.698    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.098     1.796 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     1.981    seg_disp_driver_i/clk
    SLICE_X42Y61         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.585    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 stopwatch_fsm_i/FSM_onehot_pres_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_i/FSM_onehot_pres_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.585     1.463    stopwatch_fsm_i/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[1]/Q
                         net (fo=5, routed)           0.161     1.765    gen_btn_in[2].btn_in_inst/edge_detector_i/Q[0]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  gen_btn_in[2].btn_in_inst/edge_detector_i/FSM_onehot_pres_st[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    stopwatch_fsm_i/D[1]
    SLICE_X42Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.854     1.979    stopwatch_fsm_i/clk_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  stopwatch_fsm_i/FSM_onehot_pres_st_reg[2]/C
                         clock pessimism             -0.503     1.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121     1.597    stopwatch_fsm_i/FSM_onehot_pres_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y60    ce_gen_i/clk_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y54    ce_gen_i/cnt_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    ce_gen_i/cnt_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    ce_gen_i/cnt_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y56    ce_gen_i/cnt_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58    ce_gen_i/cnt_div_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58    ce_gen_i/cnt_div_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y58    ce_gen_i/cnt_div_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y54    ce_gen_i/cnt_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y54    ce_gen_i/cnt_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    ce_gen_i/cnt_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    ce_gen_i/cnt_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    ce_gen_i/cnt_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54    ce_gen_i/cnt_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54    ce_gen_i/cnt_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54    ce_gen_i/cnt_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y54    ce_gen_i/cnt_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_i/cnt_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y55    ce_gen_i/cnt_div_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    gen_btn_in[2].btn_in_inst/debouncer_i/wait_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y57    seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[9]/C



