vendor_name = ModelSim
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/qsys_lab.qip
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/qsys_lab.vhd
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/qsys_lab_rst_controller.vhd
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_custom_component.vhd
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sdc
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v
source_file = 1, C:/altera/15.1/lab3/qsys_lab/synthesis/submodules/qsys_lab_LEDS.v
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, c:/altera/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/15.1/lab3/db/ddio_out_uqe.tdf
source_file = 1, C:/altera/15.1/lab3/g44_lab_2.vhd
source_file = 1, C:/altera/15.1/lab3/g44_arccos.vhd
source_file = 1, C:/altera/15.1/lab3/bin2bcd.v
source_file = 1, C:/altera/15.1/lab3/g44_7_segment_decoder.vhd
design_name = qsys_lab
instance = comp, \pushbuttons|WideOr0~0\, pushbuttons|WideOr0~0, qsys_lab, 1
instance = comp, \pushbuttons|WideOr0\, pushbuttons|WideOr0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_spim0_inst_MOSI[0]~output\, hps_0|hps_io|border|hps_io_spim0_inst_MOSI[0]~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CLK~output\, hps_io_hps_io_emac1_inst_TX_CLK~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD0~output\, hps_io_hps_io_emac1_inst_TXD0~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD1~output\, hps_io_hps_io_emac1_inst_TXD1~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD2~output\, hps_io_hps_io_emac1_inst_TXD2~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD3~output\, hps_io_hps_io_emac1_inst_TXD3~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_MDC~output\, hps_io_hps_io_emac1_inst_MDC~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CTL~output\, hps_io_hps_io_emac1_inst_TX_CTL~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_qspi_inst_SS0~output\, hps_io_hps_io_qspi_inst_SS0~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_qspi_inst_CLK~output\, hps_io_hps_io_qspi_inst_CLK~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_sdio_inst_CLK~output\, hps_io_hps_io_sdio_inst_CLK~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_usb1_inst_STP~output\, hps_io_hps_io_usb1_inst_STP~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_spim0_inst_CLK~output\, hps_io_hps_io_spim0_inst_CLK~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_spim0_inst_SS0~output\, hps_io_hps_io_spim0_inst_SS0~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_uart0_inst_TX~output\, hps_io_hps_io_uart0_inst_TX~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_can0_inst_TX~output\, hps_io_hps_io_can0_inst_TX~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_CLK~output\, hps_io_hps_io_trace_inst_CLK~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D0~output\, hps_io_hps_io_trace_inst_D0~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D1~output\, hps_io_hps_io_trace_inst_D1~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D2~output\, hps_io_hps_io_trace_inst_D2~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D3~output\, hps_io_hps_io_trace_inst_D3~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D4~output\, hps_io_hps_io_trace_inst_D4~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D5~output\, hps_io_hps_io_trace_inst_D5~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D6~output\, hps_io_hps_io_trace_inst_D6~output, qsys_lab, 1
instance = comp, \hps_io_hps_io_trace_inst_D7~output\, hps_io_hps_io_trace_inst_D7~output, qsys_lab, 1
instance = comp, \memory_mem_a[0]~output\, memory_mem_a[0]~output, qsys_lab, 1
instance = comp, \memory_mem_a[1]~output\, memory_mem_a[1]~output, qsys_lab, 1
instance = comp, \memory_mem_a[2]~output\, memory_mem_a[2]~output, qsys_lab, 1
instance = comp, \memory_mem_a[3]~output\, memory_mem_a[3]~output, qsys_lab, 1
instance = comp, \memory_mem_a[4]~output\, memory_mem_a[4]~output, qsys_lab, 1
instance = comp, \memory_mem_a[5]~output\, memory_mem_a[5]~output, qsys_lab, 1
instance = comp, \memory_mem_a[6]~output\, memory_mem_a[6]~output, qsys_lab, 1
instance = comp, \memory_mem_a[7]~output\, memory_mem_a[7]~output, qsys_lab, 1
instance = comp, \memory_mem_a[8]~output\, memory_mem_a[8]~output, qsys_lab, 1
instance = comp, \memory_mem_a[9]~output\, memory_mem_a[9]~output, qsys_lab, 1
instance = comp, \memory_mem_a[10]~output\, memory_mem_a[10]~output, qsys_lab, 1
instance = comp, \memory_mem_a[11]~output\, memory_mem_a[11]~output, qsys_lab, 1
instance = comp, \memory_mem_a[12]~output\, memory_mem_a[12]~output, qsys_lab, 1
instance = comp, \memory_mem_a[13]~output\, memory_mem_a[13]~output, qsys_lab, 1
instance = comp, \memory_mem_a[14]~output\, memory_mem_a[14]~output, qsys_lab, 1
instance = comp, \memory_mem_ba[0]~output\, memory_mem_ba[0]~output, qsys_lab, 1
instance = comp, \memory_mem_ba[1]~output\, memory_mem_ba[1]~output, qsys_lab, 1
instance = comp, \memory_mem_ba[2]~output\, memory_mem_ba[2]~output, qsys_lab, 1
instance = comp, \memory_mem_cke~output\, memory_mem_cke~output, qsys_lab, 1
instance = comp, \memory_mem_cs_n~output\, memory_mem_cs_n~output, qsys_lab, 1
instance = comp, \memory_mem_ras_n~output\, memory_mem_ras_n~output, qsys_lab, 1
instance = comp, \memory_mem_cas_n~output\, memory_mem_cas_n~output, qsys_lab, 1
instance = comp, \memory_mem_we_n~output\, memory_mem_we_n~output, qsys_lab, 1
instance = comp, \memory_mem_reset_n~output\, memory_mem_reset_n~output, qsys_lab, 1
instance = comp, \memory_mem_odt~output\, memory_mem_odt~output, qsys_lab, 1
instance = comp, \rled_export[0]~output\, rled_export[0]~output, qsys_lab, 1
instance = comp, \rled_export[1]~output\, rled_export[1]~output, qsys_lab, 1
instance = comp, \rled_export[2]~output\, rled_export[2]~output, qsys_lab, 1
instance = comp, \rled_export[3]~output\, rled_export[3]~output, qsys_lab, 1
instance = comp, \rled_export[4]~output\, rled_export[4]~output, qsys_lab, 1
instance = comp, \rled_export[5]~output\, rled_export[5]~output, qsys_lab, 1
instance = comp, \rled_export[6]~output\, rled_export[6]~output, qsys_lab, 1
instance = comp, \rled_export[7]~output\, rled_export[7]~output, qsys_lab, 1
instance = comp, \rled_export[8]~output\, rled_export[8]~output, qsys_lab, 1
instance = comp, \rled_export[9]~output\, rled_export[9]~output, qsys_lab, 1
instance = comp, \segment0_conduit[0]~output\, segment0_conduit[0]~output, qsys_lab, 1
instance = comp, \segment0_conduit[1]~output\, segment0_conduit[1]~output, qsys_lab, 1
instance = comp, \segment0_conduit[2]~output\, segment0_conduit[2]~output, qsys_lab, 1
instance = comp, \segment0_conduit[3]~output\, segment0_conduit[3]~output, qsys_lab, 1
instance = comp, \segment0_conduit[4]~output\, segment0_conduit[4]~output, qsys_lab, 1
instance = comp, \segment0_conduit[5]~output\, segment0_conduit[5]~output, qsys_lab, 1
instance = comp, \segment0_conduit[6]~output\, segment0_conduit[6]~output, qsys_lab, 1
instance = comp, \segment1_conduit[0]~output\, segment1_conduit[0]~output, qsys_lab, 1
instance = comp, \segment1_conduit[1]~output\, segment1_conduit[1]~output, qsys_lab, 1
instance = comp, \segment1_conduit[2]~output\, segment1_conduit[2]~output, qsys_lab, 1
instance = comp, \segment1_conduit[3]~output\, segment1_conduit[3]~output, qsys_lab, 1
instance = comp, \segment1_conduit[4]~output\, segment1_conduit[4]~output, qsys_lab, 1
instance = comp, \segment1_conduit[5]~output\, segment1_conduit[5]~output, qsys_lab, 1
instance = comp, \segment1_conduit[6]~output\, segment1_conduit[6]~output, qsys_lab, 1
instance = comp, \segment2_conduit[0]~output\, segment2_conduit[0]~output, qsys_lab, 1
instance = comp, \segment2_conduit[1]~output\, segment2_conduit[1]~output, qsys_lab, 1
instance = comp, \segment2_conduit[2]~output\, segment2_conduit[2]~output, qsys_lab, 1
instance = comp, \segment2_conduit[3]~output\, segment2_conduit[3]~output, qsys_lab, 1
instance = comp, \segment2_conduit[4]~output\, segment2_conduit[4]~output, qsys_lab, 1
instance = comp, \segment2_conduit[5]~output\, segment2_conduit[5]~output, qsys_lab, 1
instance = comp, \segment2_conduit[6]~output\, segment2_conduit[6]~output, qsys_lab, 1
instance = comp, \segment3_conduit[0]~output\, segment3_conduit[0]~output, qsys_lab, 1
instance = comp, \segment3_conduit[1]~output\, segment3_conduit[1]~output, qsys_lab, 1
instance = comp, \segment3_conduit[2]~output\, segment3_conduit[2]~output, qsys_lab, 1
instance = comp, \segment3_conduit[3]~output\, segment3_conduit[3]~output, qsys_lab, 1
instance = comp, \segment3_conduit[4]~output\, segment3_conduit[4]~output, qsys_lab, 1
instance = comp, \segment3_conduit[5]~output\, segment3_conduit[5]~output, qsys_lab, 1
instance = comp, \segment3_conduit[6]~output\, segment3_conduit[6]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output\, hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output\, hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output\, hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output\, hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output\, hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output\, hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|pll|pll\, hps_0|hps_io|border|hps_sdram_inst|pll|pll, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \memory_oct_rzqin~input\, memory_oct_rzqin~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, qsys_lab, 1
instance = comp, \memory_mem_dm[2]~_s2p_logic_blk\, memory_mem_dm[2]~_s2p_logic_blk, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \memory_mem_dm[0]~_s2p_logic_blk\, memory_mem_dm[0]~_s2p_logic_blk, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, qsys_lab, 1
instance = comp, \hps_io_hps_io_spim0_inst_MISO~input\, hps_io_hps_io_spim0_inst_MISO~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|spim0_inst\, hps_0|hps_io|border|spim0_inst, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CLK~input\, hps_io_hps_io_emac1_inst_RX_CLK~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CTL~input\, hps_io_hps_io_emac1_inst_RX_CTL~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD0~input\, hps_io_hps_io_emac1_inst_RXD0~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD1~input\, hps_io_hps_io_emac1_inst_RXD1~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD2~input\, hps_io_hps_io_emac1_inst_RXD2~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD3~input\, hps_io_hps_io_emac1_inst_RXD3~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|emac1_inst\, hps_0|hps_io|border|emac1_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input\, hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input\, hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input\, hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input\, hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|qspi_inst\, hps_0|hps_io|border|qspi_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|sdio_inst\, hps_0|hps_io|border|sdio_inst, qsys_lab, 1
instance = comp, \hps_io_hps_io_usb1_inst_CLK~input\, hps_io_hps_io_usb1_inst_CLK~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_usb1_inst_DIR~input\, hps_io_hps_io_usb1_inst_DIR~input, qsys_lab, 1
instance = comp, \hps_io_hps_io_usb1_inst_NXT~input\, hps_io_hps_io_usb1_inst_NXT~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|usb1_inst\, hps_0|hps_io|border|usb1_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input\, hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input\, hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|i2c0_inst\, hps_0|hps_io|border|i2c0_inst, qsys_lab, 1
instance = comp, \hps_io_hps_io_uart0_inst_RX~input\, hps_io_hps_io_uart0_inst_RX~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|uart0_inst\, hps_0|hps_io|border|uart0_inst, qsys_lab, 1
instance = comp, \hps_io_hps_io_can0_inst_RX~input\, hps_io_hps_io_can0_inst_RX~input, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|can0_inst\, hps_0|hps_io|border|can0_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|trace_inst\, hps_0|hps_io|border|trace_inst, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, qsys_lab, 1
instance = comp, \hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, qsys_lab, 1
instance = comp, \clk_clk~input\, clk_clk~input, qsys_lab, 1
instance = comp, \clk_clk~inputCLKENA0\, clk_clk~inputCLKENA0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|av_readdata_pre[26]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|av_readdata_pre[26]~feeder, qsys_lab, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, qsys_lab, 1
instance = comp, \reset_reset_n~input\, reset_reset_n~input, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|clocks_resets\, hps_0|fpga_interfaces|clocks_resets, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, qsys_lab, 1
instance = comp, \rst_controller|rst_controller|merged_reset~0\, rst_controller|rst_controller|merged_reset~0, qsys_lab, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], qsys_lab, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], qsys_lab, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|av_readdata_pre[26]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|av_readdata_pre[26], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter~1\, mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[1]\, mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][96]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][100]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0\, mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|m0_write~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|m0_write~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|m0_write~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|m0_write~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter[0]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter[1]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_translator|wait_latency_counter[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|write~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|write~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux|src1_valid~0\, mm_interconnect_0|rsp_demux|src1_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|wait_latency_counter~0\, mm_interconnect_0|switches_s1_translator|wait_latency_counter~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|wait_latency_counter[1]\, mm_interconnect_0|switches_s1_translator|wait_latency_counter[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][93]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][94]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][95]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][98]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][98], qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|hps2fpga_light_weight\, hps_0|fpga_interfaces|hps2fpga_light_weight, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][101]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~18\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~18, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|always0~0\, mm_interconnect_0|switches_s1_agent_rsp_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][101]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[101]~27\, mm_interconnect_0|rsp_mux_001|src_data[101]~27, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][101]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[101]\, mm_interconnect_0|cmd_mux_003|src_data[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~19\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~19, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|comb~0\, mm_interconnect_0|pushbuttons_s1_agent|comb~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][59]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~0\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][59]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|WideOr0~0\, mm_interconnect_0|rsp_demux_003|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|read~0\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|read~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_busy\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_busy, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, qsys_lab, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[3]~0\, mm_interconnect_0|router_001|src_channel[3]~0, qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, qsys_lab, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src3_valid~1\, mm_interconnect_0|cmd_demux_001|src3_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_valid~0\, mm_interconnect_0|cmd_mux_003|src_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~7\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~6\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][67]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~5\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][67]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~2\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~0\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][68]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~4\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][68]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add1~0\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][69]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~3\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][69]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~1\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add1~1\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|burst_uncompress_byte_counter[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~0\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~1\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~2\, mm_interconnect_0|pushbuttons_s1_agent|uncompressor|last_packet_beat~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|always0~0\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][101]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[101]\, mm_interconnect_0|cmd_mux_001|src_data[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][101]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][60]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][60], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][57]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][57], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src1_valid~1\, mm_interconnect_0|cmd_demux_001|src1_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_valid~0\, mm_interconnect_0|cmd_mux_001|src_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload[0]\, mm_interconnect_0|cmd_mux_001|src_payload[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][67]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][67]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68]~feeder\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1\, mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2\, mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1\, mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1\, mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0\, mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0\, mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3\, mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0\, mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2\, mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][114]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][114]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|rp_valid\, mm_interconnect_0|leds_s1_agent|rp_valid, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0\, mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[101]\, mm_interconnect_0|rsp_mux_001|src_data[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[100]\, mm_interconnect_0|cmd_mux_001|src_data[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][100]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][100]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][100]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[100]\, mm_interconnect_0|cmd_mux_003|src_data[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~18\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~18, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][100]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][100]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~17\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][100]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[100]~26\, mm_interconnect_0|rsp_mux_001|src_data[100]~26, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[100]\, mm_interconnect_0|rsp_mux_001|src_data[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[99]\, mm_interconnect_0|cmd_mux_001|src_data[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][99]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][99]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][99]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~16\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~16, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][99]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~12\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~12, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|always0~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[99]~25\, mm_interconnect_0|rsp_mux_001|src_data[99]~25, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[99]\, mm_interconnect_0|rsp_mux_001|src_data[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~15\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~15, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][98]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~11\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[98]~24\, mm_interconnect_0|rsp_mux_001|src_data[98]~24, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[98]\, mm_interconnect_0|cmd_mux_001|src_data[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[98]\, mm_interconnect_0|rsp_mux_001|src_data[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[97]\, mm_interconnect_0|cmd_mux_001|src_data[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][97]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[97]\, mm_interconnect_0|cmd_mux_003|src_data[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~15\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~15, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][97]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][97]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~14\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][97]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[97]~23\, mm_interconnect_0|rsp_mux_001|src_data[97]~23, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[97]\, mm_interconnect_0|rsp_mux_001|src_data[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[96]\, mm_interconnect_0|cmd_mux_001|src_data[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~9\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][96]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~13\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][96]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[96]~22\, mm_interconnect_0|rsp_mux_001|src_data[96]~22, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[96]\, mm_interconnect_0|rsp_mux_001|src_data[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~12\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~12, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][95]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[95]~21\, mm_interconnect_0|rsp_mux_001|src_data[95]~21, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[95]\, mm_interconnect_0|cmd_mux_003|src_data[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][95]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~13\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][95]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[95]\, mm_interconnect_0|cmd_mux_001|src_data[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[95]\, mm_interconnect_0|rsp_mux_001|src_data[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[94]\, mm_interconnect_0|cmd_mux_001|src_data[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][94]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][94]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[94]\, mm_interconnect_0|cmd_mux_003|src_data[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~12\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~12, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][94]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~7\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][94]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~11\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][94]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][94], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[94]~20\, mm_interconnect_0|rsp_mux_001|src_data[94]~20, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[94]\, mm_interconnect_0|rsp_mux_001|src_data[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~10\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][93]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[93]~19\, mm_interconnect_0|rsp_mux_001|src_data[93]~19, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[93]\, mm_interconnect_0|cmd_mux_003|src_data[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][93]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~11\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][93]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[93]\, mm_interconnect_0|cmd_mux_001|src_data[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][93]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][93]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[93]\, mm_interconnect_0|rsp_mux_001|src_data[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|cp_ready~1\, mm_interconnect_0|switches_s1_agent|cp_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|cp_ready~0\, mm_interconnect_0|switches_s1_agent|cp_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~5\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][66], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~6\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][65], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][68]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~3\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][68]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][68], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|always0~0\, mm_interconnect_0|switches_s1_agent|uncompressor|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_busy\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_busy, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][67]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~4\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][67]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][67], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][69]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~2\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][69]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][69], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~1\, mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][60]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][60], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~1\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][57]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][57], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|Add1~1\, mm_interconnect_0|switches_s1_agent|uncompressor|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|Add0~2\, mm_interconnect_0|switches_s1_agent|uncompressor|Add0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|Add0~1\, mm_interconnect_0|switches_s1_agent|uncompressor|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|Add0~0\, mm_interconnect_0|switches_s1_agent|uncompressor|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|Add1~0\, mm_interconnect_0|switches_s1_agent|uncompressor|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~3\, mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, mm_interconnect_0|switches_s1_agent|uncompressor|burst_uncompress_byte_counter[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~0\, mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~2\, mm_interconnect_0|switches_s1_agent|uncompressor|last_packet_beat~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][92]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~9\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][92]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[92]~18\, mm_interconnect_0|rsp_mux_001|src_data[92]~18, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[92]\, mm_interconnect_0|cmd_mux_003|src_data[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][92]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~10\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][92]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][92]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[92]\, mm_interconnect_0|cmd_mux_001|src_data[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][92]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[92]\, mm_interconnect_0|rsp_mux_001|src_data[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[91]\, mm_interconnect_0|cmd_mux_001|src_data[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][91]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][91]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][91]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~8\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][91]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[91]~17\, mm_interconnect_0|rsp_mux_001|src_data[91]~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[91]\, mm_interconnect_0|rsp_mux_001|src_data[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][90]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~7\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][90]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[90]~16\, mm_interconnect_0|rsp_mux_001|src_data[90]~16, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][90]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[90]\, mm_interconnect_0|cmd_mux_003|src_data[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~8\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][90]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[90]\, mm_interconnect_0|cmd_mux_001|src_data[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[90]\, mm_interconnect_0|rsp_mux_001|src_data[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~0\, mm_interconnect_0|cmd_mux_002|src_payload~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~1\, mm_interconnect_0|cmd_mux_002|src_payload~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~2\, mm_interconnect_0|cmd_mux_002|src_payload~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], qsys_lab, 1
instance = comp, \switches_export[9]~input\, switches_export[9]~input, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], qsys_lab, 1
instance = comp, \switches|read_mux_out[9]\, switches|read_mux_out[9], qsys_lab, 1
instance = comp, \switches|readdata[9]\, switches|readdata[9], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[9]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[9], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]~1\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][9]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][9], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~9\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|always0~0\, mm_interconnect_0|switches_s1_agent_rdata_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][9]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][9], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~14\, mm_interconnect_0|rsp_mux_001|src_payload~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|WideOr0~0\, mm_interconnect_0|rsp_demux_001|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0\, mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][9], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~9\, mm_interconnect_0|cmd_mux_001|src_payload~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], qsys_lab, 1
instance = comp, \leds|always0~0\, leds|always0~0, qsys_lab, 1
instance = comp, \leds|data_out[9]\, leds|data_out[9], qsys_lab, 1
instance = comp, \leds|readdata[9]\, leds|readdata[9], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[9]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[9], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0\, mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][9], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~15\, mm_interconnect_0|rsp_mux_001|src_payload~15, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~8\, mm_interconnect_0|cmd_mux_001|src_payload~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], qsys_lab, 1
instance = comp, \leds|data_out[8]\, leds|data_out[8], qsys_lab, 1
instance = comp, \leds|readdata[8]\, leds|readdata[8], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[8]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[8], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][8], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][8], qsys_lab, 1
instance = comp, \switches_export[8]~input\, switches_export[8]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[8]\, switches|read_mux_out[8], qsys_lab, 1
instance = comp, \switches|readdata[8]\, switches|readdata[8], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[8]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[8], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][8]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][8], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~8\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][8]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][8], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~12\, mm_interconnect_0|rsp_mux_001|src_payload~12, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~13\, mm_interconnect_0|rsp_mux_001|src_payload~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|WideOr0~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~4\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan11~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan11~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~8\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~7\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~3\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~6\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][115]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][115]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][115]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][115]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~2\, mm_interconnect_0|cmd_demux|sink_ready~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|router|Equal2~0\, mm_interconnect_0|router|Equal2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|router|src_channel[3]~0\, mm_interconnect_0|router|src_channel[3]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~0\, mm_interconnect_0|cmd_demux|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|router|Equal2~1\, mm_interconnect_0|router|Equal2~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~0\, mm_interconnect_0|cmd_demux|sink_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~3\, mm_interconnect_0|cmd_demux|sink_ready~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0\, mm_interconnect_0|cmd_demux|WideOr0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|last_cycle~1\, mm_interconnect_0|cmd_mux|last_cycle~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|update_grant~0\, mm_interconnect_0|cmd_mux|update_grant~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|packet_in_progress\, mm_interconnect_0|cmd_mux|packet_in_progress, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|last_cycle~0\, mm_interconnect_0|cmd_mux|last_cycle~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~feeder\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|grant[0]~0\, mm_interconnect_0|cmd_mux|arb|grant[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[0]~0\, mm_interconnect_0|cmd_mux|saved_grant[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[0]\, mm_interconnect_0|cmd_mux|saved_grant[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rdata_fifo|mem[0][31], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~3\, mm_interconnect_0|rsp_mux_001|src_payload~3, qsys_lab, 1
instance = comp, \switches_export[7]~input\, switches_export[7]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[7]\, switches|read_mux_out[7], qsys_lab, 1
instance = comp, \switches|readdata[7]\, switches|readdata[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]~feeder\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][7]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][7], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~7\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][7]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][7], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~10\, mm_interconnect_0|rsp_mux_001|src_payload~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~7\, mm_interconnect_0|cmd_mux_001|src_payload~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], qsys_lab, 1
instance = comp, \leds|data_out[7]\, leds|data_out[7], qsys_lab, 1
instance = comp, \leds|readdata[7]\, leds|readdata[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[7]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~11\, mm_interconnect_0|rsp_mux_001|src_payload~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~6\, mm_interconnect_0|cmd_mux_001|src_payload~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], qsys_lab, 1
instance = comp, \leds|data_out[6]\, leds|data_out[6], qsys_lab, 1
instance = comp, \leds|readdata[6]\, leds|readdata[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[6]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6], qsys_lab, 1
instance = comp, \switches_export[6]~input\, switches_export[6]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[6]\, switches|read_mux_out[6], qsys_lab, 1
instance = comp, \switches|readdata[6]\, switches|readdata[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[6]~feeder\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[6]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[6]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~6\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][6]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][6], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~8\, mm_interconnect_0|rsp_mux_001|src_payload~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~9\, mm_interconnect_0|rsp_mux_001|src_payload~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[73]\, mm_interconnect_0|cmd_mux_001|src_data[73], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[79]\, mm_interconnect_0|cmd_mux_001|src_data[79], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[77]\, mm_interconnect_0|cmd_mux_001|src_data[77], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[71]\, mm_interconnect_0|cmd_mux_001|src_data[71], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[70]\, mm_interconnect_0|cmd_mux_001|src_data[70], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~5\, mm_interconnect_0|cmd_mux_001|src_payload~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], qsys_lab, 1
instance = comp, \leds|data_out[5]~feeder\, leds|data_out[5]~feeder, qsys_lab, 1
instance = comp, \leds|data_out[5]\, leds|data_out[5], qsys_lab, 1
instance = comp, \leds|readdata[5]\, leds|readdata[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[5]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5], qsys_lab, 1
instance = comp, \switches_export[5]~input\, switches_export[5]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[5]\, switches|read_mux_out[5], qsys_lab, 1
instance = comp, \switches|readdata[5]\, switches|readdata[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[5]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][5]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][5], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~5\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][5]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][5], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~6\, mm_interconnect_0|rsp_mux_001|src_payload~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~7\, mm_interconnect_0|rsp_mux_001|src_payload~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[72]\, mm_interconnect_0|cmd_mux_001|src_data[72], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~4\, mm_interconnect_0|cmd_mux_001|src_payload~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], qsys_lab, 1
instance = comp, \leds|data_out[4]\, leds|data_out[4], qsys_lab, 1
instance = comp, \leds|readdata[4]\, leds|readdata[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[4]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4], qsys_lab, 1
instance = comp, \switches_export[4]~input\, switches_export[4]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[4]\, switches|read_mux_out[4], qsys_lab, 1
instance = comp, \switches|readdata[4]\, switches|readdata[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[4]~feeder\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[4]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[4]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][4]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][4], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~4\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][4]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][4], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~4\, mm_interconnect_0|rsp_mux_001|src_payload~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~5\, mm_interconnect_0|rsp_mux_001|src_payload~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[72]\, mm_interconnect_0|cmd_mux_003|src_data[72], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[77]\, mm_interconnect_0|cmd_mux_003|src_data[77], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[78]\, mm_interconnect_0|cmd_mux_003|src_data[78], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[79]\, mm_interconnect_0|cmd_mux_003|src_data[79], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[70]\, mm_interconnect_0|cmd_mux_003|src_data[70], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[71]\, mm_interconnect_0|cmd_mux_003|src_data[71], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~1\, mm_interconnect_0|cmd_mux_003|src_payload~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], qsys_lab, 1
instance = comp, \pushbuttons|always1~0\, pushbuttons|always1~0, qsys_lab, 1
instance = comp, \pushbuttons|irq_mask[3]\, pushbuttons|irq_mask[3], qsys_lab, 1
instance = comp, \pushbuttons_export[3]~input\, pushbuttons_export[3]~input, qsys_lab, 1
instance = comp, \pushbuttons|d1_data_in[3]\, pushbuttons|d1_data_in[3], qsys_lab, 1
instance = comp, \pushbuttons|d2_data_in[3]\, pushbuttons|d2_data_in[3], qsys_lab, 1
instance = comp, \pushbuttons|edge_capture_wr_strobe~0\, pushbuttons|edge_capture_wr_strobe~0, qsys_lab, 1
instance = comp, \pushbuttons|edge_capture~1\, pushbuttons|edge_capture~1, qsys_lab, 1
instance = comp, \pushbuttons|edge_capture[3]\, pushbuttons|edge_capture[3], qsys_lab, 1
instance = comp, \pushbuttons|read_mux_out[3]~3\, pushbuttons|read_mux_out[3]~3, qsys_lab, 1
instance = comp, \pushbuttons|readdata[3]\, pushbuttons|readdata[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[3]\, mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|read~0\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|read~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[1]~1\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[1]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[1]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][3]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~3\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|always0~0\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|always0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][3]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[3]~13\, mm_interconnect_0|rsp_mux_001|src_data[3]~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~3\, mm_interconnect_0|cmd_mux_001|src_payload~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], qsys_lab, 1
instance = comp, \leds|data_out[3]\, leds|data_out[3], qsys_lab, 1
instance = comp, \leds|readdata[3]\, leds|readdata[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[3]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[3]~12\, mm_interconnect_0|rsp_mux_001|src_data[3]~12, qsys_lab, 1
instance = comp, \switches_export[3]~input\, switches_export[3]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[3]\, switches|read_mux_out[3], qsys_lab, 1
instance = comp, \switches|readdata[3]\, switches|readdata[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[3]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~3\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][3]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][3], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[3]~14\, mm_interconnect_0|rsp_mux_001|src_data[3]~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[3]~15\, mm_interconnect_0|rsp_mux_001|src_data[3]~15, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|router|Equal2~3\, mm_interconnect_0|router|Equal2~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|src1_valid~0\, mm_interconnect_0|cmd_demux|src1_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_valid~1\, mm_interconnect_0|cmd_mux_001|src_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][59]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][59], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src1_valid~0\, mm_interconnect_0|rsp_demux_001|src1_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~2\, mm_interconnect_0|cmd_mux_001|src_payload~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], qsys_lab, 1
instance = comp, \leds|data_out[2]\, leds|data_out[2], qsys_lab, 1
instance = comp, \leds|readdata[2]\, leds|readdata[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[2]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~8\, mm_interconnect_0|rsp_mux_001|src_data[2]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][2]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][2], qsys_lab, 1
instance = comp, \pushbuttons_export[2]~input\, pushbuttons_export[2]~input, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~0\, mm_interconnect_0|cmd_mux_003|src_payload~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], qsys_lab, 1
instance = comp, \pushbuttons|irq_mask[2]\, pushbuttons|irq_mask[2], qsys_lab, 1
instance = comp, \pushbuttons|d1_data_in[2]\, pushbuttons|d1_data_in[2], qsys_lab, 1
instance = comp, \pushbuttons|d2_data_in[2]\, pushbuttons|d2_data_in[2], qsys_lab, 1
instance = comp, \pushbuttons|edge_capture~0\, pushbuttons|edge_capture~0, qsys_lab, 1
instance = comp, \pushbuttons|edge_capture[2]\, pushbuttons|edge_capture[2], qsys_lab, 1
instance = comp, \pushbuttons|read_mux_out[2]~2\, pushbuttons|read_mux_out[2]~2, qsys_lab, 1
instance = comp, \pushbuttons|readdata[2]\, pushbuttons|readdata[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[2]\, mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~2\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][2]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][2], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~9\, mm_interconnect_0|rsp_mux_001|src_data[2]~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2], qsys_lab, 1
instance = comp, \switches_export[2]~input\, switches_export[2]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[2]\, switches|read_mux_out[2], qsys_lab, 1
instance = comp, \switches|readdata[2]\, switches|readdata[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[2]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~2\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][2]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][2], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~10\, mm_interconnect_0|rsp_mux_001|src_data[2]~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~11\, mm_interconnect_0|rsp_mux_001|src_data[2]~11, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~5\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][60]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][60], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~1\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][57]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][57], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src1_valid~0\, mm_interconnect_0|rsp_demux_003|src1_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~1\, mm_interconnect_0|cmd_mux_001|src_payload~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], qsys_lab, 1
instance = comp, \leds|data_out[1]\, leds|data_out[1], qsys_lab, 1
instance = comp, \leds|readdata[1]\, leds|readdata[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[1]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[1]~4\, mm_interconnect_0|rsp_mux_001|src_data[1]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][1]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][1], qsys_lab, 1
instance = comp, \pushbuttons_export[1]~input\, pushbuttons_export[1]~input, qsys_lab, 1
instance = comp, \pushbuttons|d1_data_in[1]~feeder\, pushbuttons|d1_data_in[1]~feeder, qsys_lab, 1
instance = comp, \pushbuttons|d1_data_in[1]\, pushbuttons|d1_data_in[1], qsys_lab, 1
instance = comp, \pushbuttons|d2_data_in[1]\, pushbuttons|d2_data_in[1], qsys_lab, 1
instance = comp, \pushbuttons|edge_capture~3\, pushbuttons|edge_capture~3, qsys_lab, 1
instance = comp, \pushbuttons|edge_capture[1]\, pushbuttons|edge_capture[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~3\, mm_interconnect_0|cmd_mux_003|src_payload~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], qsys_lab, 1
instance = comp, \pushbuttons|irq_mask[1]\, pushbuttons|irq_mask[1], qsys_lab, 1
instance = comp, \pushbuttons|read_mux_out[1]~1\, pushbuttons|read_mux_out[1]~1, qsys_lab, 1
instance = comp, \pushbuttons|readdata[1]\, pushbuttons|readdata[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[1]~feeder\, mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[1]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[1]\, mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~1\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][1]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][1], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[1]~5\, mm_interconnect_0|rsp_mux_001|src_data[1]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][1]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][1], qsys_lab, 1
instance = comp, \switches_export[1]~input\, switches_export[1]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[1]\, switches|read_mux_out[1], qsys_lab, 1
instance = comp, \switches|readdata[1]\, switches|readdata[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[1]~feeder\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[1]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[1]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~1\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][1]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][1], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[1]~6\, mm_interconnect_0|rsp_mux_001|src_data[1]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[1]~7\, mm_interconnect_0|rsp_mux_001|src_data[1]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[73]\, mm_interconnect_0|cmd_mux_003|src_data[73], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], qsys_lab, 1
instance = comp, \pushbuttons_export[0]~input\, pushbuttons_export[0]~input, qsys_lab, 1
instance = comp, \pushbuttons|d1_data_in[0]\, pushbuttons|d1_data_in[0], qsys_lab, 1
instance = comp, \pushbuttons|d2_data_in[0]\, pushbuttons|d2_data_in[0], qsys_lab, 1
instance = comp, \pushbuttons|edge_capture~2\, pushbuttons|edge_capture~2, qsys_lab, 1
instance = comp, \pushbuttons|edge_capture[0]\, pushbuttons|edge_capture[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~2\, mm_interconnect_0|cmd_mux_003|src_payload~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], qsys_lab, 1
instance = comp, \pushbuttons|irq_mask[0]\, pushbuttons|irq_mask[0], qsys_lab, 1
instance = comp, \pushbuttons|read_mux_out[0]~0\, pushbuttons|read_mux_out[0]~0, qsys_lab, 1
instance = comp, \pushbuttons|readdata[0]\, pushbuttons|readdata[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[0]\, mm_interconnect_0|pushbuttons_s1_translator|av_readdata_pre[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][0]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[1][0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~0\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][0]\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem[0][0], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~1\, mm_interconnect_0|rsp_mux_001|src_data[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0], qsys_lab, 1
instance = comp, \leds|readdata[0]\, leds|readdata[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[0]\, mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~0\, mm_interconnect_0|rsp_mux_001|src_data[0]~0, qsys_lab, 1
instance = comp, \switches_export[0]~input\, switches_export[0]~input, qsys_lab, 1
instance = comp, \switches|read_mux_out[0]\, switches|read_mux_out[0], qsys_lab, 1
instance = comp, \switches|readdata[0]\, switches|readdata[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|av_readdata_pre[0]\, mm_interconnect_0|switches_s1_translator|av_readdata_pre[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~0\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][0]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][0], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~2\, mm_interconnect_0|rsp_mux_001|src_data[0]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~3\, mm_interconnect_0|rsp_mux_001|src_data[0]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~14\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][101], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[101]\, mm_interconnect_0|rsp_mux|src_data[101], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~13\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~13, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][100]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][100], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[100]\, mm_interconnect_0|rsp_mux|src_data[100], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[99]\, mm_interconnect_0|cmd_mux_003|src_data[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][99]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~17\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~17, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][99]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][99], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[99]\, mm_interconnect_0|rsp_mux|src_data[99], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[98]\, mm_interconnect_0|cmd_mux_003|src_data[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][98]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~16\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~16, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][98]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][98], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[98]\, mm_interconnect_0|rsp_mux|src_data[98], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~10\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~10, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][97], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[97]\, mm_interconnect_0|rsp_mux|src_data[97], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[96]\, mm_interconnect_0|cmd_mux_003|src_data[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~14\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~14, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][96]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][96], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[96]\, mm_interconnect_0|rsp_mux|src_data[96], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~8\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][95], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[95]\, mm_interconnect_0|rsp_mux|src_data[95], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][114]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][114]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux|src0_valid~0\, mm_interconnect_0|rsp_demux|src0_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[94]\, mm_interconnect_0|rsp_mux|src_data[94], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~6\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][93], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[93]\, mm_interconnect_0|rsp_mux|src_data[93], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent|uncompressor|sink_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]~feeder, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~5\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][92], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[92]\, mm_interconnect_0|rsp_mux|src_data[92], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[32]\, mm_interconnect_0|cmd_mux_003|src_data[32], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[33]\, mm_interconnect_0|cmd_mux_003|src_data[33], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[35]\, mm_interconnect_0|cmd_mux_003|src_data[35], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[34]\, mm_interconnect_0|cmd_mux_003|src_data[34], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|WideOr0~0\, mm_interconnect_0|pushbuttons_s1_agent|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|local_write\, mm_interconnect_0|pushbuttons_s1_agent|local_write, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|m0_write\, mm_interconnect_0|pushbuttons_s1_agent|m0_write, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[0]~0\, mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter~2\, mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[0]\, mm_interconnect_0|pushbuttons_s1_translator|wait_latency_counter[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|write~0\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|write~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|WideOr1\, mm_interconnect_0|cmd_mux_003|WideOr1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload[0]\, mm_interconnect_0|cmd_mux_003|src_payload[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|update_grant~0\, mm_interconnect_0|cmd_mux_003|update_grant~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, mm_interconnect_0|cmd_mux_003|packet_in_progress~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress\, mm_interconnect_0|cmd_mux_003|packet_in_progress, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4\, mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\, mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[0]\, mm_interconnect_0|cmd_mux_003|saved_grant[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[91]\, mm_interconnect_0|cmd_mux_003|src_data[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][91]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~9\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][91]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][91], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[91]\, mm_interconnect_0|rsp_mux|src_data[91], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|src3_valid~0\, mm_interconnect_0|cmd_demux|src3_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|src3_valid~1\, mm_interconnect_0|cmd_demux|src3_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|cp_ready~0\, mm_interconnect_0|pushbuttons_s1_agent|cp_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|cp_ready~1\, mm_interconnect_0|pushbuttons_s1_agent|cp_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][114]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~20\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~20, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][114]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][114], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent|rp_valid\, mm_interconnect_0|pushbuttons_s1_agent|rp_valid, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|write~1\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|write~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg~0\, mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg~1\, mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|pushbuttons_s1_translator|read_latency_shift_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0]~0\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, mm_interconnect_0|pushbuttons_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src0_valid\, mm_interconnect_0|rsp_demux_003|src0_valid, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[90]\, mm_interconnect_0|rsp_mux|src_data[90], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|sink_ready~0\, mm_interconnect_0|cmd_demux_001|sink_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|sink_ready~2\, mm_interconnect_0|cmd_demux_001|sink_ready~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~0\, mm_interconnect_0|cmd_demux_001|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1]~0\, mm_interconnect_0|cmd_mux_002|saved_grant[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1]\, mm_interconnect_0|cmd_mux_002|saved_grant[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress~0\, mm_interconnect_0|cmd_mux_002|packet_in_progress~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress\, mm_interconnect_0|cmd_mux_002|packet_in_progress, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1]~1\, mm_interconnect_0|cmd_mux_002|saved_grant[1]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE\, mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent|cp_ready~2\, mm_interconnect_0|switches_s1_agent|cp_ready~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, mm_interconnect_0|switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|write~0\, mm_interconnect_0|switches_s1_agent_rsp_fifo|write~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|wait_latency_counter~1\, mm_interconnect_0|switches_s1_translator|wait_latency_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]\, mm_interconnect_0|switches_s1_translator|wait_latency_counter[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|write~1\, mm_interconnect_0|switches_s1_agent_rsp_fifo|write~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]~0\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]\, mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rdata_fifo|empty\, mm_interconnect_0|switches_s1_agent_rdata_fifo|empty, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1\, mm_interconnect_0|rsp_mux_001|WideOr1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src3_valid~0\, mm_interconnect_0|cmd_demux_001|src3_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[1]~0\, mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[1]\, mm_interconnect_0|cmd_mux_003|saved_grant[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, mm_interconnect_0|pushbuttons_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][115]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[1][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~2\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][115]\, mm_interconnect_0|pushbuttons_s1_agent_rsp_fifo|mem[0][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][115]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][115]\, mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][115], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~2\, mm_interconnect_0|rsp_mux_001|src_payload~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~0\, mm_interconnect_0|rsp_mux_001|src_payload~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~1\, mm_interconnect_0|rsp_mux_001|src_payload~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload[0]\, mm_interconnect_0|rsp_mux_001|src_payload[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[78]\, mm_interconnect_0|cmd_mux_001|src_data[78], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[35]\, mm_interconnect_0|cmd_mux_001|src_data[35], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[33]\, mm_interconnect_0|cmd_mux_001|src_data[33], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[34]\, mm_interconnect_0|cmd_mux_001|src_data[34], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[32]\, mm_interconnect_0|cmd_mux_001|src_data[32], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|WideOr0~0\, mm_interconnect_0|leds_s1_agent|WideOr0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0\, mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1\, mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]\, mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|comb~0\, mm_interconnect_0|leds_s1_agent|comb~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0\, mm_interconnect_0|leds_s1_agent_rsp_fifo|read~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|write~1\, mm_interconnect_0|leds_s1_agent_rsp_fifo|write~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src0_valid\, mm_interconnect_0|rsp_demux_001|src0_valid, qsys_lab, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1\, mm_interconnect_0|rsp_mux|WideOr1, qsys_lab, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~0\, mm_interconnect_0|router_001|Equal1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|router_001|Equal2~0\, mm_interconnect_0|router_001|Equal2~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src1_valid~0\, mm_interconnect_0|cmd_demux_001|src1_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|update_grant~0\, mm_interconnect_0|cmd_mux_001|update_grant~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, mm_interconnect_0|cmd_mux_001|packet_in_progress~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress\, mm_interconnect_0|cmd_mux_001|packet_in_progress, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\, mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[1]\, mm_interconnect_0|cmd_mux_001|saved_grant[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~5\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~0\, mm_interconnect_0|leds_s1_agent|cp_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~1\, mm_interconnect_0|leds_s1_agent|cp_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|local_write\, mm_interconnect_0|leds_s1_agent|local_write, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|m0_write\, mm_interconnect_0|leds_s1_agent|m0_write, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0\, mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter~2\, mm_interconnect_0|leds_s1_translator|wait_latency_counter~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]\, mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1\, mm_interconnect_0|leds_s1_translator|wait_latency_counter~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]\, mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0\, mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~1\, mm_interconnect_0|cmd_demux|sink_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~1\, mm_interconnect_0|router_001|Equal1~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~2\, mm_interconnect_0|router_001|Equal1~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|sink_ready~1\, mm_interconnect_0|cmd_demux_001|sink_ready~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, qsys_lab, 1
instance = comp, \mm_interconnect_0|router|Equal2~2\, mm_interconnect_0|router|Equal2~2, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_demux|src1_valid~1\, mm_interconnect_0|cmd_demux|src1_valid~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\, mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[0]\, mm_interconnect_0|cmd_mux_001|saved_grant[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~0\, mm_interconnect_0|cmd_mux_001|src_payload~0, qsys_lab, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], qsys_lab, 1
instance = comp, \leds|data_out[0]\, leds|data_out[0], qsys_lab, 1
instance = comp, \leds|data_out[3]~DUPLICATE\, leds|data_out[3]~DUPLICATE, qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], qsys_lab, 1
instance = comp, \mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, mm_interconnect_0|qsys_lab_custom_component_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Mult0~8\, qsys_lab_custom_component_0|custom_component|arccos|Mult0~8, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Mult1~8\, qsys_lab_custom_component_0|custom_component|arccos|Mult1~8, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[0]~0\, qsys_lab_custom_component_0|custom_component|arccos|S1[0]~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[0]\, qsys_lab_custom_component_0|custom_component|arccos|S1[0], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~30\, qsys_lab_custom_component_0|custom_component|arccos|Add0~30, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~1\, qsys_lab_custom_component_0|custom_component|arccos|Add0~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[1]\, qsys_lab_custom_component_0|custom_component|arccos|S1[1], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~5\, qsys_lab_custom_component_0|custom_component|arccos|Add0~5, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[2]\, qsys_lab_custom_component_0|custom_component|arccos|S1[2], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~9\, qsys_lab_custom_component_0|custom_component|arccos|Add0~9, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[3]\, qsys_lab_custom_component_0|custom_component|arccos|S1[3], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~13\, qsys_lab_custom_component_0|custom_component|arccos|Add0~13, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[4]\, qsys_lab_custom_component_0|custom_component|arccos|S1[4], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~17\, qsys_lab_custom_component_0|custom_component|arccos|Add0~17, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[5]\, qsys_lab_custom_component_0|custom_component|arccos|S1[5], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~21\, qsys_lab_custom_component_0|custom_component|arccos|Add0~21, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[6]\, qsys_lab_custom_component_0|custom_component|arccos|S1[6], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add0~25\, qsys_lab_custom_component_0|custom_component|arccos|Add0~25, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S1[8]\, qsys_lab_custom_component_0|custom_component|arccos|S1[8], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Mult2~8\, qsys_lab_custom_component_0|custom_component|arccos|Mult2~8, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[0]\, qsys_lab_custom_component_0|custom_component|arccos|S2[0], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[1]\, qsys_lab_custom_component_0|custom_component|arccos|S2[1], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[2]~feeder\, qsys_lab_custom_component_0|custom_component|arccos|S2[2]~feeder, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[2]\, qsys_lab_custom_component_0|custom_component|arccos|S2[2], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[3]~0\, qsys_lab_custom_component_0|custom_component|arccos|S2[3]~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[3]\, qsys_lab_custom_component_0|custom_component|arccos|S2[3], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~0\, qsys_lab_custom_component_0|custom_component|arccos|Add1~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[4]\, qsys_lab_custom_component_0|custom_component|arccos|S2[4], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~1\, qsys_lab_custom_component_0|custom_component|arccos|Add1~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[5]\, qsys_lab_custom_component_0|custom_component|arccos|S2[5], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~2\, qsys_lab_custom_component_0|custom_component|arccos|Add1~2, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[6]\, qsys_lab_custom_component_0|custom_component|arccos|S2[6], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~3\, qsys_lab_custom_component_0|custom_component|arccos|Add1~3, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~4\, qsys_lab_custom_component_0|custom_component|arccos|Add1~4, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[7]\, qsys_lab_custom_component_0|custom_component|arccos|S2[7], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~5\, qsys_lab_custom_component_0|custom_component|arccos|Add1~5, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[8]\, qsys_lab_custom_component_0|custom_component|arccos|S2[8], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add1~6\, qsys_lab_custom_component_0|custom_component|arccos|Add1~6, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|S2[9]\, qsys_lab_custom_component_0|custom_component|arccos|S2[9], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Mult3~8\, qsys_lab_custom_component_0|custom_component|arccos|Mult3~8, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~1\, qsys_lab_custom_component_0|custom_component|arccos|Add2~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~5\, qsys_lab_custom_component_0|custom_component|arccos|Add2~5, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~9\, qsys_lab_custom_component_0|custom_component|arccos|Add2~9, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~13\, qsys_lab_custom_component_0|custom_component|arccos|Add2~13, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~17\, qsys_lab_custom_component_0|custom_component|arccos|Add2~17, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~21\, qsys_lab_custom_component_0|custom_component|arccos|Add2~21, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~25\, qsys_lab_custom_component_0|custom_component|arccos|Add2~25, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~33\, qsys_lab_custom_component_0|custom_component|arccos|Add2~33, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[8]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[8], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[7]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[7], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[6]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[6], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[4]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[4], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|Add2~29\, qsys_lab_custom_component_0|custom_component|arccos|Add2~29, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[9]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[9], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[5]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[5], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~2\, qsys_lab_custom_component_0|custom_component|conversion|bcd~2, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[2]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[2], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[1]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[1], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[3]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[3], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~0\, qsys_lab_custom_component_0|custom_component|conversion|bcd~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~1\, qsys_lab_custom_component_0|custom_component|conversion|bcd~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[2]~4\, qsys_lab_custom_component_0|custom_component|conversion|bcd[2]~4, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|arccos|ANGLE[0]\, qsys_lab_custom_component_0|custom_component|arccos|ANGLE[0], qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[1]~3\, qsys_lab_custom_component_0|custom_component|conversion|bcd[1]~3, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[3]~5\, qsys_lab_custom_component_0|custom_component|conversion|bcd[3]~5, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux6~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux6~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux5~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux5~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux4~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux4~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux3~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux3~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux2~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux2~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux1~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux1~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder0|Mux0~0\, qsys_lab_custom_component_0|custom_component|decoder0|Mux0~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[4]~6\, qsys_lab_custom_component_0|custom_component|conversion|bcd[4]~6, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~7\, qsys_lab_custom_component_0|custom_component|conversion|bcd~7, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~8\, qsys_lab_custom_component_0|custom_component|conversion|bcd~8, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~9\, qsys_lab_custom_component_0|custom_component|conversion|bcd~9, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~10\, qsys_lab_custom_component_0|custom_component|conversion|bcd~10, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~11\, qsys_lab_custom_component_0|custom_component|conversion|bcd~11, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[5]~12\, qsys_lab_custom_component_0|custom_component|conversion|bcd[5]~12, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|RB_Out~1\, qsys_lab_custom_component_0|custom_component|decoder1|RB_Out~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[8]~17\, qsys_lab_custom_component_0|custom_component|conversion|bcd[8]~17, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|LessThan4~0\, qsys_lab_custom_component_0|custom_component|conversion|LessThan4~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|RB_Out~0\, qsys_lab_custom_component_0|custom_component|decoder1|RB_Out~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~15\, qsys_lab_custom_component_0|custom_component|conversion|bcd~15, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[12]~16\, qsys_lab_custom_component_0|custom_component|conversion|bcd[12]~16, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[10]~18\, qsys_lab_custom_component_0|custom_component|conversion|bcd[10]~18, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|RB_Out\, qsys_lab_custom_component_0|custom_component|decoder1|RB_Out, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[6]~13\, qsys_lab_custom_component_0|custom_component|conversion|bcd[6]~13, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd[7]~14\, qsys_lab_custom_component_0|custom_component|conversion|bcd[7]~14, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux6~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux6~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux5~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux5~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux4~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux4~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux3~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux3~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux2~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux2~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux1~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux1~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder1|Mux0~0\, qsys_lab_custom_component_0|custom_component|decoder1|Mux0~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|conversion|bcd~19\, qsys_lab_custom_component_0|custom_component|conversion|bcd~19, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[0]~6\, qsys_lab_custom_component_0|custom_component|decoder2|segments[0]~6, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[1]~0\, qsys_lab_custom_component_0|custom_component|decoder2|segments[1]~0, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[2]~1\, qsys_lab_custom_component_0|custom_component|decoder2|segments[2]~1, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[3]~5\, qsys_lab_custom_component_0|custom_component|decoder2|segments[3]~5, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[4]~2\, qsys_lab_custom_component_0|custom_component|decoder2|segments[4]~2, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[5]~4\, qsys_lab_custom_component_0|custom_component|decoder2|segments[5]~4, qsys_lab, 1
instance = comp, \qsys_lab_custom_component_0|custom_component|decoder2|segments[6]~3\, qsys_lab_custom_component_0|custom_component|decoder2|segments[6]~3, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|debug_apb\, hps_0|fpga_interfaces|debug_apb, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|stm_event\, hps_0|fpga_interfaces|stm_event, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|tpiu\, hps_0|fpga_interfaces|tpiu, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|boot_from_fpga\, hps_0|fpga_interfaces|boot_from_fpga, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|fpga2hps\, hps_0|fpga_interfaces|fpga2hps, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|hps2fpga\, hps_0|fpga_interfaces|hps2fpga, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|f2sdram\, hps_0|fpga_interfaces|f2sdram, qsys_lab, 1
instance = comp, \hps_0|fpga_interfaces|interrupts\, hps_0|fpga_interfaces|interrupts, qsys_lab, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, qsys_lab, 1
