# Timeline

| Due Date            | Time | Item                                              | Status |                            Notes                            |
| :------------------ | :--: | :------------------------------------------------ | :----: | :---------------------------------------------------------: |
| 16/11/16            |  20  | Background Research                               |   [X]  |                                                             |
| 25/11/16            |  30  | Create single node NIOS                           |   [ ]  | May not be meaningful due to multi threded neature of POETS |
| 12/12/16            |  40  | Create multi node NIOS                            |   [ ]  |                    Minimum Viable Product                   |
| 13/12/16            |  10  | Measure performance of MVP                        |   [ ]  |                                                             |
| 17/12/16 - 25/12/16 |   -  | Family Holiday                                    |    -   |                       Merry Christmas                       |
| 10/01/17            |  60  | Convert to single node FPGA                       |   [ ]  |                                                             |
| 22/01/17            |  60  | Expand to multi node FPGA                         |   [ ]  |                                                             |
| 23/01/17            |  10  | Measure Performance of multi node FPGA            |   [ ]  |                                                             |
| 30/1/17             |  10  | Write Interim Report                              |   [ ]  |            To be done in parallel to other tasks            |
|                     |  50  | Attach Network Intefaces (verilog)                |   [ ]  |                                                             |
|                     |  40  | Combine multiple single node FPGAs                |   [ ]  |                                                             |
|                     |  10  | Measure Performance of multiple single node FPGAs |   [ ]  |                                                             |
|                     |  40  | Combine multiple multi node FPGAs                 |   [ ]  |                                                             |
|                     |  10  | Measure Performance of multiple multi node FPGAs  |   [ ]  |                                                             |
|                     |  40  | Create simple tool to convert programs            |   [ ]  |                To be done throughout research               |
| 05/6/17 16:00       |  40  | Write Draft Report + Abstract                     |   [ ]  |                                                             |
| 26/6/17             |  10  | Final Presentation                                |   [ ]  |                                                             |
