<stg><name>jacobi_HLS</name>


<trans_list>

<trans id="576" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="57" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="70" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %J_addr = getelementptr [16 x i32]* %J, i64 0, i64 -4

]]></Node>
<StgValue><ssdm name="J_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %J_addr_1 = getelementptr [16 x i32]* %J, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="J_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %J_addr_2 = getelementptr [16 x i32]* %J, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="J_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %J_addr_3 = getelementptr [16 x i32]* %J, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="J_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %J) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %x) nounwind, !map !18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @jacobi_HLS_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %x_prev = alloca [16 x i32], align 16

]]></Node>
<StgValue><ssdm name="x_prev"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10  %x_new = alloca [16 x i32], align 16

]]></Node>
<StgValue><ssdm name="x_new"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond4 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.preheader5.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %x_prev_addr_1 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_prev_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 0, i32* %x_prev_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_new_addr_1 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_new_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 1, i32* %x_new_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:3  %J_load = load i32* %J_addr, align 4

]]></Node>
<StgValue><ssdm name="J_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:4  %x_prev_addr_3 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_prev_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:5  %x_prev_load_1 = load i32* %x_prev_addr_3, align 16

]]></Node>
<StgValue><ssdm name="x_prev_load_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:39  %J_load_1 = load i32* %J_addr_1, align 4

]]></Node>
<StgValue><ssdm name="J_load_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:40  %x_prev_addr_4 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_prev_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:41  %x_prev_load_2 = load i32* %x_prev_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:3  %J_load = load i32* %J_addr, align 4

]]></Node>
<StgValue><ssdm name="J_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:5  %x_prev_load_1 = load i32* %x_prev_addr_3, align 16

]]></Node>
<StgValue><ssdm name="x_prev_load_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:39  %J_load_1 = load i32* %J_addr_1, align 4

]]></Node>
<StgValue><ssdm name="J_load_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:41  %x_prev_load_2 = load i32* %x_prev_addr_4, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:75  %J_load_2 = load i32* %J_addr_2, align 4

]]></Node>
<StgValue><ssdm name="J_load_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:76  %x_prev_addr_5 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_prev_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:77  %x_prev_load_3 = load i32* %x_prev_addr_5, align 8

]]></Node>
<StgValue><ssdm name="x_prev_load_3"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:111  %J_load_3 = load i32* %J_addr_3, align 4

]]></Node>
<StgValue><ssdm name="J_load_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:112  %x_prev_addr_6 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_prev_addr_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:113  %x_prev_load_4 = load i32* %x_prev_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="145" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:6  %tmp_10 = mul nsw i32 %J_load, %x_prev_load_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:9  %b_addr = getelementptr [4 x i32]* %b, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:42  %tmp_15_0_1_1 = mul nsw i32 %J_load_1, %x_prev_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:45  %b_addr_1 = getelementptr [4 x i32]* %b, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:46  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:75  %J_load_2 = load i32* %J_addr_2, align 4

]]></Node>
<StgValue><ssdm name="J_load_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:77  %x_prev_load_3 = load i32* %x_prev_addr_5, align 8

]]></Node>
<StgValue><ssdm name="x_prev_load_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:111  %J_load_3 = load i32* %J_addr_3, align 4

]]></Node>
<StgValue><ssdm name="J_load_3"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:113  %x_prev_load_4 = load i32* %x_prev_addr_6, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:10  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:46  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:78  %tmp_15_0_2_2 = mul nsw i32 %J_load_2, %x_prev_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:81  %b_addr_2 = getelementptr [4 x i32]* %b, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:82  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:114  %tmp_15_0_3_3 = mul nsw i32 %J_load_3, %x_prev_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_3_3"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:117  %b_addr_3 = getelementptr [4 x i32]* %b, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:118  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:82  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="2">
<![CDATA[
.preheader5.preheader:118  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="177" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:7  %tmp_11 = sitofp i32 %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:11  %tmp_7 = sitofp i32 %b_load to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:43  %tmp_16_0_1_1 = sitofp i32 %tmp_15_0_1_1 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:47  %tmp_7_0_1 = sitofp i32 %b_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="211" st_id="12" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:12  %tmp_8 = fsub double %tmp_7, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:48  %tmp_8_0_1 = fsub double %tmp_7_0_1, %tmp_16_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:79  %tmp_16_0_2_2 = sitofp i32 %tmp_15_0_2_2 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_2_2"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:83  %tmp_7_0_2 = sitofp i32 %b_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:115  %tmp_16_0_3_3 = sitofp i32 %tmp_15_0_3_3 to double

]]></Node>
<StgValue><ssdm name="tmp_16_0_3_3"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:119  %tmp_7_0_3 = sitofp i32 %b_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:12  %tmp_8 = fsub double %tmp_7, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:48  %tmp_8_0_1 = fsub double %tmp_7_0_1, %tmp_16_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:84  %tmp_8_0_2 = fsub double %tmp_7_0_2, %tmp_16_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:120  %tmp_8_0_3 = fsub double %tmp_7_0_3, %tmp_16_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:12  %tmp_8 = fsub double %tmp_7, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:48  %tmp_8_0_1 = fsub double %tmp_7_0_1, %tmp_16_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:84  %tmp_8_0_2 = fsub double %tmp_7_0_2, %tmp_16_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:120  %tmp_8_0_3 = fsub double %tmp_7_0_3, %tmp_16_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="237" st_id="15" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:12  %tmp_8 = fsub double %tmp_7, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:48  %tmp_8_0_1 = fsub double %tmp_7_0_1, %tmp_16_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:84  %tmp_8_0_2 = fsub double %tmp_7_0_2, %tmp_16_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:120  %tmp_8_0_3 = fsub double %tmp_7_0_3, %tmp_16_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:8  %tmp_s = sitofp i32 %J_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:12  %tmp_8 = fsub double %tmp_7, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:44  %tmp_6_0_1 = sitofp i32 %J_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:48  %tmp_8_0_1 = fsub double %tmp_7_0_1, %tmp_16_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:84  %tmp_8_0_2 = fsub double %tmp_7_0_2, %tmp_16_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:120  %tmp_8_0_3 = fsub double %tmp_7_0_3, %tmp_16_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="253" st_id="17" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:80  %tmp_6_0_2 = sitofp i32 %J_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:84  %tmp_8_0_2 = fsub double %tmp_7_0_2, %tmp_16_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.preheader5.preheader:116  %tmp_6_0_3 = sitofp i32 %J_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:120  %tmp_8_0_3 = fsub double %tmp_7_0_3, %tmp_16_0_3_3

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="263" st_id="19" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="267" st_id="20" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="271" st_id="21" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="275" st_id="22" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:13  %tmp_9 = fmul double %tmp_s, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:49  %tmp_10_0_1 = fmul double %tmp_6_0_1, %tmp_8_0_1

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="279" st_id="23" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:85  %tmp_10_0_2 = fmul double %tmp_6_0_2, %tmp_8_0_2

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:121  %tmp_10_0_3 = fmul double %tmp_6_0_3, %tmp_8_0_3

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="283" st_id="24" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="287" st_id="25" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="291" st_id="26" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="295" st_id="27" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="299" st_id="28" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="303" st_id="29" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="307" st_id="30" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="311" st_id="31" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="315" st_id="32" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="319" st_id="33" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="323" st_id="34" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="327" st_id="35" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="331" st_id="36" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="335" st_id="37" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="339" st_id="38" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="343" st_id="39" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="345" st_id="39" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="346" st_id="39" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="347" st_id="40" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="348" st_id="40" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="349" st_id="40" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="351" st_id="41" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="353" st_id="41" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="354" st_id="41" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="355" st_id="42" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="359" st_id="43" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="363" st_id="44" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="364" st_id="44" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="365" st_id="44" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="367" st_id="45" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="370" st_id="45" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="371" st_id="46" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="372" st_id="46" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="373" st_id="46" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="374" st_id="46" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="375" st_id="47" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="376" st_id="47" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="377" st_id="47" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="378" st_id="47" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="379" st_id="48" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="380" st_id="48" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="381" st_id="48" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="382" st_id="48" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="383" st_id="49" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="384" st_id="49" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="385" st_id="49" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="386" st_id="49" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="387" st_id="50" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="388" st_id="50" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="389" st_id="50" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="390" st_id="50" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="391" st_id="51" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="392" st_id="51" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="393" st_id="51" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="394" st_id="51" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="395" st_id="52" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="396" st_id="52" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="397" st_id="52" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="398" st_id="52" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="399" st_id="53" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:14  %x_assign = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="400" st_id="53" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:50  %x_assign_1 = fdiv double 1.000000e+00, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="401" st_id="53" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="402" st_id="53" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="403" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:0  %x_new_addr = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_new_addr"/></StgValue>
</operation>

<operation id="404" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:2  %x_new_load = load i32* %x_new_addr, align 16

]]></Node>
<StgValue><ssdm name="x_new_load"/></StgValue>
</operation>

<operation id="405" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:15  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="406" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:16  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="407" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:17  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="408" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="52" op_0_bw="64">
<![CDATA[
.preheader5.preheader:18  %tmp_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="409" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader5.preheader:19  %mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="410" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="137" op_0_bw="54">
<![CDATA[
.preheader5.preheader:20  %mantissa_V_1_cast = zext i54 %mantissa_V to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_1_cast"/></StgValue>
</operation>

<operation id="411" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:21  %tmp_i_i_i_i_cast5 = zext i11 %tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast5"/></StgValue>
</operation>

<operation id="412" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.preheader:22  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast5

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="413" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader5.preheader:23  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="414" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:24  %tmp_i_i_i = sub i11 1023, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="415" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:25  %tmp_i_i_i_cast = sext i11 %tmp_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="416" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader5.preheader:26  %ush = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="417" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
.preheader5.preheader:27  %sh_assign_2_cast = sext i12 %ush to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_cast"/></StgValue>
</operation>

<operation id="418" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="137" op_0_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_i_i_i_7 = zext i32 %sh_assign_2_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_7"/></StgValue>
</operation>

<operation id="419" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="54" op_0_bw="32">
<![CDATA[
.preheader5.preheader:29  %tmp_i_i_i_cast_8 = zext i32 %sh_assign_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_8"/></StgValue>
</operation>

<operation id="420" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader5.preheader:30  %r_V = lshr i54 %mantissa_V, %tmp_i_i_i_cast_8

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader5.preheader:31  %r_V_1 = shl i137 %mantissa_V_1_cast, %tmp_i_i_i_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader5.preheader:32  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="423" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1">
<![CDATA[
.preheader5.preheader:33  %tmp_12 = zext i1 %tmp_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="424" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:34  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="425" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:35  %p_Val2_20 = select i1 %isNeg, i32 %tmp_12, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="426" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:51  %p_Val2_5 = bitcast double %x_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="427" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:52  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="428" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:53  %tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="429" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="52" op_0_bw="64">
<![CDATA[
.preheader5.preheader:54  %tmp_V_3 = trunc i64 %p_Val2_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="430" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader5.preheader:55  %mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="431" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="137" op_0_bw="54">
<![CDATA[
.preheader5.preheader:56  %mantissa_V_3_cast = zext i54 %mantissa_V_1 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_3_cast"/></StgValue>
</operation>

<operation id="432" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:57  %tmp_i_i_i_i1_cast4 = zext i11 %tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1_cast4"/></StgValue>
</operation>

<operation id="433" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.preheader:58  %sh_assign_3 = add i12 -1023, %tmp_i_i_i_i1_cast4

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader5.preheader:59  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="435" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:60  %tmp_i_i_i1 = sub i11 1023, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="436" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:61  %tmp_i_i_i1_cast = sext i11 %tmp_i_i_i1 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast"/></StgValue>
</operation>

<operation id="437" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader5.preheader:62  %ush_1 = select i1 %isNeg_1, i12 %tmp_i_i_i1_cast, i12 %sh_assign_3

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="438" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
.preheader5.preheader:63  %sh_assign_5_cast = sext i12 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="439" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="137" op_0_bw="32">
<![CDATA[
.preheader5.preheader:64  %tmp_i_i_i1_9 = zext i32 %sh_assign_5_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_9"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="54" op_0_bw="32">
<![CDATA[
.preheader5.preheader:65  %tmp_i_i_i1_cast_10 = zext i32 %sh_assign_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast_10"/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader5.preheader:66  %r_V_2 = lshr i54 %mantissa_V_1, %tmp_i_i_i1_cast_10

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader5.preheader:67  %r_V_3 = shl i137 %mantissa_V_3_cast, %tmp_i_i_i1_9

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="443" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader5.preheader:68  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="444" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1">
<![CDATA[
.preheader5.preheader:69  %tmp_14 = zext i1 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="445" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:70  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_3, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="446" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:71  %p_Val2_22 = select i1 %isNeg_1, i32 %tmp_14, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="447" st_id="54" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:86  %x_assign_2 = fdiv double 1.000000e+00, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="448" st_id="54" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader5.preheader:122  %x_assign_3 = fdiv double 1.000000e+00, %tmp_10_0_3

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="449" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %x_prev_addr = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="x_prev_addr"/></StgValue>
</operation>

<operation id="450" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
.preheader5.preheader:2  %x_new_load = load i32* %x_new_addr, align 16

]]></Node>
<StgValue><ssdm name="x_new_load"/></StgValue>
</operation>

<operation id="451" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:36  %result_V_1 = sub i32 0, %p_Val2_20

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="452" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:37  %p_Val2_21 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="453" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:38  %x_new_addr_3 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_new_addr_3"/></StgValue>
</operation>

<operation id="454" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:72  %result_V_3 = sub i32 0, %p_Val2_22

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="455" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:73  %p_Val2_23 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="456" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:74  %x_new_addr_4 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_new_addr_4"/></StgValue>
</operation>

<operation id="457" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:87  %p_Val2_10 = bitcast double %x_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="458" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:88  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_10, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:89  %tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_10, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="460" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="64">
<![CDATA[
.preheader5.preheader:90  %tmp_V_5 = trunc i64 %p_Val2_10 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="461" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader5.preheader:91  %mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="462" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="137" op_0_bw="54">
<![CDATA[
.preheader5.preheader:92  %mantissa_V_5_cast = zext i54 %mantissa_V_2 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_5_cast"/></StgValue>
</operation>

<operation id="463" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:93  %tmp_i_i_i_i2_cast3 = zext i11 %tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast3"/></StgValue>
</operation>

<operation id="464" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.preheader:94  %sh_assign_6 = add i12 -1023, %tmp_i_i_i_i2_cast3

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="465" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader5.preheader:95  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="466" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:96  %tmp_i_i_i2 = sub i11 1023, %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2"/></StgValue>
</operation>

<operation id="467" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:97  %tmp_i_i_i2_cast = sext i11 %tmp_i_i_i2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_cast"/></StgValue>
</operation>

<operation id="468" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader5.preheader:98  %ush_2 = select i1 %isNeg_2, i12 %tmp_i_i_i2_cast, i12 %sh_assign_6

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="469" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
.preheader5.preheader:99  %sh_assign_8_cast = sext i12 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_8_cast"/></StgValue>
</operation>

<operation id="470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="137" op_0_bw="32">
<![CDATA[
.preheader5.preheader:100  %tmp_i_i_i2_11 = zext i32 %sh_assign_8_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_11"/></StgValue>
</operation>

<operation id="471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="32">
<![CDATA[
.preheader5.preheader:101  %tmp_i_i_i2_cast_12 = zext i32 %sh_assign_8_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_cast_12"/></StgValue>
</operation>

<operation id="472" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader5.preheader:102  %r_V_4 = lshr i54 %mantissa_V_2, %tmp_i_i_i2_cast_12

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="473" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader5.preheader:103  %r_V_5 = shl i137 %mantissa_V_5_cast, %tmp_i_i_i2_11

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="474" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader5.preheader:104  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_4, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="475" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1">
<![CDATA[
.preheader5.preheader:105  %tmp_16 = zext i1 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="476" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:106  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_5, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="477" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:107  %p_Val2_24 = select i1 %isNeg_2, i32 %tmp_16, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="478" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
.preheader5.preheader:123  %p_Val2_15 = bitcast double %x_assign_3 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="479" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader5.preheader:124  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="480" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:125  %tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="481" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="64">
<![CDATA[
.preheader5.preheader:126  %tmp_V_7 = trunc i64 %p_Val2_15 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="482" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.preheader5.preheader:127  %mantissa_V_3 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_3"/></StgValue>
</operation>

<operation id="483" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="137" op_0_bw="54">
<![CDATA[
.preheader5.preheader:128  %mantissa_V_7_cast = zext i54 %mantissa_V_3 to i137

]]></Node>
<StgValue><ssdm name="mantissa_V_7_cast"/></StgValue>
</operation>

<operation id="484" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:129  %tmp_i_i_i_i3_cast2 = zext i11 %tmp_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i3_cast2"/></StgValue>
</operation>

<operation id="485" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.preheader:130  %sh_assign_9 = add i12 -1023, %tmp_i_i_i_i3_cast2

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="486" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.preheader5.preheader:131  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_9, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="487" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:132  %tmp_i_i_i3 = sub i11 1023, %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3"/></StgValue>
</operation>

<operation id="488" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="11">
<![CDATA[
.preheader5.preheader:133  %tmp_i_i_i3_cast = sext i11 %tmp_i_i_i3 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_cast"/></StgValue>
</operation>

<operation id="489" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader5.preheader:134  %ush_3 = select i1 %isNeg_3, i12 %tmp_i_i_i3_cast, i12 %sh_assign_9

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="490" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="12">
<![CDATA[
.preheader5.preheader:135  %sh_assign_11_cast = sext i12 %ush_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_11_cast"/></StgValue>
</operation>

<operation id="491" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="137" op_0_bw="32">
<![CDATA[
.preheader5.preheader:136  %tmp_i_i_i3_13 = zext i32 %sh_assign_11_cast to i137

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_13"/></StgValue>
</operation>

<operation id="492" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="32">
<![CDATA[
.preheader5.preheader:137  %tmp_i_i_i3_cast_14 = zext i32 %sh_assign_11_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_cast_14"/></StgValue>
</operation>

<operation id="493" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader5.preheader:138  %r_V_6 = lshr i54 %mantissa_V_3, %tmp_i_i_i3_cast_14

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="494" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
.preheader5.preheader:139  %r_V_7 = shl i137 %mantissa_V_7_cast, %tmp_i_i_i3_13

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader5.preheader:140  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_6, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="496" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1">
<![CDATA[
.preheader5.preheader:141  %tmp_18 = zext i1 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="497" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:142  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="498" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:143  %p_Val2_26 = select i1 %isNeg_3, i32 %tmp_18, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="499" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.preheader:147  store i32 %x_new_load, i32* %x_prev_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.preheader:148  store i32 %p_Val2_21, i32* %x_new_addr_3, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.preheader:149  store i32 %p_Val2_23, i32* %x_new_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="502" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:108  %result_V_5 = sub i32 0, %p_Val2_24

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="503" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:109  %p_Val2_25 = select i1 %p_Result_2, i32 %result_V_5, i32 %p_Val2_24

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="504" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:110  %x_new_addr_5 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_new_addr_5"/></StgValue>
</operation>

<operation id="505" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:144  %result_V_7 = sub i32 0, %p_Val2_26

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="506" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:145  %p_Val2_27 = select i1 %p_Result_3, i32 %result_V_7, i32 %p_Val2_26

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="507" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:146  %x_new_addr_6 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_new_addr_6"/></StgValue>
</operation>

<operation id="508" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.preheader:150  store i32 %p_Val2_25, i32* %x_new_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.preheader:151  store i32 %p_Val2_27, i32* %x_new_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:152  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="511" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:0  %sum = phi double [ %sum_1, %3 ], [ 0.000000e+00, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="512" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %q = phi i5 [ %q_1, %3 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="513" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %q, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="514" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="515" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %q_1 = add i5 %q, 1

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="516" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_2 = zext i5 %q to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="518" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %x_new_addr_2 = getelementptr inbounds [16 x i32]* %x_new, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="x_new_addr_2"/></StgValue>
</operation>

<operation id="519" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
:5  %x_new_load_1 = load i32* %x_new_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_new_load_1"/></StgValue>
</operation>

<operation id="520" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %x_prev_addr_2 = getelementptr inbounds [16 x i32]* %x_prev, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="x_prev_addr_2"/></StgValue>
</operation>

<operation id="521" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
:9  %x_prev_load = load i32* %x_prev_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="522" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="4">
<![CDATA[
:5  %x_new_load_1 = load i32* %x_new_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_new_load_1"/></StgValue>
</operation>

<operation id="523" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_addr = getelementptr [16 x i32]* %x, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="524" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %x_new_load_1, i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
:9  %x_prev_load = load i32* %x_prev_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_prev_load"/></StgValue>
</operation>

<operation id="526" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3 = sub nsw i32 %x_new_load_1, %x_prev_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="527" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = mul nsw i32 %tmp_3, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="528" st_id="60" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="529" st_id="61" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="530" st_id="62" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="531" st_id="63" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="532" st_id="64" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="533" st_id="65" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_5 = sitofp i32 %tmp_4 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="534" st_id="66" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %sum_1 = fadd double %sum, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="535" st_id="67" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %sum_1 = fadd double %sum, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="536" st_id="68" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %sum_1 = fadd double %sum, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="537" st_id="69" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %sum_1 = fadd double %sum, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="538" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="540" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="70" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %sum_1 = fadd double %sum, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="542" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:14  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="543" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="544" st_id="71" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="545" st_id="72" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="546" st_id="73" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="547" st_id="74" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="548" st_id="75" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="549" st_id="76" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="550" st_id="77" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="551" st_id="78" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="552" st_id="79" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="553" st_id="80" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="554" st_id="81" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="555" st_id="82" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="556" st_id="83" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="557" st_id="84" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="558" st_id="85" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="559" st_id="86" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="560" st_id="87" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="561" st_id="88" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="562" st_id="89" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="563" st_id="90" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="564" st_id="91" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="565" st_id="92" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="566" st_id="93" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="567" st_id="94" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="568" st_id="95" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="569" st_id="96" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="570" st_id="97" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="571" st_id="98" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="572" st_id="99" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="573" st_id="100" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="574" st_id="101" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %error = call double @llvm.sqrt.f64(double %sum)

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="575" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64">
<![CDATA[
:1  ret double %error

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
