module lfsr(
    input clk,rst_n,
    output reg [1:5] noise
);
wire tabs;
assign tabs = ~(noise[5] ^ noise[3]);
always @(posedge clk) begin
    if (rst_n) noise <= 5'd1;
    else noise <= {tabs,noise[1:4]};
end
endmodule