*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /Users/dhruvvaish/Documents/Berkeley/Muller/CIC
INFO: Auto-config - VLOG: /Users/dhruvvaish/Documents/Berkeley/Muller/CIC
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/.dvt/default.build
    -f /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [14 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC.v [10 ms, 56 lines, Verilog_2001] ...
Loading (2) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/accumulator.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/accumulator.v [1 ms, 37 lines, Verilog_2001] ...
Loading (3) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/comb.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/comb.v [2 ms, 39 lines, Verilog_2001] ...
Loading (4) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/differentiator.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/differentiator.v [2 ms, 39 lines, Verilog_2001] ...
Loading (5) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/downsampler.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/downsampler.v [1 ms, 34 lines, Verilog_2001] ...
Loading (6) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/integrator.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/integrator.v [1 ms, 27 lines, Verilog_2001] ...
Loading (7) /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC_tb.v ...
Done /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC_tb.v [3 ms, 79 lines, Verilog_2001] ...
*** Done invocation #1 [20 ms] ***
*** Total number of lines [311] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [25 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.comb, work.CIC_tb
Performing mixed post full build step (MIXED - ELAB) [324 ms] ...
Performing mixed post full build step (MIXED - UNEL) [56 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [55 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [56 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'fw' is never used
    at line 16 in /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC_tb.v [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'stream_out' is never read (connected to sub-instance output port)
    at line 22 in /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC_tb.v [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'ready' is never read (connected to sub-instance output port)
    at line 23 in /Users/dhruvvaish/Documents/Berkeley/Muller/CIC/CIC_tb.v [compile index 7]
*** Done mixed mode extension build [542 ms] ***
*** Total build time [582 ms] ***
