==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file './targeted_functions/fibonacci/targeted_function.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.346 seconds; current memory usage: 70.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'targeted_function' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.016 seconds; current memory usage: 72.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.031 seconds; current memory usage: 72.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'targeted_function/input_000' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_000' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'targeted_function' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'targeted_function'.
@I [HLS-111] Elapsed time: 0.032 seconds; current memory usage: 72.2 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'targeted_function'.
@I [WVHDL-304] Generating RTL VHDL for 'targeted_function'.
@I [WVLOG-307] Generating RTL Verilog for 'targeted_function'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 12.925 seconds; peak memory usage: 72.2 MB.
