5 10 181 3 *
8 /home/bryce3/trevorw/covered/diags/verilog -t main -vcd static_func2.3.vcd -o static_func2.3.cdd -v static_func2.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" static_func2.3.v 1 32 1
2 1 10 17001e 2 1 100c 0 0 1 1 bar[2].b
2 2 10 c0013 2 1 100c 0 0 1 1 bar[3].b
2 3 10 c001e 2 9 1188 1 2 1 18 0 1 1 1 0 0
2 4 10 70008 0 1 1410 0 0 1 1 b2
2 5 10 7001e 2 35 a 3 4
1 a 3 7000a 1 0 3 1 3 17 0 7 3 4 0
1 b2 4 6000a 1 0 0 0 1 17 1 1 0 0 0
4 5 f 5 5
3 0 foo "main.bar[1]" static_func2.3.v 35 39 1
2 6 37 a000a 2 1 100c 0 0 1 1 a
2 7 37 90009 2 1b 100c 6 0 1 18 0 1 1 1 0 0
2 8 37 50005 0 1 1410 0 0 1 1 b
2 9 37 5000a 3 36 e 7 8
1 a 35 18 1 0 0 0 1 17 1 1 1 0 0
1 b 37 60005 1 0 0 0 1 17 1 1 0 1 0
4 9 f 9 9
3 1 main.$u0 "main.$u0" static_func2.3.v 0 22 1
3 2 main.const_func "main.const_func" static_func2.3.v 24 30 1
2 10 26 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 $u1
1 const_func 24 890010 1 0 31 0 32 17 ffffffff ffffffff 4 0 0
1 bit_to_set 25 80000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0
4 10 11 0 0
3 1 main.const_func.$u1 "main.const_func.$u1" static_func2.3.v 0 29 1
2 11 27 110011 0 0 1810 0 0 32 48 0 0
2 12 27 4000d 0 1 1c10 0 0 32 1 const_func
2 13 27 40011 1 37 836 11 12
2 14 28 1d0020 0 0 21810 0 0 1 16 1 0
2 15 28 f0018 1 1 1c08 0 0 32 1 bit_to_set
2 16 28 40019 0 23 1c10 0 15 1 18 0 1 0 0 0 0 const_func
2 17 28 40020 1 37 83a 14 16
4 17 0 0 0
4 13 11 17 17
3 0 foo "main.bar[2]" static_func2.3.v 35 39 1
2 18 37 a000a 2 1 100c 0 0 1 1 a
2 19 37 90009 2 1b 100c 18 0 1 18 0 1 1 1 0 0
2 20 37 50005 0 1 1410 0 0 1 1 b
2 21 37 5000a 3 36 e 19 20
1 a 35 18 1 0 0 0 1 17 1 1 1 0 0
1 b 37 60005 1 0 0 0 1 17 1 1 0 1 0
4 21 f 21 21
3 0 foo "main.bar[3]" static_func2.3.v 35 39 1
2 22 37 a000a 2 1 100c 0 0 1 1 a
2 23 37 90009 2 1b 100c 22 0 1 18 0 1 1 1 0 0
2 24 37 50005 0 1 1410 0 0 1 1 b
2 25 37 5000a 3 36 e 23 24
1 a 35 18 1 0 0 0 1 17 1 1 0 1 0
1 b 37 60005 1 0 0 0 1 17 1 1 1 0 0
4 25 f 25 25
