{"vcs1":{"timestamp_begin":1745965385.114554775, "rt":0.81, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1745965386.041375116, "rt":0.53, "ut":0.20, "st":0.05}}
{"link":{"timestamp_begin":1745965386.715755425, "rt":0.52, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745965384.965967277}
{"VCS_COMP_START_TIME": 1745965384.965967277}
{"VCS_COMP_END_TIME": 1745965387.351516664}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264024}}
{"vcselab": {"peak_mem": 140048}}
