# A makefile that builds an executable "school"

CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
all: $(OBJ)
	$(CC) $(OBJ) -o school

main.o:
	$(CC) -c -o main.o main.c

school.o:
	$(CC) -c -o school.o school.c
