5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd nested_block2.vcd -o nested_block2.cdd -v nested_block2.v
3 0 $root $root NA 0 0
3 0 main main nested_block2.v 1 30
2 1 4 e000e 1 1 4 0 0 b
2 2 4 e000e 1 47 4 1 0 foo.a
2 3 4 90010 1 3a 4 0 2 foo
2 4 4 50005 0 1 400 0 0 a
2 5 4 50010 1 36 f006 3 4
1 b 0 3 30005 1 0 2
1 a 0 4 30005 1 0 2
4 5 5 5
3 2 main.foo main.foo nested_block2.v 14 21
2 6 16 20006 1 3d 31802 0 0 1 0 2 foo_block
1 foo 0 14 50009 1 16 2
1 a 0 15 8 1 16 2
4 6 0 0
3 1 main.foo.foo_block main.foo.foo_block nested_block2.v 16 20
2 7 18 a000d 1 0 20808 0 0 1 1 1
2 8 18 40004 0 1 c00 0 0 c
2 9 18 4000d 1 37 1180a 7 8
2 10 19 f000f 1 1 808 0 0 c
2 11 19 f000f 1 47 808 10 0 bar.a
2 12 19 a0011 1 3a 804 0 11 bar
2 13 19 40006 0 1 c00 0 0 foo
2 14 19 40011 1 37 806 12 13
1 c 0 17 30008 1 16 2
4 14 0 0
4 9 14 14
3 2 main.bar main.bar nested_block2.v 23 28
2 15 26 b000b 1 1 808 0 0 a
2 16 26 a000a 1 1b 20804 15 0 1 0 2
2 17 26 40006 0 1 c00 0 0 bar
2 18 26 4000b 1 37 11806 16 17
1 bar 0 23 50009 1 16 2
1 a 0 24 8 1 16 2
4 18 0 0
