git clone --depth 1 --no-tags https://github.com/ryantheEng/assemblylab3.git f:/verilog_sva_gh_scraper/data/full_repos/242854058
git clone --depth 1 --no-tags https://github.com/manasamudigonda/fpga_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/242926164
git clone --depth 1 --no-tags https://github.com/AndrewBraunEE/FPGA-Ethernet-Project.git f:/verilog_sva_gh_scraper/data/full_repos/242241831
git clone --depth 1 --no-tags https://github.com/fpozzana/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/242176537
git clone --depth 1 --no-tags https://github.com/VladStefanDieaconu/ED.git f:/verilog_sva_gh_scraper/data/full_repos/240087004
git clone --depth 1 --no-tags https://github.com/volatile-kevin/ece385.git f:/verilog_sva_gh_scraper/data/full_repos/241228715
git clone --depth 1 --no-tags https://github.com/sourabhbelekar/KleinDecryption.git f:/verilog_sva_gh_scraper/data/full_repos/241346245
git clone --depth 1 --no-tags https://github.com/unturned24/Security-of-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/240135604
git clone --depth 1 --no-tags https://github.com/victor-espinoza/UART_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/239046680
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/239047902
git clone --depth 1 --no-tags https://github.com/kevanpigott/FPGA_ADC_EEPROM_I2c.git f:/verilog_sva_gh_scraper/data/full_repos/246961830
git clone --depth 1 --no-tags https://github.com/li779/ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/246756379
git clone --depth 1 --no-tags https://github.com/quiatvn/pcie_uscale.git f:/verilog_sva_gh_scraper/data/full_repos/247073259
git clone --depth 1 --no-tags https://github.com/kakysha/go-board-examples.git f:/verilog_sva_gh_scraper/data/full_repos/244243069
git clone --depth 1 --no-tags https://github.com/hwengmgr/SMC-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/244944544
git clone --depth 1 --no-tags https://github.com/minhnvl/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/245077827
git clone --depth 1 --no-tags https://github.com/TitanGuardian/my_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/246661540
git clone --depth 1 --no-tags https://github.com/queentran/CSE140L_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/247147946
git clone --depth 1 --no-tags https://github.com/philongvn99/VolleyballScoreDisplaying.git f:/verilog_sva_gh_scraper/data/full_repos/242672405
git clone --depth 1 --no-tags https://github.com/ronggangzhishen/hw.git f:/verilog_sva_gh_scraper/data/full_repos/245753805
git clone --depth 1 --no-tags https://github.com/TingHLiao/FPGA_SharkHovercraft.git f:/verilog_sva_gh_scraper/data/full_repos/246351394
git clone --depth 1 --no-tags https://github.com/POETSII/BSVFan.git f:/verilog_sva_gh_scraper/data/full_repos/242189518
git clone --depth 1 --no-tags https://github.com/fatihselimyakar/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/241198714
git clone --depth 1 --no-tags https://github.com/rahimie1/ELC-363.git f:/verilog_sva_gh_scraper/data/full_repos/242874456
git clone --depth 1 --no-tags https://github.com/esizzle69/FPGA-Frogger-Game.git f:/verilog_sva_gh_scraper/data/full_repos/242383179
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB6.git f:/verilog_sva_gh_scraper/data/full_repos/241567595
git clone --depth 1 --no-tags https://github.com/GeraHn10/DigitalMIps32.git f:/verilog_sva_gh_scraper/data/full_repos/244518476
git clone --depth 1 --no-tags https://github.com/zhm2go/tetris_processor.git f:/verilog_sva_gh_scraper/data/full_repos/244054393
git clone --depth 1 --no-tags https://github.com/opre-amp/template.git f:/verilog_sva_gh_scraper/data/full_repos/244759004
git clone --depth 1 --no-tags https://github.com/tamst/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/243835595
git clone --depth 1 --no-tags https://github.com/public-domain/cpu8080.git f:/verilog_sva_gh_scraper/data/full_repos/244220226
git clone --depth 1 --no-tags https://github.com/ekiwi/maltese.git f:/verilog_sva_gh_scraper/data/full_repos/241804518
git clone --depth 1 --no-tags https://github.com/nsmith31415/CompArch_SISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/244247738
git clone --depth 1 --no-tags https://github.com/funked1/LEGv8_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/244413848
git clone --depth 1 --no-tags https://github.com/hecmay/fpga-pac-opae.git f:/verilog_sva_gh_scraper/data/full_repos/244784212
git clone --depth 1 --no-tags https://github.com/americobarros/ece243.git f:/verilog_sva_gh_scraper/data/full_repos/243135571
git clone --depth 1 --no-tags https://github.com/Sumeetk96/AVR_based_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/243028848
git clone --depth 1 --no-tags https://github.com/messaging-cells/bug_synth_01.git f:/verilog_sva_gh_scraper/data/full_repos/244946168
git clone --depth 1 --no-tags https://github.com/begumcelik/15-bit-adder-subtractor-overflow-detection.git f:/verilog_sva_gh_scraper/data/full_repos/245015539
git clone --depth 1 --no-tags https://github.com/ArjunRameshV/Computer-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/240653288
git clone --depth 1 --no-tags https://github.com/cpuex2019-1/core2.git f:/verilog_sva_gh_scraper/data/full_repos/240840202
git clone --depth 1 --no-tags https://github.com/rasenganr/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/239851995
git clone --depth 1 --no-tags https://github.com/VictorS67/CSC258_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/240969858
git clone --depth 1 --no-tags https://github.com/welsakka/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/240551882
git clone --depth 1 --no-tags https://github.com/earphonebreaker/EDA_test.git f:/verilog_sva_gh_scraper/data/full_repos/239968592
git clone --depth 1 --no-tags https://github.com/amartya321/Adder_CLA32b.git f:/verilog_sva_gh_scraper/data/full_repos/239729165
git clone --depth 1 --no-tags https://github.com/m-salman-afzal/RISC-V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/239610502
git clone --depth 1 --no-tags https://github.com/tylerakau/ee260_2020_spring_materials_week_06_repo.git f:/verilog_sva_gh_scraper/data/full_repos/242210464
git clone --depth 1 --no-tags https://github.com/LordLittleItaly/ip_amba_axi.git f:/verilog_sva_gh_scraper/data/full_repos/240639403
git clone --depth 1 --no-tags https://github.com/The-Markitecht/FETCH.git f:/verilog_sva_gh_scraper/data/full_repos/246433481
git clone --depth 1 --no-tags https://github.com/mthonorio/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/247110349
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/single-cycle-riscv-cpu.ver2.git f:/verilog_sva_gh_scraper/data/full_repos/241560726
git clone --depth 1 --no-tags https://github.com/juanalbrecht/brg_hardfloat.git f:/verilog_sva_gh_scraper/data/full_repos/241735998
git clone --depth 1 --no-tags https://github.com/Sausy/lighthouse2tracking.git f:/verilog_sva_gh_scraper/data/full_repos/241340422
git clone --depth 1 --no-tags https://github.com/OmarElNaja/EnhancedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/239119093
git clone --depth 1 --no-tags https://github.com/thomasxu97/ECE385_SP2020.git f:/verilog_sva_gh_scraper/data/full_repos/239384936
git clone --depth 1 --no-tags https://github.com/avidf/communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/245739672
git clone --depth 1 --no-tags https://github.com/midn8hustlr/Set-Associative-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/245761893
git clone --depth 1 --no-tags https://github.com/asd08573064/vending-mahine.git f:/verilog_sva_gh_scraper/data/full_repos/239158793
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/ram_init.git f:/verilog_sva_gh_scraper/data/full_repos/239686319
git clone --depth 1 --no-tags https://github.com/varungirish/D_Flip_Flop-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/240419389
git clone --depth 1 --no-tags https://github.com/iamtonyxu/ATE-FW-100018821.git f:/verilog_sva_gh_scraper/data/full_repos/242467901
git clone --depth 1 --no-tags https://github.com/tzutengweng33176/Computer_Architecture_109_1.git f:/verilog_sva_gh_scraper/data/full_repos/242862576
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Seven_Segment_Display.git f:/verilog_sva_gh_scraper/data/full_repos/242926445
git clone --depth 1 --no-tags https://github.com/akshaypsoni/RISC_Processor_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/242048309
git clone --depth 1 --no-tags https://github.com/pevkirill/slave.git f:/verilog_sva_gh_scraper/data/full_repos/244008397
git clone --depth 1 --no-tags https://github.com/AiTran/computerorganization.git f:/verilog_sva_gh_scraper/data/full_repos/245076527
git clone --depth 1 --no-tags https://github.com/taharcharlie/debugging-axi-dma-issue.git f:/verilog_sva_gh_scraper/data/full_repos/245081898
git clone --depth 1 --no-tags https://github.com/peterjohnsonhmc/E155.git f:/verilog_sva_gh_scraper/data/full_repos/243360700
git clone --depth 1 --no-tags https://github.com/ting6/ECE-540-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/241215725
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor_With_Sorting_Code.git f:/verilog_sva_gh_scraper/data/full_repos/239048011
git clone --depth 1 --no-tags https://github.com/ching-min/Dual-Core-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/241576607
git clone --depth 1 --no-tags https://github.com/CatalinaLamboglia/SchoolWork.git f:/verilog_sva_gh_scraper/data/full_repos/240826393
git clone --depth 1 --no-tags https://github.com/Baki-0/Verilog-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/242269320
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_CPU_Execution_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/239045403
git clone --depth 1 --no-tags https://github.com/AlexFrangeskou/CS4341-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/245546623
git clone --depth 1 --no-tags https://github.com/gaochaousc/EE-599_-GaoChao-_-4458723430-.git f:/verilog_sva_gh_scraper/data/full_repos/245584307
git clone --depth 1 --no-tags https://github.com/alu0101119373/uc-monociclo-entrada-salida.git f:/verilog_sva_gh_scraper/data/full_repos/246029825
git clone --depth 1 --no-tags https://github.com/Karl-Cui/realtime-filters.git f:/verilog_sva_gh_scraper/data/full_repos/246966040
git clone --depth 1 --no-tags https://github.com/orenzah/verilog-uart.git f:/verilog_sva_gh_scraper/data/full_repos/243093919
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-Add_Sub_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/243511311
git clone --depth 1 --no-tags https://github.com/flaskur/forward_sbox.git f:/verilog_sva_gh_scraper/data/full_repos/239909177
git clone --depth 1 --no-tags https://github.com/HartnettMatt/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/239853017
git clone --depth 1 --no-tags https://github.com/MorgothCreator/arduboy-rtl-emulator.git f:/verilog_sva_gh_scraper/data/full_repos/239449850
git clone --depth 1 --no-tags https://github.com/kirthithedoer/SPI_FPGA-MSP430.git f:/verilog_sva_gh_scraper/data/full_repos/239333603
git clone --depth 1 --no-tags https://github.com/mun3im/learnverilog.git f:/verilog_sva_gh_scraper/data/full_repos/239493627
git clone --depth 1 --no-tags https://github.com/queentran/cse140l_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/243714375
git clone --depth 1 --no-tags https://github.com/PierreVieira/LAOC_II.git f:/verilog_sva_gh_scraper/data/full_repos/243820365
git clone --depth 1 --no-tags https://github.com/DevBaweja/CPU-Designing.git f:/verilog_sva_gh_scraper/data/full_repos/244031110
git clone --depth 1 --no-tags https://github.com/wuliangshun/FibonacciBinarySystem.git f:/verilog_sva_gh_scraper/data/full_repos/245560108
git clone --depth 1 --no-tags https://github.com/Aditya-Pharande/EE599_Pharande_2739814954.git f:/verilog_sva_gh_scraper/data/full_repos/245577807
git clone --depth 1 --no-tags https://github.com/Cfacultad/CS147-final.git f:/verilog_sva_gh_scraper/data/full_repos/246432724
git clone --depth 1 --no-tags https://github.com/BelyankovOO/CAC.git f:/verilog_sva_gh_scraper/data/full_repos/241855677
git clone --depth 1 --no-tags https://github.com/jessicawalsh/Pipeline-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/242073360
git clone --depth 1 --no-tags https://github.com/JuanAG/DemoJorgeJuanGit.git f:/verilog_sva_gh_scraper/data/full_repos/241430492
git clone --depth 1 --no-tags https://github.com/wanglu0609/FPGA_Bomberman_Game.git f:/verilog_sva_gh_scraper/data/full_repos/241535639
git clone --depth 1 --no-tags https://github.com/wudiudiu07/3DQ5-lab.git f:/verilog_sva_gh_scraper/data/full_repos/242843843
git clone --depth 1 --no-tags https://github.com/Gasparmando/ArquiComp-mips.git f:/verilog_sva_gh_scraper/data/full_repos/242850211
git clone --depth 1 --no-tags https://github.com/brandon-cormier/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/241958303
git clone --depth 1 --no-tags https://github.com/timurxo/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/241295642
