Timing Analyzer report for pinball
Sat Oct 12 22:41:49 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_i'
 13. Slow 1200mV 85C Model Hold: 'clock_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_i'
 22. Slow 1200mV 0C Model Hold: 'clock_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_i'
 30. Fast 1200mV 0C Model Hold: 'clock_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pinball                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processors 3-4         ;   1.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock_i    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 306.94 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clock_i ; -2.258 ; -579.957         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_i ; 0.344 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clock_i ; -3.000 ; -461.000                       ;
+---------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_i'                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.258 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 3.191      ;
; -2.210 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 3.143      ;
; -2.137 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 3.070      ;
; -2.047 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.979      ;
; -2.025 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.958      ;
; -1.988 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.921      ;
; -1.948 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.881      ;
; -1.916 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[10]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.849      ;
; -1.900 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.833      ;
; -1.898 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[12]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.831      ;
; -1.888 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[4]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.821      ;
; -1.888 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[5]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.821      ;
; -1.875 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.804      ;
; -1.871 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.804      ;
; -1.861 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[0]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.794      ;
; -1.860 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.794      ;
; -1.860 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.794      ;
; -1.860 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.794      ;
; -1.856 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.794      ;
; -1.856 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.794      ;
; -1.856 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.794      ;
; -1.827 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.760      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.803 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.737      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.802 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.736      ;
; -1.801 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.734      ;
; -1.797 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.729      ;
; -1.774 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.712      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.764 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.698      ;
; -1.741 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[13]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.674      ;
; -1.737 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.669      ;
; -1.728 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[2]         ; clock_i      ; clock_i     ; 1.000        ; -0.079     ; 2.644      ;
; -1.727 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[18]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.660      ;
; -1.726 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[1]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.659      ;
; -1.715 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.648      ;
; -1.714 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[11]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.647      ;
; -1.710 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[8]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.643      ;
; -1.689 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.622      ;
; -1.688 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.621      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.685 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1]                  ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.613      ;
; -1.678 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.611      ;
; -1.665 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.602      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.662 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.066     ; 2.591      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][19] ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][18] ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][18] ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][18] ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][7]  ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][9]  ; clock_i      ; clock_i     ; 1.000        ; -0.077     ; 2.577      ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_i'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|check_on_s                                               ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                          ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][5]  ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][5]  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][14] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                          ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.594      ;
; 0.382 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|start_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.601      ;
; 0.386 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.605      ;
; 0.391 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                      ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.616      ;
; 0.398 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.617      ;
; 0.401 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.620      ;
; 0.403 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.622      ;
; 0.406 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][13] ; clock_i      ; clock_i     ; 0.000        ; 0.428      ; 0.991      ;
; 0.407 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][19] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.626      ;
; 0.409 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][20] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.628      ;
; 0.414 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.633      ;
; 0.423 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.427      ; 1.007      ;
; 0.461 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.680      ;
; 0.472 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.691      ;
; 0.474 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[7]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.693      ;
; 0.476 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.695      ;
; 0.478 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]    ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[4][11]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[6]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[5]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.700      ;
; 0.502 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|frame_ws2812_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.721      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[0]                ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.723      ;
; 0.505 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3]                ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.725      ;
; 0.510 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.729      ;
; 0.510 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.729      ;
; 0.515 ; rx_uart_i_s                                                                     ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[1]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|d_out_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.737      ;
; 0.527 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.746      ;
; 0.531 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.751      ;
; 0.537 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][13] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.756      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.72 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -1.935 ; -477.503        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.300 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -461.000                      ;
+---------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.935 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.875      ;
; -1.887 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.827      ;
; -1.826 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.766      ;
; -1.727 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.666      ;
; -1.702 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.642      ;
; -1.689 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.629      ;
; -1.660 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.600      ;
; -1.616 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.556      ;
; -1.612 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.552      ;
; -1.607 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.543      ;
; -1.601 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[4]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.541      ;
; -1.595 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.540      ;
; -1.595 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.540      ;
; -1.595 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.540      ;
; -1.590 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[5]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.530      ;
; -1.589 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[10]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.529      ;
; -1.586 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.527      ;
; -1.586 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.527      ;
; -1.586 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.527      ;
; -1.575 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[0]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.515      ;
; -1.571 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[12]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.511      ;
; -1.551 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.491      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.532 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.472      ;
; -1.517 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.457      ;
; -1.511 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.450      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.497 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.442      ;
; -1.497 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.442      ;
; -1.497 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.050     ; 2.442      ;
; -1.465 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[18]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.405      ;
; -1.461 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[2]         ; clock_i      ; clock_i     ; 1.000        ; -0.070     ; 2.386      ;
; -1.454 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[1]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.394      ;
; -1.444 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.383      ;
; -1.440 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[13]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.380      ;
; -1.428 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.367      ;
; -1.428 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.367      ;
; -1.427 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.367      ;
; -1.421 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][9]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.361      ;
; -1.421 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.364      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][19] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][18] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][18] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][18] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][7]  ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][9]  ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][12] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.418 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][17] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.345      ;
; -1.417 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][16] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.357      ;
; -1.416 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[11]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.356      ;
; -1.414 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.354      ;
; -1.409 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[8]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.349      ;
; -1.405 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.341      ;
; -1.404 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][17] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.331      ;
; -1.404 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][14] ; clock_i      ; clock_i     ; 1.000        ; -0.068     ; 2.331      ;
; -1.398 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data                             ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.337      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
; -1.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1]                  ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.332      ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|check_on_s                                               ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                          ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.519      ;
; 0.338 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][5]  ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][5]  ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][14] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                          ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.541      ;
; 0.347 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|start_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.546      ;
; 0.352 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.551      ;
; 0.355 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.557      ;
; 0.363 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.563      ;
; 0.366 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.565      ;
; 0.368 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][19] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][20] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.568      ;
; 0.374 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][13] ; clock_i      ; clock_i     ; 0.000        ; 0.383      ; 0.901      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.573      ;
; 0.387 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.381      ; 0.912      ;
; 0.402 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.601      ;
; 0.423 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.622      ;
; 0.424 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]    ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[4][11]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.623      ;
; 0.430 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.629      ;
; 0.432 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[7]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.436 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.635      ;
; 0.437 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[6]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.636      ;
; 0.437 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[5]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.637      ;
; 0.445 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|frame_ws2812_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.644      ;
; 0.462 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[0]                ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.662      ;
; 0.464 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3]                ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; rx_uart_i_s                                                                     ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[1]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.666      ;
; 0.471 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|d_out_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.670      ;
; 0.475 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.674      ;
; 0.482 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.056      ; 0.682      ;
; 0.484 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.683      ;
; 0.494 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][13] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.693      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -0.813 ; -143.274        ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.179 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -486.364                      ;
+---------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.813 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.763      ;
; -0.785 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.735      ;
; -0.750 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.700      ;
; -0.708 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.657      ;
; -0.698 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.648      ;
; -0.662 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[3]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.612      ;
; -0.646 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[2]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.596      ;
; -0.635 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[10]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.585      ;
; -0.623 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[12]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.573      ;
; -0.618 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[2]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.568      ;
; -0.613 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[5]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.563      ;
; -0.609 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[4]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.559      ;
; -0.601 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.547      ;
; -0.595 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.544      ;
; -0.595 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[0]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.545      ;
; -0.589 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.540      ;
; -0.589 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.540      ;
; -0.589 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.540      ;
; -0.584 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[2]         ; clock_i      ; clock_i     ; 1.000        ; -0.046     ; 1.525      ;
; -0.583 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[1]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.533      ;
; -0.580 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.534      ;
; -0.580 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.534      ;
; -0.580 ; reg_ctrl:reg_ctrl_inst|check_done_s                                    ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.534      ;
; -0.574 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.523      ;
; -0.574 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.523      ;
; -0.562 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.516      ;
; -0.562 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.516      ;
; -0.541 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]              ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.490      ;
; -0.537 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[3][16] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.488      ;
; -0.532 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[13]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.482      ;
; -0.532 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[18]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.482      ;
; -0.531 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][9]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.482      ;
; -0.531 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[22]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.481      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.476      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1]                  ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.471      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.475      ;
; -0.522 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[1]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.472      ;
; -0.519 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[11]       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.469      ;
; -0.518 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|led_config_s[8]        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.468      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.514 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                                              ; clock_i      ; clock_i     ; 1.000        ; -0.041     ; 1.460      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[11]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]               ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.456      ;
; -0.503 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                            ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.450      ;
; -0.503 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_o_s[14]        ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.453      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][19] ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][18] ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][18] ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][18] ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][7]  ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
; -0.497 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[2][9]  ; clock_i      ; clock_i     ; 1.000        ; -0.044     ; 1.440      ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE                           ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN                  ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS               ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS                   ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN                       ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[1]                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                        ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|pwm_done                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_gen                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                          ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                  ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s                  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START                     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reg_ctrl:reg_ctrl_inst|check_on_s                                               ; reg_ctrl:reg_ctrl_inst|check_on_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[1][5]  ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][5]  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[6]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[6]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                       ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_24[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[0]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[2]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                                          ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                               ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[5]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][14] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][14] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|start_ws2812_o_s      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|start_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                      ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|cnt_pwm[5]                          ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                                         ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[0][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[0][13] ; clock_i      ; clock_i     ; 0.000        ; 0.235      ; 0.527      ;
; 0.208 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                  ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s                ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                                 ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s                 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s                      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[7][19] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                                          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[1][20] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]                       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]                           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP                       ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN                   ; clock_i      ; clock_i     ; 0.000        ; 0.233      ; 0.534      ;
; 0.247 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[1]          ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|cnt_led_s[2]              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.368      ;
; 0.253 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_s                        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|start_tx_r_edge                       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[7]    ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[4][11]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[7]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[0]                ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3]                ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                                             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                                   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[6]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6]              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]                    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                                        ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[5]                                         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|TH_s[5]                         ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|d_out_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; rx_uart_i_s                                                                     ; rx_uart_i_ss                                                                        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]                ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[3]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_s[1]     ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|sel_config_i_ss[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; ws2812_ctrl:ws2812_ctrl_inst|WS2812:ws2812_inst|frame_done_s                    ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|frame_ws2812_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.389      ;
; 0.274 ; ws2812_ctrl:ws2812_ctrl_inst|config_leds:config_leds_inst|config_led_o_s[6][13] ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|led_config_array_s[6][13] ; clock_i      ; clock_i     ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|config_done_s         ; ws2812_ctrl:ws2812_ctrl_inst|ws2812_mngt:ws2812_mngt_inst|run_config_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.398      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.258   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clock_i         ; -2.258   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -579.957 ; 0.0   ; 0.0      ; 0.0     ; -486.364            ;
;  clock_i         ; -579.957 ; 0.000 ; N/A      ; N/A     ; -486.364            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_uart_o       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ws2812_data_0_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_rx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_tx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_uart_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_i                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ws2812_data_0_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 4185     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 4185     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 460   ; 460  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock_i ; clock_i ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws2812_data_0_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ws2812_data_0_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 12 22:41:47 2019
Info: Command: quartus_sta pinball -c pinball
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_i clock_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.258            -579.957 clock_i 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -461.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.935            -477.503 clock_i 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -461.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.813            -143.274 clock_i 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -486.364 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Sat Oct 12 22:41:49 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


