
Test low power modes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005448  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005508  08005508  00006508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005574  08005574  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005574  08005574  00006574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800557c  0800557c  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800557c  0800557c  0000657c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005580  08005580  00006580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005584  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000000c  08005590  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  08005590  0000713c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da73  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e0  00000000  00000000  00014aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  00016e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008be  00000000  00000000  000179e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000129a3  00000000  00000000  0001829e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f483  00000000  00000000  0002ac41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00070fd3  00000000  00000000  0003a0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ab097  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000286c  00000000  00000000  000ab0dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008f  00000000  00000000  000ad948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080054f0 	.word	0x080054f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080054f0 	.word	0x080054f0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 ffee 	bl	80012bc <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 ffe9 	bl	80012bc <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__aeabi_dadd>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	464f      	mov	r7, r9
 8000458:	4646      	mov	r6, r8
 800045a:	46d6      	mov	lr, sl
 800045c:	b5c0      	push	{r6, r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	9000      	str	r0, [sp, #0]
 8000462:	9101      	str	r1, [sp, #4]
 8000464:	030e      	lsls	r6, r1, #12
 8000466:	004c      	lsls	r4, r1, #1
 8000468:	0fcd      	lsrs	r5, r1, #31
 800046a:	0a71      	lsrs	r1, r6, #9
 800046c:	9e00      	ldr	r6, [sp, #0]
 800046e:	005f      	lsls	r7, r3, #1
 8000470:	0f76      	lsrs	r6, r6, #29
 8000472:	430e      	orrs	r6, r1
 8000474:	9900      	ldr	r1, [sp, #0]
 8000476:	9200      	str	r2, [sp, #0]
 8000478:	9301      	str	r3, [sp, #4]
 800047a:	00c9      	lsls	r1, r1, #3
 800047c:	4689      	mov	r9, r1
 800047e:	0319      	lsls	r1, r3, #12
 8000480:	0d7b      	lsrs	r3, r7, #21
 8000482:	4698      	mov	r8, r3
 8000484:	9b01      	ldr	r3, [sp, #4]
 8000486:	0a49      	lsrs	r1, r1, #9
 8000488:	0fdb      	lsrs	r3, r3, #31
 800048a:	469c      	mov	ip, r3
 800048c:	9b00      	ldr	r3, [sp, #0]
 800048e:	9a00      	ldr	r2, [sp, #0]
 8000490:	0f5b      	lsrs	r3, r3, #29
 8000492:	430b      	orrs	r3, r1
 8000494:	4641      	mov	r1, r8
 8000496:	0d64      	lsrs	r4, r4, #21
 8000498:	00d2      	lsls	r2, r2, #3
 800049a:	1a61      	subs	r1, r4, r1
 800049c:	4565      	cmp	r5, ip
 800049e:	d100      	bne.n	80004a2 <__aeabi_dadd+0x4e>
 80004a0:	e0a6      	b.n	80005f0 <__aeabi_dadd+0x19c>
 80004a2:	2900      	cmp	r1, #0
 80004a4:	dd72      	ble.n	800058c <__aeabi_dadd+0x138>
 80004a6:	4647      	mov	r7, r8
 80004a8:	2f00      	cmp	r7, #0
 80004aa:	d100      	bne.n	80004ae <__aeabi_dadd+0x5a>
 80004ac:	e0dd      	b.n	800066a <__aeabi_dadd+0x216>
 80004ae:	4fcc      	ldr	r7, [pc, #816]	@ (80007e0 <__aeabi_dadd+0x38c>)
 80004b0:	42bc      	cmp	r4, r7
 80004b2:	d100      	bne.n	80004b6 <__aeabi_dadd+0x62>
 80004b4:	e19a      	b.n	80007ec <__aeabi_dadd+0x398>
 80004b6:	2701      	movs	r7, #1
 80004b8:	2938      	cmp	r1, #56	@ 0x38
 80004ba:	dc17      	bgt.n	80004ec <__aeabi_dadd+0x98>
 80004bc:	2780      	movs	r7, #128	@ 0x80
 80004be:	043f      	lsls	r7, r7, #16
 80004c0:	433b      	orrs	r3, r7
 80004c2:	291f      	cmp	r1, #31
 80004c4:	dd00      	ble.n	80004c8 <__aeabi_dadd+0x74>
 80004c6:	e1dd      	b.n	8000884 <__aeabi_dadd+0x430>
 80004c8:	2720      	movs	r7, #32
 80004ca:	1a78      	subs	r0, r7, r1
 80004cc:	001f      	movs	r7, r3
 80004ce:	4087      	lsls	r7, r0
 80004d0:	46ba      	mov	sl, r7
 80004d2:	0017      	movs	r7, r2
 80004d4:	40cf      	lsrs	r7, r1
 80004d6:	4684      	mov	ip, r0
 80004d8:	0038      	movs	r0, r7
 80004da:	4657      	mov	r7, sl
 80004dc:	4307      	orrs	r7, r0
 80004de:	4660      	mov	r0, ip
 80004e0:	4082      	lsls	r2, r0
 80004e2:	40cb      	lsrs	r3, r1
 80004e4:	1e50      	subs	r0, r2, #1
 80004e6:	4182      	sbcs	r2, r0
 80004e8:	1af6      	subs	r6, r6, r3
 80004ea:	4317      	orrs	r7, r2
 80004ec:	464b      	mov	r3, r9
 80004ee:	1bdf      	subs	r7, r3, r7
 80004f0:	45b9      	cmp	r9, r7
 80004f2:	4180      	sbcs	r0, r0
 80004f4:	4240      	negs	r0, r0
 80004f6:	1a36      	subs	r6, r6, r0
 80004f8:	0233      	lsls	r3, r6, #8
 80004fa:	d400      	bmi.n	80004fe <__aeabi_dadd+0xaa>
 80004fc:	e0ff      	b.n	80006fe <__aeabi_dadd+0x2aa>
 80004fe:	0276      	lsls	r6, r6, #9
 8000500:	0a76      	lsrs	r6, r6, #9
 8000502:	2e00      	cmp	r6, #0
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0xb4>
 8000506:	e13c      	b.n	8000782 <__aeabi_dadd+0x32e>
 8000508:	0030      	movs	r0, r6
 800050a:	f000 feb9 	bl	8001280 <__clzsi2>
 800050e:	0003      	movs	r3, r0
 8000510:	3b08      	subs	r3, #8
 8000512:	2120      	movs	r1, #32
 8000514:	0038      	movs	r0, r7
 8000516:	1aca      	subs	r2, r1, r3
 8000518:	40d0      	lsrs	r0, r2
 800051a:	409e      	lsls	r6, r3
 800051c:	0002      	movs	r2, r0
 800051e:	409f      	lsls	r7, r3
 8000520:	4332      	orrs	r2, r6
 8000522:	429c      	cmp	r4, r3
 8000524:	dd00      	ble.n	8000528 <__aeabi_dadd+0xd4>
 8000526:	e1a6      	b.n	8000876 <__aeabi_dadd+0x422>
 8000528:	1b18      	subs	r0, r3, r4
 800052a:	3001      	adds	r0, #1
 800052c:	1a09      	subs	r1, r1, r0
 800052e:	003e      	movs	r6, r7
 8000530:	408f      	lsls	r7, r1
 8000532:	40c6      	lsrs	r6, r0
 8000534:	1e7b      	subs	r3, r7, #1
 8000536:	419f      	sbcs	r7, r3
 8000538:	0013      	movs	r3, r2
 800053a:	408b      	lsls	r3, r1
 800053c:	4337      	orrs	r7, r6
 800053e:	431f      	orrs	r7, r3
 8000540:	40c2      	lsrs	r2, r0
 8000542:	003b      	movs	r3, r7
 8000544:	0016      	movs	r6, r2
 8000546:	2400      	movs	r4, #0
 8000548:	4313      	orrs	r3, r2
 800054a:	d100      	bne.n	800054e <__aeabi_dadd+0xfa>
 800054c:	e1df      	b.n	800090e <__aeabi_dadd+0x4ba>
 800054e:	077b      	lsls	r3, r7, #29
 8000550:	d100      	bne.n	8000554 <__aeabi_dadd+0x100>
 8000552:	e332      	b.n	8000bba <__aeabi_dadd+0x766>
 8000554:	230f      	movs	r3, #15
 8000556:	003a      	movs	r2, r7
 8000558:	403b      	ands	r3, r7
 800055a:	2b04      	cmp	r3, #4
 800055c:	d004      	beq.n	8000568 <__aeabi_dadd+0x114>
 800055e:	1d3a      	adds	r2, r7, #4
 8000560:	42ba      	cmp	r2, r7
 8000562:	41bf      	sbcs	r7, r7
 8000564:	427f      	negs	r7, r7
 8000566:	19f6      	adds	r6, r6, r7
 8000568:	0233      	lsls	r3, r6, #8
 800056a:	d400      	bmi.n	800056e <__aeabi_dadd+0x11a>
 800056c:	e323      	b.n	8000bb6 <__aeabi_dadd+0x762>
 800056e:	4b9c      	ldr	r3, [pc, #624]	@ (80007e0 <__aeabi_dadd+0x38c>)
 8000570:	3401      	adds	r4, #1
 8000572:	429c      	cmp	r4, r3
 8000574:	d100      	bne.n	8000578 <__aeabi_dadd+0x124>
 8000576:	e0b4      	b.n	80006e2 <__aeabi_dadd+0x28e>
 8000578:	4b9a      	ldr	r3, [pc, #616]	@ (80007e4 <__aeabi_dadd+0x390>)
 800057a:	0564      	lsls	r4, r4, #21
 800057c:	401e      	ands	r6, r3
 800057e:	0d64      	lsrs	r4, r4, #21
 8000580:	0777      	lsls	r7, r6, #29
 8000582:	08d2      	lsrs	r2, r2, #3
 8000584:	0276      	lsls	r6, r6, #9
 8000586:	4317      	orrs	r7, r2
 8000588:	0b36      	lsrs	r6, r6, #12
 800058a:	e0ac      	b.n	80006e6 <__aeabi_dadd+0x292>
 800058c:	2900      	cmp	r1, #0
 800058e:	d100      	bne.n	8000592 <__aeabi_dadd+0x13e>
 8000590:	e07e      	b.n	8000690 <__aeabi_dadd+0x23c>
 8000592:	4641      	mov	r1, r8
 8000594:	1b09      	subs	r1, r1, r4
 8000596:	2c00      	cmp	r4, #0
 8000598:	d000      	beq.n	800059c <__aeabi_dadd+0x148>
 800059a:	e160      	b.n	800085e <__aeabi_dadd+0x40a>
 800059c:	0034      	movs	r4, r6
 800059e:	4648      	mov	r0, r9
 80005a0:	4304      	orrs	r4, r0
 80005a2:	d100      	bne.n	80005a6 <__aeabi_dadd+0x152>
 80005a4:	e1c9      	b.n	800093a <__aeabi_dadd+0x4e6>
 80005a6:	1e4c      	subs	r4, r1, #1
 80005a8:	2901      	cmp	r1, #1
 80005aa:	d100      	bne.n	80005ae <__aeabi_dadd+0x15a>
 80005ac:	e22e      	b.n	8000a0c <__aeabi_dadd+0x5b8>
 80005ae:	4d8c      	ldr	r5, [pc, #560]	@ (80007e0 <__aeabi_dadd+0x38c>)
 80005b0:	42a9      	cmp	r1, r5
 80005b2:	d100      	bne.n	80005b6 <__aeabi_dadd+0x162>
 80005b4:	e224      	b.n	8000a00 <__aeabi_dadd+0x5ac>
 80005b6:	2701      	movs	r7, #1
 80005b8:	2c38      	cmp	r4, #56	@ 0x38
 80005ba:	dc11      	bgt.n	80005e0 <__aeabi_dadd+0x18c>
 80005bc:	0021      	movs	r1, r4
 80005be:	291f      	cmp	r1, #31
 80005c0:	dd00      	ble.n	80005c4 <__aeabi_dadd+0x170>
 80005c2:	e20b      	b.n	80009dc <__aeabi_dadd+0x588>
 80005c4:	2420      	movs	r4, #32
 80005c6:	0037      	movs	r7, r6
 80005c8:	4648      	mov	r0, r9
 80005ca:	1a64      	subs	r4, r4, r1
 80005cc:	40a7      	lsls	r7, r4
 80005ce:	40c8      	lsrs	r0, r1
 80005d0:	4307      	orrs	r7, r0
 80005d2:	4648      	mov	r0, r9
 80005d4:	40a0      	lsls	r0, r4
 80005d6:	40ce      	lsrs	r6, r1
 80005d8:	1e44      	subs	r4, r0, #1
 80005da:	41a0      	sbcs	r0, r4
 80005dc:	1b9b      	subs	r3, r3, r6
 80005de:	4307      	orrs	r7, r0
 80005e0:	1bd7      	subs	r7, r2, r7
 80005e2:	42ba      	cmp	r2, r7
 80005e4:	4192      	sbcs	r2, r2
 80005e6:	4252      	negs	r2, r2
 80005e8:	4665      	mov	r5, ip
 80005ea:	4644      	mov	r4, r8
 80005ec:	1a9e      	subs	r6, r3, r2
 80005ee:	e783      	b.n	80004f8 <__aeabi_dadd+0xa4>
 80005f0:	2900      	cmp	r1, #0
 80005f2:	dc00      	bgt.n	80005f6 <__aeabi_dadd+0x1a2>
 80005f4:	e09c      	b.n	8000730 <__aeabi_dadd+0x2dc>
 80005f6:	4647      	mov	r7, r8
 80005f8:	2f00      	cmp	r7, #0
 80005fa:	d167      	bne.n	80006cc <__aeabi_dadd+0x278>
 80005fc:	001f      	movs	r7, r3
 80005fe:	4317      	orrs	r7, r2
 8000600:	d100      	bne.n	8000604 <__aeabi_dadd+0x1b0>
 8000602:	e0e4      	b.n	80007ce <__aeabi_dadd+0x37a>
 8000604:	1e48      	subs	r0, r1, #1
 8000606:	2901      	cmp	r1, #1
 8000608:	d100      	bne.n	800060c <__aeabi_dadd+0x1b8>
 800060a:	e19b      	b.n	8000944 <__aeabi_dadd+0x4f0>
 800060c:	4f74      	ldr	r7, [pc, #464]	@ (80007e0 <__aeabi_dadd+0x38c>)
 800060e:	42b9      	cmp	r1, r7
 8000610:	d100      	bne.n	8000614 <__aeabi_dadd+0x1c0>
 8000612:	e0eb      	b.n	80007ec <__aeabi_dadd+0x398>
 8000614:	2701      	movs	r7, #1
 8000616:	0001      	movs	r1, r0
 8000618:	2838      	cmp	r0, #56	@ 0x38
 800061a:	dc11      	bgt.n	8000640 <__aeabi_dadd+0x1ec>
 800061c:	291f      	cmp	r1, #31
 800061e:	dd00      	ble.n	8000622 <__aeabi_dadd+0x1ce>
 8000620:	e1c7      	b.n	80009b2 <__aeabi_dadd+0x55e>
 8000622:	2720      	movs	r7, #32
 8000624:	1a78      	subs	r0, r7, r1
 8000626:	001f      	movs	r7, r3
 8000628:	4684      	mov	ip, r0
 800062a:	4087      	lsls	r7, r0
 800062c:	0010      	movs	r0, r2
 800062e:	40c8      	lsrs	r0, r1
 8000630:	4307      	orrs	r7, r0
 8000632:	4660      	mov	r0, ip
 8000634:	4082      	lsls	r2, r0
 8000636:	40cb      	lsrs	r3, r1
 8000638:	1e50      	subs	r0, r2, #1
 800063a:	4182      	sbcs	r2, r0
 800063c:	18f6      	adds	r6, r6, r3
 800063e:	4317      	orrs	r7, r2
 8000640:	444f      	add	r7, r9
 8000642:	454f      	cmp	r7, r9
 8000644:	4180      	sbcs	r0, r0
 8000646:	4240      	negs	r0, r0
 8000648:	1836      	adds	r6, r6, r0
 800064a:	0233      	lsls	r3, r6, #8
 800064c:	d557      	bpl.n	80006fe <__aeabi_dadd+0x2aa>
 800064e:	4b64      	ldr	r3, [pc, #400]	@ (80007e0 <__aeabi_dadd+0x38c>)
 8000650:	3401      	adds	r4, #1
 8000652:	429c      	cmp	r4, r3
 8000654:	d045      	beq.n	80006e2 <__aeabi_dadd+0x28e>
 8000656:	2101      	movs	r1, #1
 8000658:	4b62      	ldr	r3, [pc, #392]	@ (80007e4 <__aeabi_dadd+0x390>)
 800065a:	087a      	lsrs	r2, r7, #1
 800065c:	401e      	ands	r6, r3
 800065e:	4039      	ands	r1, r7
 8000660:	430a      	orrs	r2, r1
 8000662:	07f7      	lsls	r7, r6, #31
 8000664:	4317      	orrs	r7, r2
 8000666:	0876      	lsrs	r6, r6, #1
 8000668:	e771      	b.n	800054e <__aeabi_dadd+0xfa>
 800066a:	001f      	movs	r7, r3
 800066c:	4317      	orrs	r7, r2
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x21e>
 8000670:	e0ad      	b.n	80007ce <__aeabi_dadd+0x37a>
 8000672:	1e4f      	subs	r7, r1, #1
 8000674:	46bc      	mov	ip, r7
 8000676:	2901      	cmp	r1, #1
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x228>
 800067a:	e182      	b.n	8000982 <__aeabi_dadd+0x52e>
 800067c:	4f58      	ldr	r7, [pc, #352]	@ (80007e0 <__aeabi_dadd+0x38c>)
 800067e:	42b9      	cmp	r1, r7
 8000680:	d100      	bne.n	8000684 <__aeabi_dadd+0x230>
 8000682:	e190      	b.n	80009a6 <__aeabi_dadd+0x552>
 8000684:	4661      	mov	r1, ip
 8000686:	2701      	movs	r7, #1
 8000688:	2938      	cmp	r1, #56	@ 0x38
 800068a:	dd00      	ble.n	800068e <__aeabi_dadd+0x23a>
 800068c:	e72e      	b.n	80004ec <__aeabi_dadd+0x98>
 800068e:	e718      	b.n	80004c2 <__aeabi_dadd+0x6e>
 8000690:	4f55      	ldr	r7, [pc, #340]	@ (80007e8 <__aeabi_dadd+0x394>)
 8000692:	1c61      	adds	r1, r4, #1
 8000694:	4239      	tst	r1, r7
 8000696:	d000      	beq.n	800069a <__aeabi_dadd+0x246>
 8000698:	e0d0      	b.n	800083c <__aeabi_dadd+0x3e8>
 800069a:	0031      	movs	r1, r6
 800069c:	4648      	mov	r0, r9
 800069e:	001f      	movs	r7, r3
 80006a0:	4301      	orrs	r1, r0
 80006a2:	4317      	orrs	r7, r2
 80006a4:	2c00      	cmp	r4, #0
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x256>
 80006a8:	e13d      	b.n	8000926 <__aeabi_dadd+0x4d2>
 80006aa:	2900      	cmp	r1, #0
 80006ac:	d100      	bne.n	80006b0 <__aeabi_dadd+0x25c>
 80006ae:	e1bc      	b.n	8000a2a <__aeabi_dadd+0x5d6>
 80006b0:	2f00      	cmp	r7, #0
 80006b2:	d000      	beq.n	80006b6 <__aeabi_dadd+0x262>
 80006b4:	e1bf      	b.n	8000a36 <__aeabi_dadd+0x5e2>
 80006b6:	464b      	mov	r3, r9
 80006b8:	2100      	movs	r1, #0
 80006ba:	08d8      	lsrs	r0, r3, #3
 80006bc:	0777      	lsls	r7, r6, #29
 80006be:	4307      	orrs	r7, r0
 80006c0:	08f0      	lsrs	r0, r6, #3
 80006c2:	0306      	lsls	r6, r0, #12
 80006c4:	054c      	lsls	r4, r1, #21
 80006c6:	0b36      	lsrs	r6, r6, #12
 80006c8:	0d64      	lsrs	r4, r4, #21
 80006ca:	e00c      	b.n	80006e6 <__aeabi_dadd+0x292>
 80006cc:	4f44      	ldr	r7, [pc, #272]	@ (80007e0 <__aeabi_dadd+0x38c>)
 80006ce:	42bc      	cmp	r4, r7
 80006d0:	d100      	bne.n	80006d4 <__aeabi_dadd+0x280>
 80006d2:	e08b      	b.n	80007ec <__aeabi_dadd+0x398>
 80006d4:	2701      	movs	r7, #1
 80006d6:	2938      	cmp	r1, #56	@ 0x38
 80006d8:	dcb2      	bgt.n	8000640 <__aeabi_dadd+0x1ec>
 80006da:	2780      	movs	r7, #128	@ 0x80
 80006dc:	043f      	lsls	r7, r7, #16
 80006de:	433b      	orrs	r3, r7
 80006e0:	e79c      	b.n	800061c <__aeabi_dadd+0x1c8>
 80006e2:	2600      	movs	r6, #0
 80006e4:	2700      	movs	r7, #0
 80006e6:	0524      	lsls	r4, r4, #20
 80006e8:	4334      	orrs	r4, r6
 80006ea:	07ed      	lsls	r5, r5, #31
 80006ec:	432c      	orrs	r4, r5
 80006ee:	0038      	movs	r0, r7
 80006f0:	0021      	movs	r1, r4
 80006f2:	b002      	add	sp, #8
 80006f4:	bce0      	pop	{r5, r6, r7}
 80006f6:	46ba      	mov	sl, r7
 80006f8:	46b1      	mov	r9, r6
 80006fa:	46a8      	mov	r8, r5
 80006fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fe:	077b      	lsls	r3, r7, #29
 8000700:	d004      	beq.n	800070c <__aeabi_dadd+0x2b8>
 8000702:	230f      	movs	r3, #15
 8000704:	403b      	ands	r3, r7
 8000706:	2b04      	cmp	r3, #4
 8000708:	d000      	beq.n	800070c <__aeabi_dadd+0x2b8>
 800070a:	e728      	b.n	800055e <__aeabi_dadd+0x10a>
 800070c:	08f8      	lsrs	r0, r7, #3
 800070e:	4b34      	ldr	r3, [pc, #208]	@ (80007e0 <__aeabi_dadd+0x38c>)
 8000710:	0777      	lsls	r7, r6, #29
 8000712:	4307      	orrs	r7, r0
 8000714:	08f0      	lsrs	r0, r6, #3
 8000716:	429c      	cmp	r4, r3
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x2c8>
 800071a:	e24a      	b.n	8000bb2 <__aeabi_dadd+0x75e>
 800071c:	003b      	movs	r3, r7
 800071e:	4303      	orrs	r3, r0
 8000720:	d059      	beq.n	80007d6 <__aeabi_dadd+0x382>
 8000722:	2680      	movs	r6, #128	@ 0x80
 8000724:	0336      	lsls	r6, r6, #12
 8000726:	4306      	orrs	r6, r0
 8000728:	0336      	lsls	r6, r6, #12
 800072a:	4c2d      	ldr	r4, [pc, #180]	@ (80007e0 <__aeabi_dadd+0x38c>)
 800072c:	0b36      	lsrs	r6, r6, #12
 800072e:	e7da      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000730:	2900      	cmp	r1, #0
 8000732:	d061      	beq.n	80007f8 <__aeabi_dadd+0x3a4>
 8000734:	4641      	mov	r1, r8
 8000736:	1b09      	subs	r1, r1, r4
 8000738:	2c00      	cmp	r4, #0
 800073a:	d100      	bne.n	800073e <__aeabi_dadd+0x2ea>
 800073c:	e0b9      	b.n	80008b2 <__aeabi_dadd+0x45e>
 800073e:	4c28      	ldr	r4, [pc, #160]	@ (80007e0 <__aeabi_dadd+0x38c>)
 8000740:	45a0      	cmp	r8, r4
 8000742:	d100      	bne.n	8000746 <__aeabi_dadd+0x2f2>
 8000744:	e1a5      	b.n	8000a92 <__aeabi_dadd+0x63e>
 8000746:	2701      	movs	r7, #1
 8000748:	2938      	cmp	r1, #56	@ 0x38
 800074a:	dc13      	bgt.n	8000774 <__aeabi_dadd+0x320>
 800074c:	2480      	movs	r4, #128	@ 0x80
 800074e:	0424      	lsls	r4, r4, #16
 8000750:	4326      	orrs	r6, r4
 8000752:	291f      	cmp	r1, #31
 8000754:	dd00      	ble.n	8000758 <__aeabi_dadd+0x304>
 8000756:	e1c8      	b.n	8000aea <__aeabi_dadd+0x696>
 8000758:	2420      	movs	r4, #32
 800075a:	0037      	movs	r7, r6
 800075c:	4648      	mov	r0, r9
 800075e:	1a64      	subs	r4, r4, r1
 8000760:	40a7      	lsls	r7, r4
 8000762:	40c8      	lsrs	r0, r1
 8000764:	4307      	orrs	r7, r0
 8000766:	4648      	mov	r0, r9
 8000768:	40a0      	lsls	r0, r4
 800076a:	40ce      	lsrs	r6, r1
 800076c:	1e44      	subs	r4, r0, #1
 800076e:	41a0      	sbcs	r0, r4
 8000770:	199b      	adds	r3, r3, r6
 8000772:	4307      	orrs	r7, r0
 8000774:	18bf      	adds	r7, r7, r2
 8000776:	4297      	cmp	r7, r2
 8000778:	4192      	sbcs	r2, r2
 800077a:	4252      	negs	r2, r2
 800077c:	4644      	mov	r4, r8
 800077e:	18d6      	adds	r6, r2, r3
 8000780:	e763      	b.n	800064a <__aeabi_dadd+0x1f6>
 8000782:	0038      	movs	r0, r7
 8000784:	f000 fd7c 	bl	8001280 <__clzsi2>
 8000788:	0003      	movs	r3, r0
 800078a:	3318      	adds	r3, #24
 800078c:	2b1f      	cmp	r3, #31
 800078e:	dc00      	bgt.n	8000792 <__aeabi_dadd+0x33e>
 8000790:	e6bf      	b.n	8000512 <__aeabi_dadd+0xbe>
 8000792:	003a      	movs	r2, r7
 8000794:	3808      	subs	r0, #8
 8000796:	4082      	lsls	r2, r0
 8000798:	429c      	cmp	r4, r3
 800079a:	dd00      	ble.n	800079e <__aeabi_dadd+0x34a>
 800079c:	e083      	b.n	80008a6 <__aeabi_dadd+0x452>
 800079e:	1b1b      	subs	r3, r3, r4
 80007a0:	1c58      	adds	r0, r3, #1
 80007a2:	281f      	cmp	r0, #31
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_dadd+0x354>
 80007a6:	e1b4      	b.n	8000b12 <__aeabi_dadd+0x6be>
 80007a8:	0017      	movs	r7, r2
 80007aa:	3b1f      	subs	r3, #31
 80007ac:	40df      	lsrs	r7, r3
 80007ae:	2820      	cmp	r0, #32
 80007b0:	d005      	beq.n	80007be <__aeabi_dadd+0x36a>
 80007b2:	2340      	movs	r3, #64	@ 0x40
 80007b4:	1a1b      	subs	r3, r3, r0
 80007b6:	409a      	lsls	r2, r3
 80007b8:	1e53      	subs	r3, r2, #1
 80007ba:	419a      	sbcs	r2, r3
 80007bc:	4317      	orrs	r7, r2
 80007be:	2400      	movs	r4, #0
 80007c0:	2f00      	cmp	r7, #0
 80007c2:	d00a      	beq.n	80007da <__aeabi_dadd+0x386>
 80007c4:	077b      	lsls	r3, r7, #29
 80007c6:	d000      	beq.n	80007ca <__aeabi_dadd+0x376>
 80007c8:	e6c4      	b.n	8000554 <__aeabi_dadd+0x100>
 80007ca:	0026      	movs	r6, r4
 80007cc:	e79e      	b.n	800070c <__aeabi_dadd+0x2b8>
 80007ce:	464b      	mov	r3, r9
 80007d0:	000c      	movs	r4, r1
 80007d2:	08d8      	lsrs	r0, r3, #3
 80007d4:	e79b      	b.n	800070e <__aeabi_dadd+0x2ba>
 80007d6:	2700      	movs	r7, #0
 80007d8:	4c01      	ldr	r4, [pc, #4]	@ (80007e0 <__aeabi_dadd+0x38c>)
 80007da:	2600      	movs	r6, #0
 80007dc:	e783      	b.n	80006e6 <__aeabi_dadd+0x292>
 80007de:	46c0      	nop			@ (mov r8, r8)
 80007e0:	000007ff 	.word	0x000007ff
 80007e4:	ff7fffff 	.word	0xff7fffff
 80007e8:	000007fe 	.word	0x000007fe
 80007ec:	464b      	mov	r3, r9
 80007ee:	0777      	lsls	r7, r6, #29
 80007f0:	08d8      	lsrs	r0, r3, #3
 80007f2:	4307      	orrs	r7, r0
 80007f4:	08f0      	lsrs	r0, r6, #3
 80007f6:	e791      	b.n	800071c <__aeabi_dadd+0x2c8>
 80007f8:	4fcd      	ldr	r7, [pc, #820]	@ (8000b30 <__aeabi_dadd+0x6dc>)
 80007fa:	1c61      	adds	r1, r4, #1
 80007fc:	4239      	tst	r1, r7
 80007fe:	d16b      	bne.n	80008d8 <__aeabi_dadd+0x484>
 8000800:	0031      	movs	r1, r6
 8000802:	4648      	mov	r0, r9
 8000804:	4301      	orrs	r1, r0
 8000806:	2c00      	cmp	r4, #0
 8000808:	d000      	beq.n	800080c <__aeabi_dadd+0x3b8>
 800080a:	e14b      	b.n	8000aa4 <__aeabi_dadd+0x650>
 800080c:	001f      	movs	r7, r3
 800080e:	4317      	orrs	r7, r2
 8000810:	2900      	cmp	r1, #0
 8000812:	d100      	bne.n	8000816 <__aeabi_dadd+0x3c2>
 8000814:	e181      	b.n	8000b1a <__aeabi_dadd+0x6c6>
 8000816:	2f00      	cmp	r7, #0
 8000818:	d100      	bne.n	800081c <__aeabi_dadd+0x3c8>
 800081a:	e74c      	b.n	80006b6 <__aeabi_dadd+0x262>
 800081c:	444a      	add	r2, r9
 800081e:	454a      	cmp	r2, r9
 8000820:	4180      	sbcs	r0, r0
 8000822:	18f6      	adds	r6, r6, r3
 8000824:	4240      	negs	r0, r0
 8000826:	1836      	adds	r6, r6, r0
 8000828:	0233      	lsls	r3, r6, #8
 800082a:	d500      	bpl.n	800082e <__aeabi_dadd+0x3da>
 800082c:	e1b0      	b.n	8000b90 <__aeabi_dadd+0x73c>
 800082e:	0017      	movs	r7, r2
 8000830:	4691      	mov	r9, r2
 8000832:	4337      	orrs	r7, r6
 8000834:	d000      	beq.n	8000838 <__aeabi_dadd+0x3e4>
 8000836:	e73e      	b.n	80006b6 <__aeabi_dadd+0x262>
 8000838:	2600      	movs	r6, #0
 800083a:	e754      	b.n	80006e6 <__aeabi_dadd+0x292>
 800083c:	4649      	mov	r1, r9
 800083e:	1a89      	subs	r1, r1, r2
 8000840:	4688      	mov	r8, r1
 8000842:	45c1      	cmp	r9, r8
 8000844:	41bf      	sbcs	r7, r7
 8000846:	1af1      	subs	r1, r6, r3
 8000848:	427f      	negs	r7, r7
 800084a:	1bc9      	subs	r1, r1, r7
 800084c:	020f      	lsls	r7, r1, #8
 800084e:	d461      	bmi.n	8000914 <__aeabi_dadd+0x4c0>
 8000850:	4647      	mov	r7, r8
 8000852:	430f      	orrs	r7, r1
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x404>
 8000856:	e0bd      	b.n	80009d4 <__aeabi_dadd+0x580>
 8000858:	000e      	movs	r6, r1
 800085a:	4647      	mov	r7, r8
 800085c:	e651      	b.n	8000502 <__aeabi_dadd+0xae>
 800085e:	4cb5      	ldr	r4, [pc, #724]	@ (8000b34 <__aeabi_dadd+0x6e0>)
 8000860:	45a0      	cmp	r8, r4
 8000862:	d100      	bne.n	8000866 <__aeabi_dadd+0x412>
 8000864:	e100      	b.n	8000a68 <__aeabi_dadd+0x614>
 8000866:	2701      	movs	r7, #1
 8000868:	2938      	cmp	r1, #56	@ 0x38
 800086a:	dd00      	ble.n	800086e <__aeabi_dadd+0x41a>
 800086c:	e6b8      	b.n	80005e0 <__aeabi_dadd+0x18c>
 800086e:	2480      	movs	r4, #128	@ 0x80
 8000870:	0424      	lsls	r4, r4, #16
 8000872:	4326      	orrs	r6, r4
 8000874:	e6a3      	b.n	80005be <__aeabi_dadd+0x16a>
 8000876:	4eb0      	ldr	r6, [pc, #704]	@ (8000b38 <__aeabi_dadd+0x6e4>)
 8000878:	1ae4      	subs	r4, r4, r3
 800087a:	4016      	ands	r6, r2
 800087c:	077b      	lsls	r3, r7, #29
 800087e:	d000      	beq.n	8000882 <__aeabi_dadd+0x42e>
 8000880:	e73f      	b.n	8000702 <__aeabi_dadd+0x2ae>
 8000882:	e743      	b.n	800070c <__aeabi_dadd+0x2b8>
 8000884:	000f      	movs	r7, r1
 8000886:	0018      	movs	r0, r3
 8000888:	3f20      	subs	r7, #32
 800088a:	40f8      	lsrs	r0, r7
 800088c:	4684      	mov	ip, r0
 800088e:	2920      	cmp	r1, #32
 8000890:	d003      	beq.n	800089a <__aeabi_dadd+0x446>
 8000892:	2740      	movs	r7, #64	@ 0x40
 8000894:	1a79      	subs	r1, r7, r1
 8000896:	408b      	lsls	r3, r1
 8000898:	431a      	orrs	r2, r3
 800089a:	1e53      	subs	r3, r2, #1
 800089c:	419a      	sbcs	r2, r3
 800089e:	4663      	mov	r3, ip
 80008a0:	0017      	movs	r7, r2
 80008a2:	431f      	orrs	r7, r3
 80008a4:	e622      	b.n	80004ec <__aeabi_dadd+0x98>
 80008a6:	48a4      	ldr	r0, [pc, #656]	@ (8000b38 <__aeabi_dadd+0x6e4>)
 80008a8:	1ae1      	subs	r1, r4, r3
 80008aa:	4010      	ands	r0, r2
 80008ac:	0747      	lsls	r7, r0, #29
 80008ae:	08c0      	lsrs	r0, r0, #3
 80008b0:	e707      	b.n	80006c2 <__aeabi_dadd+0x26e>
 80008b2:	0034      	movs	r4, r6
 80008b4:	4648      	mov	r0, r9
 80008b6:	4304      	orrs	r4, r0
 80008b8:	d100      	bne.n	80008bc <__aeabi_dadd+0x468>
 80008ba:	e0fa      	b.n	8000ab2 <__aeabi_dadd+0x65e>
 80008bc:	1e4c      	subs	r4, r1, #1
 80008be:	2901      	cmp	r1, #1
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dadd+0x470>
 80008c2:	e0d7      	b.n	8000a74 <__aeabi_dadd+0x620>
 80008c4:	4f9b      	ldr	r7, [pc, #620]	@ (8000b34 <__aeabi_dadd+0x6e0>)
 80008c6:	42b9      	cmp	r1, r7
 80008c8:	d100      	bne.n	80008cc <__aeabi_dadd+0x478>
 80008ca:	e0e2      	b.n	8000a92 <__aeabi_dadd+0x63e>
 80008cc:	2701      	movs	r7, #1
 80008ce:	2c38      	cmp	r4, #56	@ 0x38
 80008d0:	dd00      	ble.n	80008d4 <__aeabi_dadd+0x480>
 80008d2:	e74f      	b.n	8000774 <__aeabi_dadd+0x320>
 80008d4:	0021      	movs	r1, r4
 80008d6:	e73c      	b.n	8000752 <__aeabi_dadd+0x2fe>
 80008d8:	4c96      	ldr	r4, [pc, #600]	@ (8000b34 <__aeabi_dadd+0x6e0>)
 80008da:	42a1      	cmp	r1, r4
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dadd+0x48c>
 80008de:	e0dd      	b.n	8000a9c <__aeabi_dadd+0x648>
 80008e0:	444a      	add	r2, r9
 80008e2:	454a      	cmp	r2, r9
 80008e4:	4180      	sbcs	r0, r0
 80008e6:	18f3      	adds	r3, r6, r3
 80008e8:	4240      	negs	r0, r0
 80008ea:	1818      	adds	r0, r3, r0
 80008ec:	07c7      	lsls	r7, r0, #31
 80008ee:	0852      	lsrs	r2, r2, #1
 80008f0:	4317      	orrs	r7, r2
 80008f2:	0846      	lsrs	r6, r0, #1
 80008f4:	0752      	lsls	r2, r2, #29
 80008f6:	d005      	beq.n	8000904 <__aeabi_dadd+0x4b0>
 80008f8:	220f      	movs	r2, #15
 80008fa:	000c      	movs	r4, r1
 80008fc:	403a      	ands	r2, r7
 80008fe:	2a04      	cmp	r2, #4
 8000900:	d000      	beq.n	8000904 <__aeabi_dadd+0x4b0>
 8000902:	e62c      	b.n	800055e <__aeabi_dadd+0x10a>
 8000904:	0776      	lsls	r6, r6, #29
 8000906:	08ff      	lsrs	r7, r7, #3
 8000908:	4337      	orrs	r7, r6
 800090a:	0900      	lsrs	r0, r0, #4
 800090c:	e6d9      	b.n	80006c2 <__aeabi_dadd+0x26e>
 800090e:	2700      	movs	r7, #0
 8000910:	2600      	movs	r6, #0
 8000912:	e6e8      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000914:	4649      	mov	r1, r9
 8000916:	1a57      	subs	r7, r2, r1
 8000918:	42ba      	cmp	r2, r7
 800091a:	4192      	sbcs	r2, r2
 800091c:	1b9e      	subs	r6, r3, r6
 800091e:	4252      	negs	r2, r2
 8000920:	4665      	mov	r5, ip
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	e5ed      	b.n	8000502 <__aeabi_dadd+0xae>
 8000926:	2900      	cmp	r1, #0
 8000928:	d000      	beq.n	800092c <__aeabi_dadd+0x4d8>
 800092a:	e0c6      	b.n	8000aba <__aeabi_dadd+0x666>
 800092c:	2f00      	cmp	r7, #0
 800092e:	d167      	bne.n	8000a00 <__aeabi_dadd+0x5ac>
 8000930:	2680      	movs	r6, #128	@ 0x80
 8000932:	2500      	movs	r5, #0
 8000934:	4c7f      	ldr	r4, [pc, #508]	@ (8000b34 <__aeabi_dadd+0x6e0>)
 8000936:	0336      	lsls	r6, r6, #12
 8000938:	e6d5      	b.n	80006e6 <__aeabi_dadd+0x292>
 800093a:	4665      	mov	r5, ip
 800093c:	000c      	movs	r4, r1
 800093e:	001e      	movs	r6, r3
 8000940:	08d0      	lsrs	r0, r2, #3
 8000942:	e6e4      	b.n	800070e <__aeabi_dadd+0x2ba>
 8000944:	444a      	add	r2, r9
 8000946:	454a      	cmp	r2, r9
 8000948:	4180      	sbcs	r0, r0
 800094a:	18f3      	adds	r3, r6, r3
 800094c:	4240      	negs	r0, r0
 800094e:	1818      	adds	r0, r3, r0
 8000950:	0011      	movs	r1, r2
 8000952:	0203      	lsls	r3, r0, #8
 8000954:	d400      	bmi.n	8000958 <__aeabi_dadd+0x504>
 8000956:	e096      	b.n	8000a86 <__aeabi_dadd+0x632>
 8000958:	4b77      	ldr	r3, [pc, #476]	@ (8000b38 <__aeabi_dadd+0x6e4>)
 800095a:	0849      	lsrs	r1, r1, #1
 800095c:	4018      	ands	r0, r3
 800095e:	07c3      	lsls	r3, r0, #31
 8000960:	430b      	orrs	r3, r1
 8000962:	0844      	lsrs	r4, r0, #1
 8000964:	0749      	lsls	r1, r1, #29
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x516>
 8000968:	e129      	b.n	8000bbe <__aeabi_dadd+0x76a>
 800096a:	220f      	movs	r2, #15
 800096c:	401a      	ands	r2, r3
 800096e:	2a04      	cmp	r2, #4
 8000970:	d100      	bne.n	8000974 <__aeabi_dadd+0x520>
 8000972:	e0ea      	b.n	8000b4a <__aeabi_dadd+0x6f6>
 8000974:	1d1f      	adds	r7, r3, #4
 8000976:	429f      	cmp	r7, r3
 8000978:	41b6      	sbcs	r6, r6
 800097a:	4276      	negs	r6, r6
 800097c:	1936      	adds	r6, r6, r4
 800097e:	2402      	movs	r4, #2
 8000980:	e6c4      	b.n	800070c <__aeabi_dadd+0x2b8>
 8000982:	4649      	mov	r1, r9
 8000984:	1a8f      	subs	r7, r1, r2
 8000986:	45b9      	cmp	r9, r7
 8000988:	4180      	sbcs	r0, r0
 800098a:	1af6      	subs	r6, r6, r3
 800098c:	4240      	negs	r0, r0
 800098e:	1a36      	subs	r6, r6, r0
 8000990:	0233      	lsls	r3, r6, #8
 8000992:	d406      	bmi.n	80009a2 <__aeabi_dadd+0x54e>
 8000994:	0773      	lsls	r3, r6, #29
 8000996:	08ff      	lsrs	r7, r7, #3
 8000998:	2101      	movs	r1, #1
 800099a:	431f      	orrs	r7, r3
 800099c:	08f0      	lsrs	r0, r6, #3
 800099e:	e690      	b.n	80006c2 <__aeabi_dadd+0x26e>
 80009a0:	4665      	mov	r5, ip
 80009a2:	2401      	movs	r4, #1
 80009a4:	e5ab      	b.n	80004fe <__aeabi_dadd+0xaa>
 80009a6:	464b      	mov	r3, r9
 80009a8:	0777      	lsls	r7, r6, #29
 80009aa:	08d8      	lsrs	r0, r3, #3
 80009ac:	4307      	orrs	r7, r0
 80009ae:	08f0      	lsrs	r0, r6, #3
 80009b0:	e6b4      	b.n	800071c <__aeabi_dadd+0x2c8>
 80009b2:	000f      	movs	r7, r1
 80009b4:	0018      	movs	r0, r3
 80009b6:	3f20      	subs	r7, #32
 80009b8:	40f8      	lsrs	r0, r7
 80009ba:	4684      	mov	ip, r0
 80009bc:	2920      	cmp	r1, #32
 80009be:	d003      	beq.n	80009c8 <__aeabi_dadd+0x574>
 80009c0:	2740      	movs	r7, #64	@ 0x40
 80009c2:	1a79      	subs	r1, r7, r1
 80009c4:	408b      	lsls	r3, r1
 80009c6:	431a      	orrs	r2, r3
 80009c8:	1e53      	subs	r3, r2, #1
 80009ca:	419a      	sbcs	r2, r3
 80009cc:	4663      	mov	r3, ip
 80009ce:	0017      	movs	r7, r2
 80009d0:	431f      	orrs	r7, r3
 80009d2:	e635      	b.n	8000640 <__aeabi_dadd+0x1ec>
 80009d4:	2500      	movs	r5, #0
 80009d6:	2400      	movs	r4, #0
 80009d8:	2600      	movs	r6, #0
 80009da:	e684      	b.n	80006e6 <__aeabi_dadd+0x292>
 80009dc:	000c      	movs	r4, r1
 80009de:	0035      	movs	r5, r6
 80009e0:	3c20      	subs	r4, #32
 80009e2:	40e5      	lsrs	r5, r4
 80009e4:	2920      	cmp	r1, #32
 80009e6:	d005      	beq.n	80009f4 <__aeabi_dadd+0x5a0>
 80009e8:	2440      	movs	r4, #64	@ 0x40
 80009ea:	1a61      	subs	r1, r4, r1
 80009ec:	408e      	lsls	r6, r1
 80009ee:	4649      	mov	r1, r9
 80009f0:	4331      	orrs	r1, r6
 80009f2:	4689      	mov	r9, r1
 80009f4:	4648      	mov	r0, r9
 80009f6:	1e41      	subs	r1, r0, #1
 80009f8:	4188      	sbcs	r0, r1
 80009fa:	0007      	movs	r7, r0
 80009fc:	432f      	orrs	r7, r5
 80009fe:	e5ef      	b.n	80005e0 <__aeabi_dadd+0x18c>
 8000a00:	08d2      	lsrs	r2, r2, #3
 8000a02:	075f      	lsls	r7, r3, #29
 8000a04:	4665      	mov	r5, ip
 8000a06:	4317      	orrs	r7, r2
 8000a08:	08d8      	lsrs	r0, r3, #3
 8000a0a:	e687      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000a0c:	1a17      	subs	r7, r2, r0
 8000a0e:	42ba      	cmp	r2, r7
 8000a10:	4192      	sbcs	r2, r2
 8000a12:	1b9e      	subs	r6, r3, r6
 8000a14:	4252      	negs	r2, r2
 8000a16:	1ab6      	subs	r6, r6, r2
 8000a18:	0233      	lsls	r3, r6, #8
 8000a1a:	d4c1      	bmi.n	80009a0 <__aeabi_dadd+0x54c>
 8000a1c:	0773      	lsls	r3, r6, #29
 8000a1e:	08ff      	lsrs	r7, r7, #3
 8000a20:	4665      	mov	r5, ip
 8000a22:	2101      	movs	r1, #1
 8000a24:	431f      	orrs	r7, r3
 8000a26:	08f0      	lsrs	r0, r6, #3
 8000a28:	e64b      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000a2a:	2f00      	cmp	r7, #0
 8000a2c:	d07b      	beq.n	8000b26 <__aeabi_dadd+0x6d2>
 8000a2e:	4665      	mov	r5, ip
 8000a30:	001e      	movs	r6, r3
 8000a32:	4691      	mov	r9, r2
 8000a34:	e63f      	b.n	80006b6 <__aeabi_dadd+0x262>
 8000a36:	1a81      	subs	r1, r0, r2
 8000a38:	4688      	mov	r8, r1
 8000a3a:	45c1      	cmp	r9, r8
 8000a3c:	41a4      	sbcs	r4, r4
 8000a3e:	1af1      	subs	r1, r6, r3
 8000a40:	4264      	negs	r4, r4
 8000a42:	1b09      	subs	r1, r1, r4
 8000a44:	2480      	movs	r4, #128	@ 0x80
 8000a46:	0424      	lsls	r4, r4, #16
 8000a48:	4221      	tst	r1, r4
 8000a4a:	d077      	beq.n	8000b3c <__aeabi_dadd+0x6e8>
 8000a4c:	1a10      	subs	r0, r2, r0
 8000a4e:	4282      	cmp	r2, r0
 8000a50:	4192      	sbcs	r2, r2
 8000a52:	0007      	movs	r7, r0
 8000a54:	1b9e      	subs	r6, r3, r6
 8000a56:	4252      	negs	r2, r2
 8000a58:	1ab6      	subs	r6, r6, r2
 8000a5a:	4337      	orrs	r7, r6
 8000a5c:	d000      	beq.n	8000a60 <__aeabi_dadd+0x60c>
 8000a5e:	e0a0      	b.n	8000ba2 <__aeabi_dadd+0x74e>
 8000a60:	4665      	mov	r5, ip
 8000a62:	2400      	movs	r4, #0
 8000a64:	2600      	movs	r6, #0
 8000a66:	e63e      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000a68:	075f      	lsls	r7, r3, #29
 8000a6a:	08d2      	lsrs	r2, r2, #3
 8000a6c:	4665      	mov	r5, ip
 8000a6e:	4317      	orrs	r7, r2
 8000a70:	08d8      	lsrs	r0, r3, #3
 8000a72:	e653      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000a74:	1881      	adds	r1, r0, r2
 8000a76:	4291      	cmp	r1, r2
 8000a78:	4192      	sbcs	r2, r2
 8000a7a:	18f0      	adds	r0, r6, r3
 8000a7c:	4252      	negs	r2, r2
 8000a7e:	1880      	adds	r0, r0, r2
 8000a80:	0203      	lsls	r3, r0, #8
 8000a82:	d500      	bpl.n	8000a86 <__aeabi_dadd+0x632>
 8000a84:	e768      	b.n	8000958 <__aeabi_dadd+0x504>
 8000a86:	0747      	lsls	r7, r0, #29
 8000a88:	08c9      	lsrs	r1, r1, #3
 8000a8a:	430f      	orrs	r7, r1
 8000a8c:	08c0      	lsrs	r0, r0, #3
 8000a8e:	2101      	movs	r1, #1
 8000a90:	e617      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000a92:	08d2      	lsrs	r2, r2, #3
 8000a94:	075f      	lsls	r7, r3, #29
 8000a96:	4317      	orrs	r7, r2
 8000a98:	08d8      	lsrs	r0, r3, #3
 8000a9a:	e63f      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000a9c:	000c      	movs	r4, r1
 8000a9e:	2600      	movs	r6, #0
 8000aa0:	2700      	movs	r7, #0
 8000aa2:	e620      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	d156      	bne.n	8000b56 <__aeabi_dadd+0x702>
 8000aa8:	075f      	lsls	r7, r3, #29
 8000aaa:	08d2      	lsrs	r2, r2, #3
 8000aac:	4317      	orrs	r7, r2
 8000aae:	08d8      	lsrs	r0, r3, #3
 8000ab0:	e634      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000ab2:	000c      	movs	r4, r1
 8000ab4:	001e      	movs	r6, r3
 8000ab6:	08d0      	lsrs	r0, r2, #3
 8000ab8:	e629      	b.n	800070e <__aeabi_dadd+0x2ba>
 8000aba:	08c1      	lsrs	r1, r0, #3
 8000abc:	0770      	lsls	r0, r6, #29
 8000abe:	4301      	orrs	r1, r0
 8000ac0:	08f0      	lsrs	r0, r6, #3
 8000ac2:	2f00      	cmp	r7, #0
 8000ac4:	d062      	beq.n	8000b8c <__aeabi_dadd+0x738>
 8000ac6:	2480      	movs	r4, #128	@ 0x80
 8000ac8:	0324      	lsls	r4, r4, #12
 8000aca:	4220      	tst	r0, r4
 8000acc:	d007      	beq.n	8000ade <__aeabi_dadd+0x68a>
 8000ace:	08de      	lsrs	r6, r3, #3
 8000ad0:	4226      	tst	r6, r4
 8000ad2:	d104      	bne.n	8000ade <__aeabi_dadd+0x68a>
 8000ad4:	4665      	mov	r5, ip
 8000ad6:	0030      	movs	r0, r6
 8000ad8:	08d1      	lsrs	r1, r2, #3
 8000ada:	075b      	lsls	r3, r3, #29
 8000adc:	4319      	orrs	r1, r3
 8000ade:	0f4f      	lsrs	r7, r1, #29
 8000ae0:	00c9      	lsls	r1, r1, #3
 8000ae2:	08c9      	lsrs	r1, r1, #3
 8000ae4:	077f      	lsls	r7, r7, #29
 8000ae6:	430f      	orrs	r7, r1
 8000ae8:	e618      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000aea:	000c      	movs	r4, r1
 8000aec:	0030      	movs	r0, r6
 8000aee:	3c20      	subs	r4, #32
 8000af0:	40e0      	lsrs	r0, r4
 8000af2:	4684      	mov	ip, r0
 8000af4:	2920      	cmp	r1, #32
 8000af6:	d005      	beq.n	8000b04 <__aeabi_dadd+0x6b0>
 8000af8:	2440      	movs	r4, #64	@ 0x40
 8000afa:	1a61      	subs	r1, r4, r1
 8000afc:	408e      	lsls	r6, r1
 8000afe:	4649      	mov	r1, r9
 8000b00:	4331      	orrs	r1, r6
 8000b02:	4689      	mov	r9, r1
 8000b04:	4648      	mov	r0, r9
 8000b06:	1e41      	subs	r1, r0, #1
 8000b08:	4188      	sbcs	r0, r1
 8000b0a:	4661      	mov	r1, ip
 8000b0c:	0007      	movs	r7, r0
 8000b0e:	430f      	orrs	r7, r1
 8000b10:	e630      	b.n	8000774 <__aeabi_dadd+0x320>
 8000b12:	2120      	movs	r1, #32
 8000b14:	2700      	movs	r7, #0
 8000b16:	1a09      	subs	r1, r1, r0
 8000b18:	e50e      	b.n	8000538 <__aeabi_dadd+0xe4>
 8000b1a:	001e      	movs	r6, r3
 8000b1c:	2f00      	cmp	r7, #0
 8000b1e:	d000      	beq.n	8000b22 <__aeabi_dadd+0x6ce>
 8000b20:	e522      	b.n	8000568 <__aeabi_dadd+0x114>
 8000b22:	2400      	movs	r4, #0
 8000b24:	e758      	b.n	80009d8 <__aeabi_dadd+0x584>
 8000b26:	2500      	movs	r5, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	2600      	movs	r6, #0
 8000b2c:	e5db      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	000007fe 	.word	0x000007fe
 8000b34:	000007ff 	.word	0x000007ff
 8000b38:	ff7fffff 	.word	0xff7fffff
 8000b3c:	4647      	mov	r7, r8
 8000b3e:	430f      	orrs	r7, r1
 8000b40:	d100      	bne.n	8000b44 <__aeabi_dadd+0x6f0>
 8000b42:	e747      	b.n	80009d4 <__aeabi_dadd+0x580>
 8000b44:	000e      	movs	r6, r1
 8000b46:	46c1      	mov	r9, r8
 8000b48:	e5b5      	b.n	80006b6 <__aeabi_dadd+0x262>
 8000b4a:	08df      	lsrs	r7, r3, #3
 8000b4c:	0764      	lsls	r4, r4, #29
 8000b4e:	2102      	movs	r1, #2
 8000b50:	4327      	orrs	r7, r4
 8000b52:	0900      	lsrs	r0, r0, #4
 8000b54:	e5b5      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000b56:	0019      	movs	r1, r3
 8000b58:	08c0      	lsrs	r0, r0, #3
 8000b5a:	0777      	lsls	r7, r6, #29
 8000b5c:	4307      	orrs	r7, r0
 8000b5e:	4311      	orrs	r1, r2
 8000b60:	08f0      	lsrs	r0, r6, #3
 8000b62:	2900      	cmp	r1, #0
 8000b64:	d100      	bne.n	8000b68 <__aeabi_dadd+0x714>
 8000b66:	e5d9      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000b68:	2180      	movs	r1, #128	@ 0x80
 8000b6a:	0309      	lsls	r1, r1, #12
 8000b6c:	4208      	tst	r0, r1
 8000b6e:	d007      	beq.n	8000b80 <__aeabi_dadd+0x72c>
 8000b70:	08dc      	lsrs	r4, r3, #3
 8000b72:	420c      	tst	r4, r1
 8000b74:	d104      	bne.n	8000b80 <__aeabi_dadd+0x72c>
 8000b76:	08d2      	lsrs	r2, r2, #3
 8000b78:	075b      	lsls	r3, r3, #29
 8000b7a:	431a      	orrs	r2, r3
 8000b7c:	0017      	movs	r7, r2
 8000b7e:	0020      	movs	r0, r4
 8000b80:	0f7b      	lsrs	r3, r7, #29
 8000b82:	00ff      	lsls	r7, r7, #3
 8000b84:	08ff      	lsrs	r7, r7, #3
 8000b86:	075b      	lsls	r3, r3, #29
 8000b88:	431f      	orrs	r7, r3
 8000b8a:	e5c7      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000b8c:	000f      	movs	r7, r1
 8000b8e:	e5c5      	b.n	800071c <__aeabi_dadd+0x2c8>
 8000b90:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <__aeabi_dadd+0x788>)
 8000b92:	08d2      	lsrs	r2, r2, #3
 8000b94:	4033      	ands	r3, r6
 8000b96:	075f      	lsls	r7, r3, #29
 8000b98:	025b      	lsls	r3, r3, #9
 8000b9a:	2401      	movs	r4, #1
 8000b9c:	4317      	orrs	r7, r2
 8000b9e:	0b1e      	lsrs	r6, r3, #12
 8000ba0:	e5a1      	b.n	80006e6 <__aeabi_dadd+0x292>
 8000ba2:	4226      	tst	r6, r4
 8000ba4:	d012      	beq.n	8000bcc <__aeabi_dadd+0x778>
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bdc <__aeabi_dadd+0x788>)
 8000ba8:	4665      	mov	r5, ip
 8000baa:	0002      	movs	r2, r0
 8000bac:	2401      	movs	r4, #1
 8000bae:	401e      	ands	r6, r3
 8000bb0:	e4e6      	b.n	8000580 <__aeabi_dadd+0x12c>
 8000bb2:	0021      	movs	r1, r4
 8000bb4:	e585      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000bb6:	0017      	movs	r7, r2
 8000bb8:	e5a8      	b.n	800070c <__aeabi_dadd+0x2b8>
 8000bba:	003a      	movs	r2, r7
 8000bbc:	e4d4      	b.n	8000568 <__aeabi_dadd+0x114>
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	0764      	lsls	r4, r4, #29
 8000bc2:	431c      	orrs	r4, r3
 8000bc4:	0027      	movs	r7, r4
 8000bc6:	2102      	movs	r1, #2
 8000bc8:	0900      	lsrs	r0, r0, #4
 8000bca:	e57a      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000bcc:	08c0      	lsrs	r0, r0, #3
 8000bce:	0777      	lsls	r7, r6, #29
 8000bd0:	4307      	orrs	r7, r0
 8000bd2:	4665      	mov	r5, ip
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	08f0      	lsrs	r0, r6, #3
 8000bd8:	e573      	b.n	80006c2 <__aeabi_dadd+0x26e>
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	ff7fffff 	.word	0xff7fffff

08000be0 <__aeabi_dmul>:
 8000be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000be2:	4657      	mov	r7, sl
 8000be4:	464e      	mov	r6, r9
 8000be6:	46de      	mov	lr, fp
 8000be8:	4645      	mov	r5, r8
 8000bea:	b5e0      	push	{r5, r6, r7, lr}
 8000bec:	001f      	movs	r7, r3
 8000bee:	030b      	lsls	r3, r1, #12
 8000bf0:	0b1b      	lsrs	r3, r3, #12
 8000bf2:	0016      	movs	r6, r2
 8000bf4:	469a      	mov	sl, r3
 8000bf6:	0fca      	lsrs	r2, r1, #31
 8000bf8:	004b      	lsls	r3, r1, #1
 8000bfa:	0004      	movs	r4, r0
 8000bfc:	4691      	mov	r9, r2
 8000bfe:	b085      	sub	sp, #20
 8000c00:	0d5b      	lsrs	r3, r3, #21
 8000c02:	d100      	bne.n	8000c06 <__aeabi_dmul+0x26>
 8000c04:	e1cf      	b.n	8000fa6 <__aeabi_dmul+0x3c6>
 8000c06:	4acd      	ldr	r2, [pc, #820]	@ (8000f3c <__aeabi_dmul+0x35c>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d055      	beq.n	8000cb8 <__aeabi_dmul+0xd8>
 8000c0c:	4651      	mov	r1, sl
 8000c0e:	0f42      	lsrs	r2, r0, #29
 8000c10:	00c9      	lsls	r1, r1, #3
 8000c12:	430a      	orrs	r2, r1
 8000c14:	2180      	movs	r1, #128	@ 0x80
 8000c16:	0409      	lsls	r1, r1, #16
 8000c18:	4311      	orrs	r1, r2
 8000c1a:	00c2      	lsls	r2, r0, #3
 8000c1c:	4690      	mov	r8, r2
 8000c1e:	4ac8      	ldr	r2, [pc, #800]	@ (8000f40 <__aeabi_dmul+0x360>)
 8000c20:	468a      	mov	sl, r1
 8000c22:	4693      	mov	fp, r2
 8000c24:	449b      	add	fp, r3
 8000c26:	2300      	movs	r3, #0
 8000c28:	2500      	movs	r5, #0
 8000c2a:	9302      	str	r3, [sp, #8]
 8000c2c:	033c      	lsls	r4, r7, #12
 8000c2e:	007b      	lsls	r3, r7, #1
 8000c30:	0ffa      	lsrs	r2, r7, #31
 8000c32:	9601      	str	r6, [sp, #4]
 8000c34:	0b24      	lsrs	r4, r4, #12
 8000c36:	0d5b      	lsrs	r3, r3, #21
 8000c38:	9200      	str	r2, [sp, #0]
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_dmul+0x5e>
 8000c3c:	e188      	b.n	8000f50 <__aeabi_dmul+0x370>
 8000c3e:	4abf      	ldr	r2, [pc, #764]	@ (8000f3c <__aeabi_dmul+0x35c>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d100      	bne.n	8000c46 <__aeabi_dmul+0x66>
 8000c44:	e092      	b.n	8000d6c <__aeabi_dmul+0x18c>
 8000c46:	4abe      	ldr	r2, [pc, #760]	@ (8000f40 <__aeabi_dmul+0x360>)
 8000c48:	4694      	mov	ip, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	449b      	add	fp, r3
 8000c4e:	2d0a      	cmp	r5, #10
 8000c50:	dc42      	bgt.n	8000cd8 <__aeabi_dmul+0xf8>
 8000c52:	00e4      	lsls	r4, r4, #3
 8000c54:	0f73      	lsrs	r3, r6, #29
 8000c56:	4323      	orrs	r3, r4
 8000c58:	2480      	movs	r4, #128	@ 0x80
 8000c5a:	4649      	mov	r1, r9
 8000c5c:	0424      	lsls	r4, r4, #16
 8000c5e:	431c      	orrs	r4, r3
 8000c60:	00f3      	lsls	r3, r6, #3
 8000c62:	9301      	str	r3, [sp, #4]
 8000c64:	9b00      	ldr	r3, [sp, #0]
 8000c66:	2000      	movs	r0, #0
 8000c68:	4059      	eors	r1, r3
 8000c6a:	b2cb      	uxtb	r3, r1
 8000c6c:	9303      	str	r3, [sp, #12]
 8000c6e:	2d02      	cmp	r5, #2
 8000c70:	dc00      	bgt.n	8000c74 <__aeabi_dmul+0x94>
 8000c72:	e094      	b.n	8000d9e <__aeabi_dmul+0x1be>
 8000c74:	2301      	movs	r3, #1
 8000c76:	40ab      	lsls	r3, r5
 8000c78:	001d      	movs	r5, r3
 8000c7a:	23a6      	movs	r3, #166	@ 0xa6
 8000c7c:	002a      	movs	r2, r5
 8000c7e:	00db      	lsls	r3, r3, #3
 8000c80:	401a      	ands	r2, r3
 8000c82:	421d      	tst	r5, r3
 8000c84:	d000      	beq.n	8000c88 <__aeabi_dmul+0xa8>
 8000c86:	e229      	b.n	80010dc <__aeabi_dmul+0x4fc>
 8000c88:	2390      	movs	r3, #144	@ 0x90
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	421d      	tst	r5, r3
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_dmul+0xb2>
 8000c90:	e24d      	b.n	800112e <__aeabi_dmul+0x54e>
 8000c92:	2300      	movs	r3, #0
 8000c94:	2480      	movs	r4, #128	@ 0x80
 8000c96:	4699      	mov	r9, r3
 8000c98:	0324      	lsls	r4, r4, #12
 8000c9a:	4ba8      	ldr	r3, [pc, #672]	@ (8000f3c <__aeabi_dmul+0x35c>)
 8000c9c:	0010      	movs	r0, r2
 8000c9e:	464a      	mov	r2, r9
 8000ca0:	051b      	lsls	r3, r3, #20
 8000ca2:	4323      	orrs	r3, r4
 8000ca4:	07d2      	lsls	r2, r2, #31
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	0019      	movs	r1, r3
 8000caa:	b005      	add	sp, #20
 8000cac:	bcf0      	pop	{r4, r5, r6, r7}
 8000cae:	46bb      	mov	fp, r7
 8000cb0:	46b2      	mov	sl, r6
 8000cb2:	46a9      	mov	r9, r5
 8000cb4:	46a0      	mov	r8, r4
 8000cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb8:	4652      	mov	r2, sl
 8000cba:	4302      	orrs	r2, r0
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	d000      	beq.n	8000cc2 <__aeabi_dmul+0xe2>
 8000cc0:	e1ac      	b.n	800101c <__aeabi_dmul+0x43c>
 8000cc2:	469b      	mov	fp, r3
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	4692      	mov	sl, r2
 8000cc8:	2508      	movs	r5, #8
 8000cca:	9302      	str	r3, [sp, #8]
 8000ccc:	e7ae      	b.n	8000c2c <__aeabi_dmul+0x4c>
 8000cce:	9b00      	ldr	r3, [sp, #0]
 8000cd0:	46a2      	mov	sl, r4
 8000cd2:	4699      	mov	r9, r3
 8000cd4:	9b01      	ldr	r3, [sp, #4]
 8000cd6:	4698      	mov	r8, r3
 8000cd8:	9b02      	ldr	r3, [sp, #8]
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d100      	bne.n	8000ce0 <__aeabi_dmul+0x100>
 8000cde:	e1ca      	b.n	8001076 <__aeabi_dmul+0x496>
 8000ce0:	2b03      	cmp	r3, #3
 8000ce2:	d100      	bne.n	8000ce6 <__aeabi_dmul+0x106>
 8000ce4:	e192      	b.n	800100c <__aeabi_dmul+0x42c>
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d110      	bne.n	8000d0c <__aeabi_dmul+0x12c>
 8000cea:	2300      	movs	r3, #0
 8000cec:	2400      	movs	r4, #0
 8000cee:	2200      	movs	r2, #0
 8000cf0:	e7d4      	b.n	8000c9c <__aeabi_dmul+0xbc>
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	087b      	lsrs	r3, r7, #1
 8000cf6:	403a      	ands	r2, r7
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	4652      	mov	r2, sl
 8000cfc:	07d2      	lsls	r2, r2, #31
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	4698      	mov	r8, r3
 8000d02:	4653      	mov	r3, sl
 8000d04:	085b      	lsrs	r3, r3, #1
 8000d06:	469a      	mov	sl, r3
 8000d08:	9b03      	ldr	r3, [sp, #12]
 8000d0a:	4699      	mov	r9, r3
 8000d0c:	465b      	mov	r3, fp
 8000d0e:	1c58      	adds	r0, r3, #1
 8000d10:	2380      	movs	r3, #128	@ 0x80
 8000d12:	00db      	lsls	r3, r3, #3
 8000d14:	445b      	add	r3, fp
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	dc00      	bgt.n	8000d1c <__aeabi_dmul+0x13c>
 8000d1a:	e1b1      	b.n	8001080 <__aeabi_dmul+0x4a0>
 8000d1c:	4642      	mov	r2, r8
 8000d1e:	0752      	lsls	r2, r2, #29
 8000d20:	d00b      	beq.n	8000d3a <__aeabi_dmul+0x15a>
 8000d22:	220f      	movs	r2, #15
 8000d24:	4641      	mov	r1, r8
 8000d26:	400a      	ands	r2, r1
 8000d28:	2a04      	cmp	r2, #4
 8000d2a:	d006      	beq.n	8000d3a <__aeabi_dmul+0x15a>
 8000d2c:	4642      	mov	r2, r8
 8000d2e:	1d11      	adds	r1, r2, #4
 8000d30:	4541      	cmp	r1, r8
 8000d32:	4192      	sbcs	r2, r2
 8000d34:	4688      	mov	r8, r1
 8000d36:	4252      	negs	r2, r2
 8000d38:	4492      	add	sl, r2
 8000d3a:	4652      	mov	r2, sl
 8000d3c:	01d2      	lsls	r2, r2, #7
 8000d3e:	d506      	bpl.n	8000d4e <__aeabi_dmul+0x16e>
 8000d40:	4652      	mov	r2, sl
 8000d42:	4b80      	ldr	r3, [pc, #512]	@ (8000f44 <__aeabi_dmul+0x364>)
 8000d44:	401a      	ands	r2, r3
 8000d46:	2380      	movs	r3, #128	@ 0x80
 8000d48:	4692      	mov	sl, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	18c3      	adds	r3, r0, r3
 8000d4e:	4a7e      	ldr	r2, [pc, #504]	@ (8000f48 <__aeabi_dmul+0x368>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	dd00      	ble.n	8000d56 <__aeabi_dmul+0x176>
 8000d54:	e18f      	b.n	8001076 <__aeabi_dmul+0x496>
 8000d56:	4642      	mov	r2, r8
 8000d58:	08d1      	lsrs	r1, r2, #3
 8000d5a:	4652      	mov	r2, sl
 8000d5c:	0752      	lsls	r2, r2, #29
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	4651      	mov	r1, sl
 8000d62:	055b      	lsls	r3, r3, #21
 8000d64:	024c      	lsls	r4, r1, #9
 8000d66:	0b24      	lsrs	r4, r4, #12
 8000d68:	0d5b      	lsrs	r3, r3, #21
 8000d6a:	e797      	b.n	8000c9c <__aeabi_dmul+0xbc>
 8000d6c:	4b73      	ldr	r3, [pc, #460]	@ (8000f3c <__aeabi_dmul+0x35c>)
 8000d6e:	4326      	orrs	r6, r4
 8000d70:	469c      	mov	ip, r3
 8000d72:	44e3      	add	fp, ip
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	d100      	bne.n	8000d7a <__aeabi_dmul+0x19a>
 8000d78:	e16f      	b.n	800105a <__aeabi_dmul+0x47a>
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	4649      	mov	r1, r9
 8000d7e:	431d      	orrs	r5, r3
 8000d80:	9b00      	ldr	r3, [sp, #0]
 8000d82:	4059      	eors	r1, r3
 8000d84:	b2cb      	uxtb	r3, r1
 8000d86:	9303      	str	r3, [sp, #12]
 8000d88:	2d0a      	cmp	r5, #10
 8000d8a:	dd00      	ble.n	8000d8e <__aeabi_dmul+0x1ae>
 8000d8c:	e133      	b.n	8000ff6 <__aeabi_dmul+0x416>
 8000d8e:	2301      	movs	r3, #1
 8000d90:	40ab      	lsls	r3, r5
 8000d92:	001d      	movs	r5, r3
 8000d94:	2303      	movs	r3, #3
 8000d96:	9302      	str	r3, [sp, #8]
 8000d98:	2288      	movs	r2, #136	@ 0x88
 8000d9a:	422a      	tst	r2, r5
 8000d9c:	d197      	bne.n	8000cce <__aeabi_dmul+0xee>
 8000d9e:	4642      	mov	r2, r8
 8000da0:	4643      	mov	r3, r8
 8000da2:	0412      	lsls	r2, r2, #16
 8000da4:	0c12      	lsrs	r2, r2, #16
 8000da6:	0016      	movs	r6, r2
 8000da8:	9801      	ldr	r0, [sp, #4]
 8000daa:	0c1d      	lsrs	r5, r3, #16
 8000dac:	0c03      	lsrs	r3, r0, #16
 8000dae:	0400      	lsls	r0, r0, #16
 8000db0:	0c00      	lsrs	r0, r0, #16
 8000db2:	4346      	muls	r6, r0
 8000db4:	46b4      	mov	ip, r6
 8000db6:	001e      	movs	r6, r3
 8000db8:	436e      	muls	r6, r5
 8000dba:	9600      	str	r6, [sp, #0]
 8000dbc:	0016      	movs	r6, r2
 8000dbe:	0007      	movs	r7, r0
 8000dc0:	435e      	muls	r6, r3
 8000dc2:	4661      	mov	r1, ip
 8000dc4:	46b0      	mov	r8, r6
 8000dc6:	436f      	muls	r7, r5
 8000dc8:	0c0e      	lsrs	r6, r1, #16
 8000dca:	44b8      	add	r8, r7
 8000dcc:	4446      	add	r6, r8
 8000dce:	42b7      	cmp	r7, r6
 8000dd0:	d905      	bls.n	8000dde <__aeabi_dmul+0x1fe>
 8000dd2:	2180      	movs	r1, #128	@ 0x80
 8000dd4:	0249      	lsls	r1, r1, #9
 8000dd6:	4688      	mov	r8, r1
 8000dd8:	9f00      	ldr	r7, [sp, #0]
 8000dda:	4447      	add	r7, r8
 8000ddc:	9700      	str	r7, [sp, #0]
 8000dde:	4661      	mov	r1, ip
 8000de0:	0409      	lsls	r1, r1, #16
 8000de2:	0c09      	lsrs	r1, r1, #16
 8000de4:	0c37      	lsrs	r7, r6, #16
 8000de6:	0436      	lsls	r6, r6, #16
 8000de8:	468c      	mov	ip, r1
 8000dea:	0031      	movs	r1, r6
 8000dec:	4461      	add	r1, ip
 8000dee:	9101      	str	r1, [sp, #4]
 8000df0:	0011      	movs	r1, r2
 8000df2:	0c26      	lsrs	r6, r4, #16
 8000df4:	0424      	lsls	r4, r4, #16
 8000df6:	0c24      	lsrs	r4, r4, #16
 8000df8:	4361      	muls	r1, r4
 8000dfa:	468c      	mov	ip, r1
 8000dfc:	0021      	movs	r1, r4
 8000dfe:	4369      	muls	r1, r5
 8000e00:	4689      	mov	r9, r1
 8000e02:	4661      	mov	r1, ip
 8000e04:	0c09      	lsrs	r1, r1, #16
 8000e06:	4688      	mov	r8, r1
 8000e08:	4372      	muls	r2, r6
 8000e0a:	444a      	add	r2, r9
 8000e0c:	4442      	add	r2, r8
 8000e0e:	4375      	muls	r5, r6
 8000e10:	4591      	cmp	r9, r2
 8000e12:	d903      	bls.n	8000e1c <__aeabi_dmul+0x23c>
 8000e14:	2180      	movs	r1, #128	@ 0x80
 8000e16:	0249      	lsls	r1, r1, #9
 8000e18:	4688      	mov	r8, r1
 8000e1a:	4445      	add	r5, r8
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	4688      	mov	r8, r1
 8000e20:	4661      	mov	r1, ip
 8000e22:	0409      	lsls	r1, r1, #16
 8000e24:	0c09      	lsrs	r1, r1, #16
 8000e26:	468c      	mov	ip, r1
 8000e28:	0412      	lsls	r2, r2, #16
 8000e2a:	4462      	add	r2, ip
 8000e2c:	18b9      	adds	r1, r7, r2
 8000e2e:	9102      	str	r1, [sp, #8]
 8000e30:	4651      	mov	r1, sl
 8000e32:	0c09      	lsrs	r1, r1, #16
 8000e34:	468c      	mov	ip, r1
 8000e36:	4651      	mov	r1, sl
 8000e38:	040f      	lsls	r7, r1, #16
 8000e3a:	0c3f      	lsrs	r7, r7, #16
 8000e3c:	0039      	movs	r1, r7
 8000e3e:	4341      	muls	r1, r0
 8000e40:	4445      	add	r5, r8
 8000e42:	4688      	mov	r8, r1
 8000e44:	4661      	mov	r1, ip
 8000e46:	4341      	muls	r1, r0
 8000e48:	468a      	mov	sl, r1
 8000e4a:	4641      	mov	r1, r8
 8000e4c:	4660      	mov	r0, ip
 8000e4e:	0c09      	lsrs	r1, r1, #16
 8000e50:	4689      	mov	r9, r1
 8000e52:	4358      	muls	r0, r3
 8000e54:	437b      	muls	r3, r7
 8000e56:	4453      	add	r3, sl
 8000e58:	444b      	add	r3, r9
 8000e5a:	459a      	cmp	sl, r3
 8000e5c:	d903      	bls.n	8000e66 <__aeabi_dmul+0x286>
 8000e5e:	2180      	movs	r1, #128	@ 0x80
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	4689      	mov	r9, r1
 8000e64:	4448      	add	r0, r9
 8000e66:	0c19      	lsrs	r1, r3, #16
 8000e68:	4689      	mov	r9, r1
 8000e6a:	4641      	mov	r1, r8
 8000e6c:	0409      	lsls	r1, r1, #16
 8000e6e:	0c09      	lsrs	r1, r1, #16
 8000e70:	4688      	mov	r8, r1
 8000e72:	0039      	movs	r1, r7
 8000e74:	4361      	muls	r1, r4
 8000e76:	041b      	lsls	r3, r3, #16
 8000e78:	4443      	add	r3, r8
 8000e7a:	4688      	mov	r8, r1
 8000e7c:	4661      	mov	r1, ip
 8000e7e:	434c      	muls	r4, r1
 8000e80:	4371      	muls	r1, r6
 8000e82:	468c      	mov	ip, r1
 8000e84:	4641      	mov	r1, r8
 8000e86:	4377      	muls	r7, r6
 8000e88:	0c0e      	lsrs	r6, r1, #16
 8000e8a:	193f      	adds	r7, r7, r4
 8000e8c:	19f6      	adds	r6, r6, r7
 8000e8e:	4448      	add	r0, r9
 8000e90:	42b4      	cmp	r4, r6
 8000e92:	d903      	bls.n	8000e9c <__aeabi_dmul+0x2bc>
 8000e94:	2180      	movs	r1, #128	@ 0x80
 8000e96:	0249      	lsls	r1, r1, #9
 8000e98:	4689      	mov	r9, r1
 8000e9a:	44cc      	add	ip, r9
 8000e9c:	9902      	ldr	r1, [sp, #8]
 8000e9e:	9f00      	ldr	r7, [sp, #0]
 8000ea0:	4689      	mov	r9, r1
 8000ea2:	0431      	lsls	r1, r6, #16
 8000ea4:	444f      	add	r7, r9
 8000ea6:	4689      	mov	r9, r1
 8000ea8:	4641      	mov	r1, r8
 8000eaa:	4297      	cmp	r7, r2
 8000eac:	4192      	sbcs	r2, r2
 8000eae:	040c      	lsls	r4, r1, #16
 8000eb0:	0c24      	lsrs	r4, r4, #16
 8000eb2:	444c      	add	r4, r9
 8000eb4:	18ff      	adds	r7, r7, r3
 8000eb6:	4252      	negs	r2, r2
 8000eb8:	1964      	adds	r4, r4, r5
 8000eba:	18a1      	adds	r1, r4, r2
 8000ebc:	429f      	cmp	r7, r3
 8000ebe:	419b      	sbcs	r3, r3
 8000ec0:	4688      	mov	r8, r1
 8000ec2:	4682      	mov	sl, r0
 8000ec4:	425b      	negs	r3, r3
 8000ec6:	4699      	mov	r9, r3
 8000ec8:	4590      	cmp	r8, r2
 8000eca:	4192      	sbcs	r2, r2
 8000ecc:	42ac      	cmp	r4, r5
 8000ece:	41a4      	sbcs	r4, r4
 8000ed0:	44c2      	add	sl, r8
 8000ed2:	44d1      	add	r9, sl
 8000ed4:	4252      	negs	r2, r2
 8000ed6:	4264      	negs	r4, r4
 8000ed8:	4314      	orrs	r4, r2
 8000eda:	4599      	cmp	r9, r3
 8000edc:	419b      	sbcs	r3, r3
 8000ede:	4582      	cmp	sl, r0
 8000ee0:	4192      	sbcs	r2, r2
 8000ee2:	425b      	negs	r3, r3
 8000ee4:	4252      	negs	r2, r2
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	464a      	mov	r2, r9
 8000eea:	0c36      	lsrs	r6, r6, #16
 8000eec:	19a4      	adds	r4, r4, r6
 8000eee:	18e3      	adds	r3, r4, r3
 8000ef0:	4463      	add	r3, ip
 8000ef2:	025b      	lsls	r3, r3, #9
 8000ef4:	0dd2      	lsrs	r2, r2, #23
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	9901      	ldr	r1, [sp, #4]
 8000efa:	4692      	mov	sl, r2
 8000efc:	027a      	lsls	r2, r7, #9
 8000efe:	430a      	orrs	r2, r1
 8000f00:	1e50      	subs	r0, r2, #1
 8000f02:	4182      	sbcs	r2, r0
 8000f04:	0dff      	lsrs	r7, r7, #23
 8000f06:	4317      	orrs	r7, r2
 8000f08:	464a      	mov	r2, r9
 8000f0a:	0252      	lsls	r2, r2, #9
 8000f0c:	4317      	orrs	r7, r2
 8000f0e:	46b8      	mov	r8, r7
 8000f10:	01db      	lsls	r3, r3, #7
 8000f12:	d500      	bpl.n	8000f16 <__aeabi_dmul+0x336>
 8000f14:	e6ed      	b.n	8000cf2 <__aeabi_dmul+0x112>
 8000f16:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <__aeabi_dmul+0x36c>)
 8000f18:	9a03      	ldr	r2, [sp, #12]
 8000f1a:	445b      	add	r3, fp
 8000f1c:	4691      	mov	r9, r2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	dc00      	bgt.n	8000f24 <__aeabi_dmul+0x344>
 8000f22:	e0ac      	b.n	800107e <__aeabi_dmul+0x49e>
 8000f24:	003a      	movs	r2, r7
 8000f26:	0752      	lsls	r2, r2, #29
 8000f28:	d100      	bne.n	8000f2c <__aeabi_dmul+0x34c>
 8000f2a:	e710      	b.n	8000d4e <__aeabi_dmul+0x16e>
 8000f2c:	220f      	movs	r2, #15
 8000f2e:	4658      	mov	r0, fp
 8000f30:	403a      	ands	r2, r7
 8000f32:	2a04      	cmp	r2, #4
 8000f34:	d000      	beq.n	8000f38 <__aeabi_dmul+0x358>
 8000f36:	e6f9      	b.n	8000d2c <__aeabi_dmul+0x14c>
 8000f38:	e709      	b.n	8000d4e <__aeabi_dmul+0x16e>
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	000007ff 	.word	0x000007ff
 8000f40:	fffffc01 	.word	0xfffffc01
 8000f44:	feffffff 	.word	0xfeffffff
 8000f48:	000007fe 	.word	0x000007fe
 8000f4c:	000003ff 	.word	0x000003ff
 8000f50:	0022      	movs	r2, r4
 8000f52:	4332      	orrs	r2, r6
 8000f54:	d06f      	beq.n	8001036 <__aeabi_dmul+0x456>
 8000f56:	2c00      	cmp	r4, #0
 8000f58:	d100      	bne.n	8000f5c <__aeabi_dmul+0x37c>
 8000f5a:	e0c2      	b.n	80010e2 <__aeabi_dmul+0x502>
 8000f5c:	0020      	movs	r0, r4
 8000f5e:	f000 f98f 	bl	8001280 <__clzsi2>
 8000f62:	0002      	movs	r2, r0
 8000f64:	0003      	movs	r3, r0
 8000f66:	3a0b      	subs	r2, #11
 8000f68:	201d      	movs	r0, #29
 8000f6a:	1a82      	subs	r2, r0, r2
 8000f6c:	0030      	movs	r0, r6
 8000f6e:	0019      	movs	r1, r3
 8000f70:	40d0      	lsrs	r0, r2
 8000f72:	3908      	subs	r1, #8
 8000f74:	408c      	lsls	r4, r1
 8000f76:	0002      	movs	r2, r0
 8000f78:	4322      	orrs	r2, r4
 8000f7a:	0034      	movs	r4, r6
 8000f7c:	408c      	lsls	r4, r1
 8000f7e:	4659      	mov	r1, fp
 8000f80:	1acb      	subs	r3, r1, r3
 8000f82:	4986      	ldr	r1, [pc, #536]	@ (800119c <__aeabi_dmul+0x5bc>)
 8000f84:	468b      	mov	fp, r1
 8000f86:	449b      	add	fp, r3
 8000f88:	2d0a      	cmp	r5, #10
 8000f8a:	dd00      	ble.n	8000f8e <__aeabi_dmul+0x3ae>
 8000f8c:	e6a4      	b.n	8000cd8 <__aeabi_dmul+0xf8>
 8000f8e:	4649      	mov	r1, r9
 8000f90:	9b00      	ldr	r3, [sp, #0]
 8000f92:	9401      	str	r4, [sp, #4]
 8000f94:	4059      	eors	r1, r3
 8000f96:	b2cb      	uxtb	r3, r1
 8000f98:	0014      	movs	r4, r2
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	9303      	str	r3, [sp, #12]
 8000f9e:	2d02      	cmp	r5, #2
 8000fa0:	dd00      	ble.n	8000fa4 <__aeabi_dmul+0x3c4>
 8000fa2:	e667      	b.n	8000c74 <__aeabi_dmul+0x94>
 8000fa4:	e6fb      	b.n	8000d9e <__aeabi_dmul+0x1be>
 8000fa6:	4653      	mov	r3, sl
 8000fa8:	4303      	orrs	r3, r0
 8000faa:	4698      	mov	r8, r3
 8000fac:	d03c      	beq.n	8001028 <__aeabi_dmul+0x448>
 8000fae:	4653      	mov	r3, sl
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_dmul+0x3d6>
 8000fb4:	e0a3      	b.n	80010fe <__aeabi_dmul+0x51e>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	f000 f962 	bl	8001280 <__clzsi2>
 8000fbc:	230b      	movs	r3, #11
 8000fbe:	425b      	negs	r3, r3
 8000fc0:	469c      	mov	ip, r3
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	4484      	add	ip, r0
 8000fc6:	0011      	movs	r1, r2
 8000fc8:	4650      	mov	r0, sl
 8000fca:	3908      	subs	r1, #8
 8000fcc:	4088      	lsls	r0, r1
 8000fce:	231d      	movs	r3, #29
 8000fd0:	4680      	mov	r8, r0
 8000fd2:	4660      	mov	r0, ip
 8000fd4:	1a1b      	subs	r3, r3, r0
 8000fd6:	0020      	movs	r0, r4
 8000fd8:	40d8      	lsrs	r0, r3
 8000fda:	0003      	movs	r3, r0
 8000fdc:	4640      	mov	r0, r8
 8000fde:	4303      	orrs	r3, r0
 8000fe0:	469a      	mov	sl, r3
 8000fe2:	0023      	movs	r3, r4
 8000fe4:	408b      	lsls	r3, r1
 8000fe6:	4698      	mov	r8, r3
 8000fe8:	4b6c      	ldr	r3, [pc, #432]	@ (800119c <__aeabi_dmul+0x5bc>)
 8000fea:	2500      	movs	r5, #0
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	469b      	mov	fp, r3
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	9302      	str	r3, [sp, #8]
 8000ff4:	e61a      	b.n	8000c2c <__aeabi_dmul+0x4c>
 8000ff6:	2d0f      	cmp	r5, #15
 8000ff8:	d000      	beq.n	8000ffc <__aeabi_dmul+0x41c>
 8000ffa:	e0c9      	b.n	8001190 <__aeabi_dmul+0x5b0>
 8000ffc:	2380      	movs	r3, #128	@ 0x80
 8000ffe:	4652      	mov	r2, sl
 8001000:	031b      	lsls	r3, r3, #12
 8001002:	421a      	tst	r2, r3
 8001004:	d002      	beq.n	800100c <__aeabi_dmul+0x42c>
 8001006:	421c      	tst	r4, r3
 8001008:	d100      	bne.n	800100c <__aeabi_dmul+0x42c>
 800100a:	e092      	b.n	8001132 <__aeabi_dmul+0x552>
 800100c:	2480      	movs	r4, #128	@ 0x80
 800100e:	4653      	mov	r3, sl
 8001010:	0324      	lsls	r4, r4, #12
 8001012:	431c      	orrs	r4, r3
 8001014:	0324      	lsls	r4, r4, #12
 8001016:	4642      	mov	r2, r8
 8001018:	0b24      	lsrs	r4, r4, #12
 800101a:	e63e      	b.n	8000c9a <__aeabi_dmul+0xba>
 800101c:	469b      	mov	fp, r3
 800101e:	2303      	movs	r3, #3
 8001020:	4680      	mov	r8, r0
 8001022:	250c      	movs	r5, #12
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	e601      	b.n	8000c2c <__aeabi_dmul+0x4c>
 8001028:	2300      	movs	r3, #0
 800102a:	469a      	mov	sl, r3
 800102c:	469b      	mov	fp, r3
 800102e:	3301      	adds	r3, #1
 8001030:	2504      	movs	r5, #4
 8001032:	9302      	str	r3, [sp, #8]
 8001034:	e5fa      	b.n	8000c2c <__aeabi_dmul+0x4c>
 8001036:	2101      	movs	r1, #1
 8001038:	430d      	orrs	r5, r1
 800103a:	2d0a      	cmp	r5, #10
 800103c:	dd00      	ble.n	8001040 <__aeabi_dmul+0x460>
 800103e:	e64b      	b.n	8000cd8 <__aeabi_dmul+0xf8>
 8001040:	4649      	mov	r1, r9
 8001042:	9800      	ldr	r0, [sp, #0]
 8001044:	4041      	eors	r1, r0
 8001046:	b2c9      	uxtb	r1, r1
 8001048:	9103      	str	r1, [sp, #12]
 800104a:	2d02      	cmp	r5, #2
 800104c:	dc00      	bgt.n	8001050 <__aeabi_dmul+0x470>
 800104e:	e096      	b.n	800117e <__aeabi_dmul+0x59e>
 8001050:	2300      	movs	r3, #0
 8001052:	2400      	movs	r4, #0
 8001054:	2001      	movs	r0, #1
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	e60c      	b.n	8000c74 <__aeabi_dmul+0x94>
 800105a:	4649      	mov	r1, r9
 800105c:	2302      	movs	r3, #2
 800105e:	9a00      	ldr	r2, [sp, #0]
 8001060:	432b      	orrs	r3, r5
 8001062:	4051      	eors	r1, r2
 8001064:	b2ca      	uxtb	r2, r1
 8001066:	9203      	str	r2, [sp, #12]
 8001068:	2b0a      	cmp	r3, #10
 800106a:	dd00      	ble.n	800106e <__aeabi_dmul+0x48e>
 800106c:	e634      	b.n	8000cd8 <__aeabi_dmul+0xf8>
 800106e:	2d00      	cmp	r5, #0
 8001070:	d157      	bne.n	8001122 <__aeabi_dmul+0x542>
 8001072:	9b03      	ldr	r3, [sp, #12]
 8001074:	4699      	mov	r9, r3
 8001076:	2400      	movs	r4, #0
 8001078:	2200      	movs	r2, #0
 800107a:	4b49      	ldr	r3, [pc, #292]	@ (80011a0 <__aeabi_dmul+0x5c0>)
 800107c:	e60e      	b.n	8000c9c <__aeabi_dmul+0xbc>
 800107e:	4658      	mov	r0, fp
 8001080:	2101      	movs	r1, #1
 8001082:	1ac9      	subs	r1, r1, r3
 8001084:	2938      	cmp	r1, #56	@ 0x38
 8001086:	dd00      	ble.n	800108a <__aeabi_dmul+0x4aa>
 8001088:	e62f      	b.n	8000cea <__aeabi_dmul+0x10a>
 800108a:	291f      	cmp	r1, #31
 800108c:	dd56      	ble.n	800113c <__aeabi_dmul+0x55c>
 800108e:	221f      	movs	r2, #31
 8001090:	4654      	mov	r4, sl
 8001092:	4252      	negs	r2, r2
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	40dc      	lsrs	r4, r3
 8001098:	2920      	cmp	r1, #32
 800109a:	d007      	beq.n	80010ac <__aeabi_dmul+0x4cc>
 800109c:	4b41      	ldr	r3, [pc, #260]	@ (80011a4 <__aeabi_dmul+0x5c4>)
 800109e:	4642      	mov	r2, r8
 80010a0:	469c      	mov	ip, r3
 80010a2:	4653      	mov	r3, sl
 80010a4:	4460      	add	r0, ip
 80010a6:	4083      	lsls	r3, r0
 80010a8:	431a      	orrs	r2, r3
 80010aa:	4690      	mov	r8, r2
 80010ac:	4642      	mov	r2, r8
 80010ae:	2107      	movs	r1, #7
 80010b0:	1e53      	subs	r3, r2, #1
 80010b2:	419a      	sbcs	r2, r3
 80010b4:	000b      	movs	r3, r1
 80010b6:	4322      	orrs	r2, r4
 80010b8:	4013      	ands	r3, r2
 80010ba:	2400      	movs	r4, #0
 80010bc:	4211      	tst	r1, r2
 80010be:	d009      	beq.n	80010d4 <__aeabi_dmul+0x4f4>
 80010c0:	230f      	movs	r3, #15
 80010c2:	4013      	ands	r3, r2
 80010c4:	2b04      	cmp	r3, #4
 80010c6:	d05d      	beq.n	8001184 <__aeabi_dmul+0x5a4>
 80010c8:	1d11      	adds	r1, r2, #4
 80010ca:	4291      	cmp	r1, r2
 80010cc:	419b      	sbcs	r3, r3
 80010ce:	000a      	movs	r2, r1
 80010d0:	425b      	negs	r3, r3
 80010d2:	075b      	lsls	r3, r3, #29
 80010d4:	08d2      	lsrs	r2, r2, #3
 80010d6:	431a      	orrs	r2, r3
 80010d8:	2300      	movs	r3, #0
 80010da:	e5df      	b.n	8000c9c <__aeabi_dmul+0xbc>
 80010dc:	9b03      	ldr	r3, [sp, #12]
 80010de:	4699      	mov	r9, r3
 80010e0:	e5fa      	b.n	8000cd8 <__aeabi_dmul+0xf8>
 80010e2:	9801      	ldr	r0, [sp, #4]
 80010e4:	f000 f8cc 	bl	8001280 <__clzsi2>
 80010e8:	0002      	movs	r2, r0
 80010ea:	0003      	movs	r3, r0
 80010ec:	3215      	adds	r2, #21
 80010ee:	3320      	adds	r3, #32
 80010f0:	2a1c      	cmp	r2, #28
 80010f2:	dc00      	bgt.n	80010f6 <__aeabi_dmul+0x516>
 80010f4:	e738      	b.n	8000f68 <__aeabi_dmul+0x388>
 80010f6:	9a01      	ldr	r2, [sp, #4]
 80010f8:	3808      	subs	r0, #8
 80010fa:	4082      	lsls	r2, r0
 80010fc:	e73f      	b.n	8000f7e <__aeabi_dmul+0x39e>
 80010fe:	f000 f8bf 	bl	8001280 <__clzsi2>
 8001102:	2315      	movs	r3, #21
 8001104:	469c      	mov	ip, r3
 8001106:	4484      	add	ip, r0
 8001108:	0002      	movs	r2, r0
 800110a:	4663      	mov	r3, ip
 800110c:	3220      	adds	r2, #32
 800110e:	2b1c      	cmp	r3, #28
 8001110:	dc00      	bgt.n	8001114 <__aeabi_dmul+0x534>
 8001112:	e758      	b.n	8000fc6 <__aeabi_dmul+0x3e6>
 8001114:	2300      	movs	r3, #0
 8001116:	4698      	mov	r8, r3
 8001118:	0023      	movs	r3, r4
 800111a:	3808      	subs	r0, #8
 800111c:	4083      	lsls	r3, r0
 800111e:	469a      	mov	sl, r3
 8001120:	e762      	b.n	8000fe8 <__aeabi_dmul+0x408>
 8001122:	001d      	movs	r5, r3
 8001124:	2300      	movs	r3, #0
 8001126:	2400      	movs	r4, #0
 8001128:	2002      	movs	r0, #2
 800112a:	9301      	str	r3, [sp, #4]
 800112c:	e5a2      	b.n	8000c74 <__aeabi_dmul+0x94>
 800112e:	9002      	str	r0, [sp, #8]
 8001130:	e632      	b.n	8000d98 <__aeabi_dmul+0x1b8>
 8001132:	431c      	orrs	r4, r3
 8001134:	9b00      	ldr	r3, [sp, #0]
 8001136:	9a01      	ldr	r2, [sp, #4]
 8001138:	4699      	mov	r9, r3
 800113a:	e5ae      	b.n	8000c9a <__aeabi_dmul+0xba>
 800113c:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <__aeabi_dmul+0x5c8>)
 800113e:	4652      	mov	r2, sl
 8001140:	18c3      	adds	r3, r0, r3
 8001142:	4640      	mov	r0, r8
 8001144:	409a      	lsls	r2, r3
 8001146:	40c8      	lsrs	r0, r1
 8001148:	4302      	orrs	r2, r0
 800114a:	4640      	mov	r0, r8
 800114c:	4098      	lsls	r0, r3
 800114e:	0003      	movs	r3, r0
 8001150:	1e58      	subs	r0, r3, #1
 8001152:	4183      	sbcs	r3, r0
 8001154:	4654      	mov	r4, sl
 8001156:	431a      	orrs	r2, r3
 8001158:	40cc      	lsrs	r4, r1
 800115a:	0753      	lsls	r3, r2, #29
 800115c:	d009      	beq.n	8001172 <__aeabi_dmul+0x592>
 800115e:	230f      	movs	r3, #15
 8001160:	4013      	ands	r3, r2
 8001162:	2b04      	cmp	r3, #4
 8001164:	d005      	beq.n	8001172 <__aeabi_dmul+0x592>
 8001166:	1d13      	adds	r3, r2, #4
 8001168:	4293      	cmp	r3, r2
 800116a:	4192      	sbcs	r2, r2
 800116c:	4252      	negs	r2, r2
 800116e:	18a4      	adds	r4, r4, r2
 8001170:	001a      	movs	r2, r3
 8001172:	0223      	lsls	r3, r4, #8
 8001174:	d508      	bpl.n	8001188 <__aeabi_dmul+0x5a8>
 8001176:	2301      	movs	r3, #1
 8001178:	2400      	movs	r4, #0
 800117a:	2200      	movs	r2, #0
 800117c:	e58e      	b.n	8000c9c <__aeabi_dmul+0xbc>
 800117e:	4689      	mov	r9, r1
 8001180:	2400      	movs	r4, #0
 8001182:	e58b      	b.n	8000c9c <__aeabi_dmul+0xbc>
 8001184:	2300      	movs	r3, #0
 8001186:	e7a5      	b.n	80010d4 <__aeabi_dmul+0x4f4>
 8001188:	0763      	lsls	r3, r4, #29
 800118a:	0264      	lsls	r4, r4, #9
 800118c:	0b24      	lsrs	r4, r4, #12
 800118e:	e7a1      	b.n	80010d4 <__aeabi_dmul+0x4f4>
 8001190:	9b00      	ldr	r3, [sp, #0]
 8001192:	46a2      	mov	sl, r4
 8001194:	4699      	mov	r9, r3
 8001196:	9b01      	ldr	r3, [sp, #4]
 8001198:	4698      	mov	r8, r3
 800119a:	e737      	b.n	800100c <__aeabi_dmul+0x42c>
 800119c:	fffffc0d 	.word	0xfffffc0d
 80011a0:	000007ff 	.word	0x000007ff
 80011a4:	0000043e 	.word	0x0000043e
 80011a8:	0000041e 	.word	0x0000041e

080011ac <__aeabi_d2iz>:
 80011ac:	000b      	movs	r3, r1
 80011ae:	0002      	movs	r2, r0
 80011b0:	b570      	push	{r4, r5, r6, lr}
 80011b2:	4d16      	ldr	r5, [pc, #88]	@ (800120c <__aeabi_d2iz+0x60>)
 80011b4:	030c      	lsls	r4, r1, #12
 80011b6:	b082      	sub	sp, #8
 80011b8:	0049      	lsls	r1, r1, #1
 80011ba:	2000      	movs	r0, #0
 80011bc:	9200      	str	r2, [sp, #0]
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	0b24      	lsrs	r4, r4, #12
 80011c2:	0d49      	lsrs	r1, r1, #21
 80011c4:	0fde      	lsrs	r6, r3, #31
 80011c6:	42a9      	cmp	r1, r5
 80011c8:	dd04      	ble.n	80011d4 <__aeabi_d2iz+0x28>
 80011ca:	4811      	ldr	r0, [pc, #68]	@ (8001210 <__aeabi_d2iz+0x64>)
 80011cc:	4281      	cmp	r1, r0
 80011ce:	dd03      	ble.n	80011d8 <__aeabi_d2iz+0x2c>
 80011d0:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <__aeabi_d2iz+0x68>)
 80011d2:	18f0      	adds	r0, r6, r3
 80011d4:	b002      	add	sp, #8
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
 80011d8:	2080      	movs	r0, #128	@ 0x80
 80011da:	0340      	lsls	r0, r0, #13
 80011dc:	4320      	orrs	r0, r4
 80011de:	4c0e      	ldr	r4, [pc, #56]	@ (8001218 <__aeabi_d2iz+0x6c>)
 80011e0:	1a64      	subs	r4, r4, r1
 80011e2:	2c1f      	cmp	r4, #31
 80011e4:	dd08      	ble.n	80011f8 <__aeabi_d2iz+0x4c>
 80011e6:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <__aeabi_d2iz+0x70>)
 80011e8:	1a5b      	subs	r3, r3, r1
 80011ea:	40d8      	lsrs	r0, r3
 80011ec:	0003      	movs	r3, r0
 80011ee:	4258      	negs	r0, r3
 80011f0:	2e00      	cmp	r6, #0
 80011f2:	d1ef      	bne.n	80011d4 <__aeabi_d2iz+0x28>
 80011f4:	0018      	movs	r0, r3
 80011f6:	e7ed      	b.n	80011d4 <__aeabi_d2iz+0x28>
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <__aeabi_d2iz+0x74>)
 80011fa:	9a00      	ldr	r2, [sp, #0]
 80011fc:	469c      	mov	ip, r3
 80011fe:	0003      	movs	r3, r0
 8001200:	4461      	add	r1, ip
 8001202:	408b      	lsls	r3, r1
 8001204:	40e2      	lsrs	r2, r4
 8001206:	4313      	orrs	r3, r2
 8001208:	e7f1      	b.n	80011ee <__aeabi_d2iz+0x42>
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	000003fe 	.word	0x000003fe
 8001210:	0000041d 	.word	0x0000041d
 8001214:	7fffffff 	.word	0x7fffffff
 8001218:	00000433 	.word	0x00000433
 800121c:	00000413 	.word	0x00000413
 8001220:	fffffbed 	.word	0xfffffbed

08001224 <__aeabi_i2d>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	2800      	cmp	r0, #0
 8001228:	d016      	beq.n	8001258 <__aeabi_i2d+0x34>
 800122a:	17c3      	asrs	r3, r0, #31
 800122c:	18c5      	adds	r5, r0, r3
 800122e:	405d      	eors	r5, r3
 8001230:	0fc4      	lsrs	r4, r0, #31
 8001232:	0028      	movs	r0, r5
 8001234:	f000 f824 	bl	8001280 <__clzsi2>
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <__aeabi_i2d+0x58>)
 800123a:	1a1b      	subs	r3, r3, r0
 800123c:	055b      	lsls	r3, r3, #21
 800123e:	0d5b      	lsrs	r3, r3, #21
 8001240:	280a      	cmp	r0, #10
 8001242:	dc14      	bgt.n	800126e <__aeabi_i2d+0x4a>
 8001244:	0002      	movs	r2, r0
 8001246:	002e      	movs	r6, r5
 8001248:	3215      	adds	r2, #21
 800124a:	4096      	lsls	r6, r2
 800124c:	220b      	movs	r2, #11
 800124e:	1a12      	subs	r2, r2, r0
 8001250:	40d5      	lsrs	r5, r2
 8001252:	032d      	lsls	r5, r5, #12
 8001254:	0b2d      	lsrs	r5, r5, #12
 8001256:	e003      	b.n	8001260 <__aeabi_i2d+0x3c>
 8001258:	2400      	movs	r4, #0
 800125a:	2300      	movs	r3, #0
 800125c:	2500      	movs	r5, #0
 800125e:	2600      	movs	r6, #0
 8001260:	051b      	lsls	r3, r3, #20
 8001262:	432b      	orrs	r3, r5
 8001264:	07e4      	lsls	r4, r4, #31
 8001266:	4323      	orrs	r3, r4
 8001268:	0030      	movs	r0, r6
 800126a:	0019      	movs	r1, r3
 800126c:	bd70      	pop	{r4, r5, r6, pc}
 800126e:	380b      	subs	r0, #11
 8001270:	4085      	lsls	r5, r0
 8001272:	032d      	lsls	r5, r5, #12
 8001274:	2600      	movs	r6, #0
 8001276:	0b2d      	lsrs	r5, r5, #12
 8001278:	e7f2      	b.n	8001260 <__aeabi_i2d+0x3c>
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	0000041e 	.word	0x0000041e

08001280 <__clzsi2>:
 8001280:	211c      	movs	r1, #28
 8001282:	2301      	movs	r3, #1
 8001284:	041b      	lsls	r3, r3, #16
 8001286:	4298      	cmp	r0, r3
 8001288:	d301      	bcc.n	800128e <__clzsi2+0xe>
 800128a:	0c00      	lsrs	r0, r0, #16
 800128c:	3910      	subs	r1, #16
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	4298      	cmp	r0, r3
 8001292:	d301      	bcc.n	8001298 <__clzsi2+0x18>
 8001294:	0a00      	lsrs	r0, r0, #8
 8001296:	3908      	subs	r1, #8
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	4298      	cmp	r0, r3
 800129c:	d301      	bcc.n	80012a2 <__clzsi2+0x22>
 800129e:	0900      	lsrs	r0, r0, #4
 80012a0:	3904      	subs	r1, #4
 80012a2:	a202      	add	r2, pc, #8	@ (adr r2, 80012ac <__clzsi2+0x2c>)
 80012a4:	5c10      	ldrb	r0, [r2, r0]
 80012a6:	1840      	adds	r0, r0, r1
 80012a8:	4770      	bx	lr
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	02020304 	.word	0x02020304
 80012b0:	01010101 	.word	0x01010101
	...

080012bc <__clzdi2>:
 80012bc:	b510      	push	{r4, lr}
 80012be:	2900      	cmp	r1, #0
 80012c0:	d103      	bne.n	80012ca <__clzdi2+0xe>
 80012c2:	f7ff ffdd 	bl	8001280 <__clzsi2>
 80012c6:	3020      	adds	r0, #32
 80012c8:	e002      	b.n	80012d0 <__clzdi2+0x14>
 80012ca:	0008      	movs	r0, r1
 80012cc:	f7ff ffd8 	bl	8001280 <__clzsi2>
 80012d0:	bd10      	pop	{r4, pc}
 80012d2:	46c0      	nop			@ (mov r8, r8)

080012d4 <Send_Trame>:

#include "Driver_USART_HAL.h"
#include "LOW_POWER_PMOS.h"

void Send_Trame (uint8_t NumCapteur, uint8_t TypeDonnee, uint16_t Info, UART_HandleTypeDef* huart){
 80012d4:	b5b0      	push	{r4, r5, r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	0004      	movs	r4, r0
 80012dc:	0008      	movs	r0, r1
 80012de:	0011      	movs	r1, r2
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	1c22      	adds	r2, r4, #0
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	1dbb      	adds	r3, r7, #6
 80012ea:	1c02      	adds	r2, r0, #0
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	1c0a      	adds	r2, r1, #0
 80012f2:	801a      	strh	r2, [r3, #0]
	//Définition du delai utilisé pour le transmit
	uint32_t delai = 50;
 80012f4:	2332      	movs	r3, #50	@ 0x32
 80012f6:	60fb      	str	r3, [r7, #12]

	//Concatenation de NumCapteur et TypeDonnee dans un seul octet
	uint8_t Octet_NumEtType = (NumCapteur & 0x0F) << 4 | (TypeDonnee & 0x0F);
 80012f8:	1dfb      	adds	r3, r7, #7
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	011b      	lsls	r3, r3, #4
 8001300:	b25a      	sxtb	r2, r3
 8001302:	1dbb      	adds	r3, r7, #6
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	b25b      	sxtb	r3, r3
 8001308:	210f      	movs	r1, #15
 800130a:	400b      	ands	r3, r1
 800130c:	b25b      	sxtb	r3, r3
 800130e:	4313      	orrs	r3, r2
 8001310:	b25b      	sxtb	r3, r3
 8001312:	b2da      	uxtb	r2, r3
 8001314:	210b      	movs	r1, #11
 8001316:	187b      	adds	r3, r7, r1
 8001318:	701a      	strb	r2, [r3, #0]

	//On split les données contenues dans Info (16bits) dans deux octets distincts
	//On décale vers la droite les 8 premiers bits de Info, puis on les récupère avec un masque ET
	uint8_t Octet_Info_Split_1 = (Info >> 8) & 0xFF;
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	881b      	ldrh	r3, [r3, #0]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	b29b      	uxth	r3, r3
 8001322:	b2da      	uxtb	r2, r3
 8001324:	240a      	movs	r4, #10
 8001326:	193b      	adds	r3, r7, r4
 8001328:	701a      	strb	r2, [r3, #0]
	uint8_t Octet_Info_Split_2 = Info & 0xFF;
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	2509      	movs	r5, #9
 8001332:	197b      	adds	r3, r7, r5
 8001334:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(huart, &Octet_NumEtType, sizeof(Octet_NumEtType), delai);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	1879      	adds	r1, r7, r1
 800133a:	6838      	ldr	r0, [r7, #0]
 800133c:	2201      	movs	r2, #1
 800133e:	f002 fd63 	bl	8003e08 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart, &Octet_Info_Split_1, sizeof(Octet_Info_Split_1), delai);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	1939      	adds	r1, r7, r4
 8001346:	6838      	ldr	r0, [r7, #0]
 8001348:	2201      	movs	r2, #1
 800134a:	f002 fd5d 	bl	8003e08 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart, &Octet_Info_Split_2, sizeof(Octet_Info_Split_2), delai);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	1979      	adds	r1, r7, r5
 8001352:	6838      	ldr	r0, [r7, #0]
 8001354:	2201      	movs	r2, #1
 8001356:	f002 fd57 	bl	8003e08 <HAL_UART_Transmit>

}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	b004      	add	sp, #16
 8001360:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001364 <getValue>:

int getValue(ADC_HandleTypeDef* hadc)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	SENSOR_ON();
 800136c:	23a0      	movs	r3, #160	@ 0xa0
 800136e:	05db      	lsls	r3, r3, #23
 8001370:	2200      	movs	r2, #0
 8001372:	2104      	movs	r1, #4
 8001374:	0018      	movs	r0, r3
 8001376:	f001 fb1d 	bl	80029b4 <HAL_GPIO_WritePin>
	HAL_ADC_Start(hadc);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	0018      	movs	r0, r3
 800137e:	f000 fe3b 	bl	8001ff8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 100);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2164      	movs	r1, #100	@ 0x64
 8001386:	0018      	movs	r0, r3
 8001388:	f000 fe8a 	bl	80020a0 <HAL_ADC_PollForConversion>
	int sensorValue = HAL_ADC_GetValue(hadc);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	0018      	movs	r0, r3
 8001390:	f000 ff22 	bl	80021d8 <HAL_ADC_GetValue>
 8001394:	0003      	movs	r3, r0
 8001396:	60fb      	str	r3, [r7, #12]
//	SENSOR_OFF();

	if (sensorValue < 2375)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4a14      	ldr	r2, [pc, #80]	@ (80013ec <getValue+0x88>)
 800139c:	4293      	cmp	r3, r2
 800139e:	dc02      	bgt.n	80013a6 <getValue+0x42>
	{
		sensorValue *= const1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	e01a      	b.n	80013dc <getValue+0x78>
	}
	else {
		sensorValue = 0.6 + (sensorValue-2375)*const2;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4a11      	ldr	r2, [pc, #68]	@ (80013f0 <getValue+0x8c>)
 80013aa:	4694      	mov	ip, r2
 80013ac:	4463      	add	r3, ip
 80013ae:	0018      	movs	r0, r3
 80013b0:	f7ff ff38 	bl	8001224 <__aeabi_i2d>
 80013b4:	2200      	movs	r2, #0
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <getValue+0x90>)
 80013b8:	f7ff fc12 	bl	8000be0 <__aeabi_dmul>
 80013bc:	0002      	movs	r2, r0
 80013be:	000b      	movs	r3, r1
 80013c0:	0010      	movs	r0, r2
 80013c2:	0019      	movs	r1, r3
 80013c4:	4a0c      	ldr	r2, [pc, #48]	@ (80013f8 <getValue+0x94>)
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <getValue+0x98>)
 80013c8:	f7ff f844 	bl	8000454 <__aeabi_dadd>
 80013cc:	0002      	movs	r2, r0
 80013ce:	000b      	movs	r3, r1
 80013d0:	0010      	movs	r0, r2
 80013d2:	0019      	movs	r1, r3
 80013d4:	f7ff feea 	bl	80011ac <__aeabi_d2iz>
 80013d8:	0003      	movs	r3, r0
 80013da:	60fb      	str	r3, [r7, #12]
	}

	return 100 * sensorValue;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2264      	movs	r2, #100	@ 0x64
 80013e0:	4353      	muls	r3, r2
}
 80013e2:	0018      	movs	r0, r3
 80013e4:	46bd      	mov	sp, r7
 80013e6:	b004      	add	sp, #16
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	00000946 	.word	0x00000946
 80013f0:	fffff6b9 	.word	0xfffff6b9
 80013f4:	40858000 	.word	0x40858000
 80013f8:	33333333 	.word	0x33333333
 80013fc:	3fe33333 	.word	0x3fe33333

08001400 <isAck>:


int isAck(uint8_t NumCapteur, uint8_t TypeDonnee, uint8_t OctetRecu) {
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	0004      	movs	r4, r0
 8001408:	0008      	movs	r0, r1
 800140a:	0011      	movs	r1, r2
 800140c:	1dfb      	adds	r3, r7, #7
 800140e:	1c22      	adds	r2, r4, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	1dbb      	adds	r3, r7, #6
 8001414:	1c02      	adds	r2, r0, #0
 8001416:	701a      	strb	r2, [r3, #0]
 8001418:	1d7b      	adds	r3, r7, #5
 800141a:	1c0a      	adds	r2, r1, #0
 800141c:	701a      	strb	r2, [r3, #0]
    return ((OctetRecu >> 4) == NumCapteur) && (((OctetRecu >> 1) & 0x7) == TypeDonnee) && ((OctetRecu & 1) == 1);
 800141e:	1d7b      	adds	r3, r7, #5
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	091b      	lsrs	r3, r3, #4
 8001424:	b2db      	uxtb	r3, r3
 8001426:	1dfa      	adds	r2, r7, #7
 8001428:	7812      	ldrb	r2, [r2, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d111      	bne.n	8001452 <isAck+0x52>
 800142e:	1d7b      	adds	r3, r7, #5
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	085b      	lsrs	r3, r3, #1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	001a      	movs	r2, r3
 8001438:	2307      	movs	r3, #7
 800143a:	401a      	ands	r2, r3
 800143c:	1dbb      	adds	r3, r7, #6
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d106      	bne.n	8001452 <isAck+0x52>
 8001444:	1d7b      	adds	r3, r7, #5
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	d001      	beq.n	8001452 <isAck+0x52>
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <isAck+0x54>
 8001452:	2300      	movs	r3, #0
}
 8001454:	0018      	movs	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	b003      	add	sp, #12
 800145a:	bd90      	pop	{r4, r7, pc}

0800145c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001460:	f000 fbc2 	bl	8001be8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001464:	f000 f8ce 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001468:	f000 fa1c 	bl	80018a4 <MX_GPIO_Init>
  MX_ADC_Init();
 800146c:	f000 f94e 	bl	800170c <MX_ADC_Init>
  MX_USART2_UART_Init();
 8001470:	f000 f9dc 	bl	800182c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001474:	f000 f9b0 	bl	80017d8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  rtc_flag = __HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF);
 8001478:	4b57      	ldr	r3, [pc, #348]	@ (80015d8 <main+0x17c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	2380      	movs	r3, #128	@ 0x80
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	4013      	ands	r3, r2
 8001484:	d001      	beq.n	800148a <main+0x2e>
 8001486:	2201      	movs	r2, #1
 8001488:	e000      	b.n	800148c <main+0x30>
 800148a:	2200      	movs	r2, #0
 800148c:	4b53      	ldr	r3, [pc, #332]	@ (80015dc <main+0x180>)
 800148e:	601a      	str	r2, [r3, #0]

//  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
  XBEE_ON();
 8001490:	23a0      	movs	r3, #160	@ 0xa0
 8001492:	05db      	lsls	r3, r3, #23
 8001494:	2200      	movs	r2, #0
 8001496:	2108      	movs	r1, #8
 8001498:	0018      	movs	r0, r3
 800149a:	f001 fa8b 	bl	80029b4 <HAL_GPIO_WritePin>
  SENSOR_ON();
 800149e:	23a0      	movs	r3, #160	@ 0xa0
 80014a0:	05db      	lsls	r3, r3, #23
 80014a2:	2200      	movs	r2, #0
 80014a4:	2104      	movs	r1, #4
 80014a6:	0018      	movs	r0, r3
 80014a8:	f001 fa84 	bl	80029b4 <HAL_GPIO_WritePin>

  /* ### Indicator light : STM32 is ON ### */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80014ac:	23a0      	movs	r3, #160	@ 0xa0
 80014ae:	05db      	lsls	r3, r3, #23
 80014b0:	2201      	movs	r2, #1
 80014b2:	2102      	movs	r1, #2
 80014b4:	0018      	movs	r0, r3
 80014b6:	f001 fa7d 	bl	80029b4 <HAL_GPIO_WritePin>

  HAL_Delay(5000);
 80014ba:	4b49      	ldr	r3, [pc, #292]	@ (80015e0 <main+0x184>)
 80014bc:	0018      	movs	r0, r3
 80014be:	f000 fc03 	bl	8001cc8 <HAL_Delay>
  Send_Trame(4, DATA_SWITCH, 0, &huart2);
 80014c2:	4b48      	ldr	r3, [pc, #288]	@ (80015e4 <main+0x188>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	2101      	movs	r1, #1
 80014c8:	2004      	movs	r0, #4
 80014ca:	f7ff ff03 	bl	80012d4 <Send_Trame>


  /* ### Wake up from STAND-BY mode ### */
  /* STEP 1 : Check if the stand by (SBF - Stand By Flag) mode is set => Test if the STM is waking up from SB mode */
  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80014ce:	4b46      	ldr	r3, [pc, #280]	@ (80015e8 <main+0x18c>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2202      	movs	r2, #2
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d154      	bne.n	8001584 <main+0x128>
  {
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB); //Clear SBF
 80014da:	4b43      	ldr	r3, [pc, #268]	@ (80015e8 <main+0x18c>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	4b42      	ldr	r3, [pc, #264]	@ (80015e8 <main+0x18c>)
 80014e0:	2108      	movs	r1, #8
 80014e2:	430a      	orrs	r2, r1
 80014e4:	601a      	str	r2, [r3, #0]

    /* STEP 2 : Detect wake up source (Wake-up pin or RTC Alarm) */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) || rtc_flag) {
 80014e6:	4b3c      	ldr	r3, [pc, #240]	@ (80015d8 <main+0x17c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4013      	ands	r3, r2
 80014f2:	d103      	bne.n	80014fc <main+0xa0>
 80014f4:	4b39      	ldr	r3, [pc, #228]	@ (80015dc <main+0x180>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d00b      	beq.n	8001514 <main+0xb8>
      // Wake up from RTC Alarm
      Send_Trame(NUM_CAPTEUR, DATA_HUM, getValue(&hadc), &huart2);
 80014fc:	4b3b      	ldr	r3, [pc, #236]	@ (80015ec <main+0x190>)
 80014fe:	0018      	movs	r0, r3
 8001500:	f7ff ff30 	bl	8001364 <getValue>
 8001504:	0003      	movs	r3, r0
 8001506:	b29a      	uxth	r2, r3
 8001508:	4b36      	ldr	r3, [pc, #216]	@ (80015e4 <main+0x188>)
 800150a:	2102      	movs	r1, #2
 800150c:	2001      	movs	r0, #1
 800150e:	f7ff fee1 	bl	80012d4 <Send_Trame>
 8001512:	e02e      	b.n	8001572 <main+0x116>
    }
    else {
      // Wake up from Reset Pin
      Send_Trame(NUM_CAPTEUR, DATA_SWITCH, 0, &huart2);
 8001514:	4b33      	ldr	r3, [pc, #204]	@ (80015e4 <main+0x188>)
 8001516:	2200      	movs	r2, #0
 8001518:	2101      	movs	r1, #1
 800151a:	2001      	movs	r0, #1
 800151c:	f7ff feda 	bl	80012d4 <Send_Trame>
      HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8001520:	4933      	ldr	r1, [pc, #204]	@ (80015f0 <main+0x194>)
 8001522:	4b30      	ldr	r3, [pc, #192]	@ (80015e4 <main+0x188>)
 8001524:	2201      	movs	r2, #1
 8001526:	0018      	movs	r0, r3
 8001528:	f002 fd0e 	bl	8003f48 <HAL_UART_Receive_IT>
      HAL_Delay(10000);
 800152c:	4b31      	ldr	r3, [pc, #196]	@ (80015f4 <main+0x198>)
 800152e:	0018      	movs	r0, r3
 8001530:	f000 fbca 	bl	8001cc8 <HAL_Delay>

      if (isRec && isAck(NUM_CAPTEUR, DATA_SWITCH, rx_data))
 8001534:	4b30      	ldr	r3, [pc, #192]	@ (80015f8 <main+0x19c>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d01a      	beq.n	8001572 <main+0x116>
 800153c:	4b2c      	ldr	r3, [pc, #176]	@ (80015f0 <main+0x194>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	001a      	movs	r2, r3
 8001542:	2101      	movs	r1, #1
 8001544:	2001      	movs	r0, #1
 8001546:	f7ff ff5b 	bl	8001400 <isAck>
 800154a:	1e03      	subs	r3, r0, #0
 800154c:	d011      	beq.n	8001572 <main+0x116>
      {
    	  LED_ON();
 800154e:	23a0      	movs	r3, #160	@ 0xa0
 8001550:	05db      	lsls	r3, r3, #23
 8001552:	2200      	movs	r2, #0
 8001554:	2102      	movs	r1, #2
 8001556:	0018      	movs	r0, r3
 8001558:	f001 fa2c 	bl	80029b4 <HAL_GPIO_WritePin>
          Send_Trame(3, DATA_SWITCH, 0, &huart2);
 800155c:	4b21      	ldr	r3, [pc, #132]	@ (80015e4 <main+0x188>)
 800155e:	2200      	movs	r2, #0
 8001560:	2101      	movs	r1, #1
 8001562:	2003      	movs	r0, #3
 8001564:	f7ff feb6 	bl	80012d4 <Send_Trame>
    	  HAL_Delay(1000);
 8001568:	23fa      	movs	r3, #250	@ 0xfa
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	0018      	movs	r0, r3
 800156e:	f000 fbab 	bl	8001cc8 <HAL_Delay>
//    	  LED_OFF();
      }
    }

    /* STEP 4 : Disable the wake up pin (A0) */
    HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	0018      	movs	r0, r3
 8001578:	f001 fa58 	bl	8002a2c <HAL_PWR_DisableWakeUpPin>

    /* STEP 5 : Disable RTC Wake Up */
    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800157c:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <main+0x17c>)
 800157e:	0018      	movs	r0, r3
 8001580:	f002 fb52 	bl	8003c28 <HAL_RTCEx_DeactivateWakeUpTimer>
  }

  Send_Trame(6, DATA_SWITCH, 0, &huart2);
 8001584:	4b17      	ldr	r3, [pc, #92]	@ (80015e4 <main+0x188>)
 8001586:	2200      	movs	r2, #0
 8001588:	2101      	movs	r1, #1
 800158a:	2006      	movs	r0, #6
 800158c:	f7ff fea2 	bl	80012d4 <Send_Trame>
//	  HAL_Delay(500);
//  }

  /* ### Enter STAND-BY mode ### */
  /* STEP 1 : Clear the Wake-Up (WU) flag and RTC Wake-Up Timer (WUTF) flag*/
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU); //Clear Wake Up Flag
 8001590:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <main+0x18c>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <main+0x18c>)
 8001596:	2104      	movs	r1, #4
 8001598:	430a      	orrs	r2, r1
 800159a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF); //Clear RTC Wake Up Flag
 800159c:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <main+0x17c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	22ff      	movs	r2, #255	@ 0xff
 80015a4:	401a      	ands	r2, r3
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <main+0x17c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4914      	ldr	r1, [pc, #80]	@ (80015fc <main+0x1a0>)
 80015ac:	430a      	orrs	r2, r1
 80015ae:	60da      	str	r2, [r3, #12]

  /* STEP 2 : Enable the Wake-Up (WU) pin */
  HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	0018      	movs	r0, r3
 80015b6:	f001 fa29 	bl	8002a0c <HAL_PWR_EnableWakeUpPin>
   * To configure the wake up timer to 5s the WakeUpCounter is set to 0x2710
   * RTC_WAKEUPCLOCK_RTCCLK_DIV = RTCCLK_Div16 = 16
   * Wake-up time base = 16 /(32kHz) = 0.0005 seconds
   * ==> WakeUpCounter = ~5s/0.0005s = 20000 = 0x2710
   */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x9C40, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80015ba:	4911      	ldr	r1, [pc, #68]	@ (8001600 <main+0x1a4>)
 80015bc:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <main+0x17c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	0018      	movs	r0, r3
 80015c2:	f002 fa59 	bl	8003a78 <HAL_RTCEx_SetWakeUpTimer_IT>
 80015c6:	1e03      	subs	r3, r0, #0
 80015c8:	d001      	beq.n	80015ce <main+0x172>
  {
   Error_Handler();
 80015ca:	f000 f9e9 	bl	80019a0 <Error_Handler>
  }

  /* STEP 4 : Enter Stand-by mode */
  HAL_PWR_EnterSTANDBYMode();
 80015ce:	f001 fa3f 	bl	8002a50 <HAL_PWR_EnterSTANDBYMode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	e7fd      	b.n	80015d2 <main+0x176>
 80015d6:	46c0      	nop			@ (mov r8, r8)
 80015d8:	20000084 	.word	0x20000084
 80015dc:	20000134 	.word	0x20000134
 80015e0:	00001388 	.word	0x00001388
 80015e4:	200000a8 	.word	0x200000a8
 80015e8:	40007000 	.word	0x40007000
 80015ec:	20000028 	.word	0x20000028
 80015f0:	20000130 	.word	0x20000130
 80015f4:	00002710 	.word	0x00002710
 80015f8:	20000131 	.word	0x20000131
 80015fc:	fffffb7f 	.word	0xfffffb7f
 8001600:	00009c40 	.word	0x00009c40

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b099      	sub	sp, #100	@ 0x64
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	242c      	movs	r4, #44	@ 0x2c
 800160c:	193b      	adds	r3, r7, r4
 800160e:	0018      	movs	r0, r3
 8001610:	2334      	movs	r3, #52	@ 0x34
 8001612:	001a      	movs	r2, r3
 8001614:	2100      	movs	r1, #0
 8001616:	f003 ff3f 	bl	8005498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800161a:	2318      	movs	r3, #24
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	0018      	movs	r0, r3
 8001620:	2314      	movs	r3, #20
 8001622:	001a      	movs	r2, r3
 8001624:	2100      	movs	r1, #0
 8001626:	f003 ff37 	bl	8005498 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800162a:	003b      	movs	r3, r7
 800162c:	0018      	movs	r0, r3
 800162e:	2318      	movs	r3, #24
 8001630:	001a      	movs	r2, r3
 8001632:	2100      	movs	r1, #0
 8001634:	f003 ff30 	bl	8005498 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001638:	4b31      	ldr	r3, [pc, #196]	@ (8001700 <SystemClock_Config+0xfc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a31      	ldr	r2, [pc, #196]	@ (8001704 <SystemClock_Config+0x100>)
 800163e:	401a      	ands	r2, r3
 8001640:	4b2f      	ldr	r3, [pc, #188]	@ (8001700 <SystemClock_Config+0xfc>)
 8001642:	2180      	movs	r1, #128	@ 0x80
 8001644:	0109      	lsls	r1, r1, #4
 8001646:	430a      	orrs	r2, r1
 8001648:	601a      	str	r2, [r3, #0]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800164a:	f001 f9d1 	bl	80029f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800164e:	4b2e      	ldr	r3, [pc, #184]	@ (8001708 <SystemClock_Config+0x104>)
 8001650:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001652:	4b2d      	ldr	r3, [pc, #180]	@ (8001708 <SystemClock_Config+0x104>)
 8001654:	492b      	ldr	r1, [pc, #172]	@ (8001704 <SystemClock_Config+0x100>)
 8001656:	400a      	ands	r2, r1
 8001658:	651a      	str	r2, [r3, #80]	@ 0x50

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800165a:	193b      	adds	r3, r7, r4
 800165c:	2206      	movs	r2, #6
 800165e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001660:	193b      	adds	r3, r7, r4
 8001662:	2280      	movs	r2, #128	@ 0x80
 8001664:	0052      	lsls	r2, r2, #1
 8001666:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001668:	0021      	movs	r1, r4
 800166a:	187b      	adds	r3, r7, r1
 800166c:	2201      	movs	r2, #1
 800166e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001670:	187b      	adds	r3, r7, r1
 8001672:	2210      	movs	r2, #16
 8001674:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001676:	187b      	adds	r3, r7, r1
 8001678:	2202      	movs	r2, #2
 800167a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	2200      	movs	r2, #0
 8001680:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	2280      	movs	r2, #128	@ 0x80
 8001686:	02d2      	lsls	r2, r2, #11
 8001688:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800168a:	187b      	adds	r3, r7, r1
 800168c:	2280      	movs	r2, #128	@ 0x80
 800168e:	03d2      	lsls	r2, r2, #15
 8001690:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001692:	187b      	adds	r3, r7, r1
 8001694:	0018      	movs	r0, r3
 8001696:	f001 f9f1 	bl	8002a7c <HAL_RCC_OscConfig>
 800169a:	1e03      	subs	r3, r0, #0
 800169c:	d001      	beq.n	80016a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800169e:	f000 f97f 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a2:	2118      	movs	r1, #24
 80016a4:	187b      	adds	r3, r7, r1
 80016a6:	220f      	movs	r2, #15
 80016a8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016aa:	187b      	adds	r3, r7, r1
 80016ac:	2203      	movs	r2, #3
 80016ae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	187b      	adds	r3, r7, r1
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b6:	187b      	adds	r3, r7, r1
 80016b8:	2200      	movs	r2, #0
 80016ba:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016bc:	187b      	adds	r3, r7, r1
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016c2:	187b      	adds	r3, r7, r1
 80016c4:	2101      	movs	r1, #1
 80016c6:	0018      	movs	r0, r3
 80016c8:	f001 fd54 	bl	8003174 <HAL_RCC_ClockConfig>
 80016cc:	1e03      	subs	r3, r0, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80016d0:	f000 f966 	bl	80019a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 80016d4:	003b      	movs	r3, r7
 80016d6:	2222      	movs	r2, #34	@ 0x22
 80016d8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016da:	003b      	movs	r3, r7
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80016e0:	003b      	movs	r3, r7
 80016e2:	2280      	movs	r2, #128	@ 0x80
 80016e4:	0252      	lsls	r2, r2, #9
 80016e6:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e8:	003b      	movs	r3, r7
 80016ea:	0018      	movs	r0, r3
 80016ec:	f001 ff66 	bl	80035bc <HAL_RCCEx_PeriphCLKConfig>
 80016f0:	1e03      	subs	r3, r0, #0
 80016f2:	d001      	beq.n	80016f8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80016f4:	f000 f954 	bl	80019a0 <Error_Handler>
  }
}
 80016f8:	46c0      	nop			@ (mov r8, r8)
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b019      	add	sp, #100	@ 0x64
 80016fe:	bd90      	pop	{r4, r7, pc}
 8001700:	40007000 	.word	0x40007000
 8001704:	ffffe7ff 	.word	0xffffe7ff
 8001708:	40021000 	.word	0x40021000

0800170c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001712:	003b      	movs	r3, r7
 8001714:	0018      	movs	r0, r3
 8001716:	2308      	movs	r3, #8
 8001718:	001a      	movs	r2, r3
 800171a:	2100      	movs	r1, #0
 800171c:	f003 febc 	bl	8005498 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001720:	4b2a      	ldr	r3, [pc, #168]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001722:	4a2b      	ldr	r2, [pc, #172]	@ (80017d0 <MX_ADC_Init+0xc4>)
 8001724:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8001726:	4b29      	ldr	r3, [pc, #164]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001728:	2200      	movs	r2, #0
 800172a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800172c:	4b27      	ldr	r3, [pc, #156]	@ (80017cc <MX_ADC_Init+0xc0>)
 800172e:	2280      	movs	r2, #128	@ 0x80
 8001730:	05d2      	lsls	r2, r2, #23
 8001732:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001734:	4b25      	ldr	r3, [pc, #148]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800173a:	4b24      	ldr	r3, [pc, #144]	@ (80017cc <MX_ADC_Init+0xc0>)
 800173c:	2200      	movs	r2, #0
 800173e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001740:	4b22      	ldr	r3, [pc, #136]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001742:	2201      	movs	r2, #1
 8001744:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001746:	4b21      	ldr	r3, [pc, #132]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 800174c:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <MX_ADC_Init+0xc0>)
 800174e:	2220      	movs	r2, #32
 8001750:	2100      	movs	r1, #0
 8001752:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001754:	4b1d      	ldr	r3, [pc, #116]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001756:	2221      	movs	r2, #33	@ 0x21
 8001758:	2100      	movs	r1, #0
 800175a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800175c:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <MX_ADC_Init+0xc0>)
 800175e:	2200      	movs	r2, #0
 8001760:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001762:	4b1a      	ldr	r3, [pc, #104]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001764:	22c2      	movs	r2, #194	@ 0xc2
 8001766:	32ff      	adds	r2, #255	@ 0xff
 8001768:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800176a:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <MX_ADC_Init+0xc0>)
 800176c:	222c      	movs	r2, #44	@ 0x2c
 800176e:	2100      	movs	r1, #0
 8001770:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001772:	4b16      	ldr	r3, [pc, #88]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001774:	2204      	movs	r2, #4
 8001776:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001778:	4b14      	ldr	r3, [pc, #80]	@ (80017cc <MX_ADC_Init+0xc0>)
 800177a:	2200      	movs	r2, #0
 800177c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800177e:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001780:	2200      	movs	r2, #0
 8001782:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001784:	4b11      	ldr	r3, [pc, #68]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001786:	2200      	movs	r2, #0
 8001788:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <MX_ADC_Init+0xc0>)
 800178c:	2200      	movs	r2, #0
 800178e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001790:	4b0e      	ldr	r3, [pc, #56]	@ (80017cc <MX_ADC_Init+0xc0>)
 8001792:	0018      	movs	r0, r3
 8001794:	f000 fabc 	bl	8001d10 <HAL_ADC_Init>
 8001798:	1e03      	subs	r3, r0, #0
 800179a:	d001      	beq.n	80017a0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800179c:	f000 f900 	bl	80019a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80017a0:	003b      	movs	r3, r7
 80017a2:	4a0c      	ldr	r2, [pc, #48]	@ (80017d4 <MX_ADC_Init+0xc8>)
 80017a4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80017a6:	003b      	movs	r3, r7
 80017a8:	2280      	movs	r2, #128	@ 0x80
 80017aa:	0152      	lsls	r2, r2, #5
 80017ac:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80017ae:	003a      	movs	r2, r7
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <MX_ADC_Init+0xc0>)
 80017b2:	0011      	movs	r1, r2
 80017b4:	0018      	movs	r0, r3
 80017b6:	f000 fd1b 	bl	80021f0 <HAL_ADC_ConfigChannel>
 80017ba:	1e03      	subs	r3, r0, #0
 80017bc:	d001      	beq.n	80017c2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80017be:	f000 f8ef 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80017c2:	46c0      	nop			@ (mov r8, r8)
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b002      	add	sp, #8
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	20000028 	.word	0x20000028
 80017d0:	40012400 	.word	0x40012400
 80017d4:	1c000080 	.word	0x1c000080

080017d8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017de:	4a12      	ldr	r2, [pc, #72]	@ (8001828 <MX_RTC_Init+0x50>)
 80017e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80017e2:	4b10      	ldr	r3, [pc, #64]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80017e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017ea:	227f      	movs	r2, #127	@ 0x7f
 80017ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80017ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017f0:	22ff      	movs	r2, #255	@ 0xff
 80017f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <MX_RTC_Init+0x4c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001800:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <MX_RTC_Init+0x4c>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001806:	4b07      	ldr	r3, [pc, #28]	@ (8001824 <MX_RTC_Init+0x4c>)
 8001808:	2200      	movs	r2, #0
 800180a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <MX_RTC_Init+0x4c>)
 800180e:	0018      	movs	r0, r3
 8001810:	f002 f800 	bl	8003814 <HAL_RTC_Init>
 8001814:	1e03      	subs	r3, r0, #0
 8001816:	d001      	beq.n	800181c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001818:	f000 f8c2 	bl	80019a0 <Error_Handler>
  //    Error_Handler();
  //  }

  /* USER CODE END RTC_Init 2 */

}
 800181c:	46c0      	nop			@ (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	46c0      	nop			@ (mov r8, r8)
 8001824:	20000084 	.word	0x20000084
 8001828:	40002800 	.word	0x40002800

0800182c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001830:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001832:	4a1a      	ldr	r2, [pc, #104]	@ (800189c <MX_USART2_UART_Init+0x70>)
 8001834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001836:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001838:	2296      	movs	r2, #150	@ 0x96
 800183a:	0192      	lsls	r2, r2, #6
 800183c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800184a:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001852:	220c      	movs	r2, #12
 8001854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001856:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800185c:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001862:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001864:	2200      	movs	r2, #0
 8001866:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001868:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 800186a:	2200      	movs	r2, #0
 800186c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186e:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001870:	0018      	movs	r0, r3
 8001872:	f002 fa75 	bl	8003d60 <HAL_UART_Init>
 8001876:	1e03      	subs	r3, r0, #0
 8001878:	d001      	beq.n	800187e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800187a:	f000 f891 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  if (HAL_UART_Receive_IT(&huart2, &rx_data, 1) != HAL_OK)
 800187e:	4908      	ldr	r1, [pc, #32]	@ (80018a0 <MX_USART2_UART_Init+0x74>)
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <MX_USART2_UART_Init+0x6c>)
 8001882:	2201      	movs	r2, #1
 8001884:	0018      	movs	r0, r3
 8001886:	f002 fb5f 	bl	8003f48 <HAL_UART_Receive_IT>
 800188a:	1e03      	subs	r3, r0, #0
 800188c:	d001      	beq.n	8001892 <MX_USART2_UART_Init+0x66>
	{
		Error_Handler();
 800188e:	f000 f887 	bl	80019a0 <Error_Handler>
	}
  /* USER CODE END USART2_Init 2 */

}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200000a8 	.word	0x200000a8
 800189c:	40004400 	.word	0x40004400
 80018a0:	20000130 	.word	0x20000130

080018a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b089      	sub	sp, #36	@ 0x24
 80018a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018aa:	240c      	movs	r4, #12
 80018ac:	193b      	adds	r3, r7, r4
 80018ae:	0018      	movs	r0, r3
 80018b0:	2314      	movs	r3, #20
 80018b2:	001a      	movs	r2, r3
 80018b4:	2100      	movs	r1, #0
 80018b6:	f003 fdef 	bl	8005498 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018be:	4b2c      	ldr	r3, [pc, #176]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018c0:	2104      	movs	r1, #4
 80018c2:	430a      	orrs	r2, r1
 80018c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ca:	2204      	movs	r2, #4
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b27      	ldr	r3, [pc, #156]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018d6:	4b26      	ldr	r3, [pc, #152]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018d8:	2101      	movs	r1, #1
 80018da:	430a      	orrs	r2, r1
 80018dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018de:	4b24      	ldr	r3, [pc, #144]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e2:	2201      	movs	r2, #1
 80018e4:	4013      	ands	r3, r2
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	4b21      	ldr	r3, [pc, #132]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018ee:	4b20      	ldr	r3, [pc, #128]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018f0:	2102      	movs	r1, #2
 80018f2:	430a      	orrs	r2, r1
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001970 <MX_GPIO_Init+0xcc>)
 80018f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fa:	2202      	movs	r2, #2
 80018fc:	4013      	ands	r3, r2
 80018fe:	603b      	str	r3, [r7, #0]
 8001900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001902:	23a0      	movs	r3, #160	@ 0xa0
 8001904:	05db      	lsls	r3, r3, #23
 8001906:	2200      	movs	r2, #0
 8001908:	210e      	movs	r1, #14
 800190a:	0018      	movs	r0, r3
 800190c:	f001 f852 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001910:	4b18      	ldr	r3, [pc, #96]	@ (8001974 <MX_GPIO_Init+0xd0>)
 8001912:	2200      	movs	r2, #0
 8001914:	2108      	movs	r1, #8
 8001916:	0018      	movs	r0, r3
 8001918:	f001 f84c 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800191c:	193b      	adds	r3, r7, r4
 800191e:	220e      	movs	r2, #14
 8001920:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2201      	movs	r2, #1
 8001926:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	193b      	adds	r3, r7, r4
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	193b      	adds	r3, r7, r4
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	193a      	adds	r2, r7, r4
 8001936:	23a0      	movs	r3, #160	@ 0xa0
 8001938:	05db      	lsls	r3, r3, #23
 800193a:	0011      	movs	r1, r2
 800193c:	0018      	movs	r0, r3
 800193e:	f000 fecb 	bl	80026d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001942:	0021      	movs	r1, r4
 8001944:	187b      	adds	r3, r7, r1
 8001946:	2208      	movs	r2, #8
 8001948:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194a:	187b      	adds	r3, r7, r1
 800194c:	2201      	movs	r2, #1
 800194e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	187b      	adds	r3, r7, r1
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2200      	movs	r2, #0
 800195a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195c:	187b      	adds	r3, r7, r1
 800195e:	4a05      	ldr	r2, [pc, #20]	@ (8001974 <MX_GPIO_Init+0xd0>)
 8001960:	0019      	movs	r1, r3
 8001962:	0010      	movs	r0, r2
 8001964:	f000 feb8 	bl	80026d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001968:	46c0      	nop			@ (mov r8, r8)
 800196a:	46bd      	mov	sp, r7
 800196c:	b009      	add	sp, #36	@ 0x24
 800196e:	bd90      	pop	{r4, r7, pc}
 8001970:	40021000 	.word	0x40021000
 8001974:	50000400 	.word	0x50000400

08001978 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a04      	ldr	r2, [pc, #16]	@ (8001998 <HAL_UART_RxCpltCallback+0x20>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d102      	bne.n	8001990 <HAL_UART_RxCpltCallback+0x18>
	{
//		HAL_UART_Transmit(&huart2, &rx_data, 1, HAL_MAX_DELAY);
		isRec = 1;
 800198a:	4b04      	ldr	r3, [pc, #16]	@ (800199c <HAL_UART_RxCpltCallback+0x24>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
	}
}
 8001990:	46c0      	nop			@ (mov r8, r8)
 8001992:	46bd      	mov	sp, r7
 8001994:	b002      	add	sp, #8
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40004400 	.word	0x40004400
 800199c:	20000131 	.word	0x20000131

080019a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a4:	b672      	cpsid	i
}
 80019a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a8:	46c0      	nop			@ (mov r8, r8)
 80019aa:	e7fd      	b.n	80019a8 <Error_Handler+0x8>

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b0:	4b07      	ldr	r3, [pc, #28]	@ (80019d0 <HAL_MspInit+0x24>)
 80019b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019b4:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_MspInit+0x24>)
 80019b6:	2101      	movs	r1, #1
 80019b8:	430a      	orrs	r2, r1
 80019ba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80019bc:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <HAL_MspInit+0x24>)
 80019be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019c0:	4b03      	ldr	r3, [pc, #12]	@ (80019d0 <HAL_MspInit+0x24>)
 80019c2:	2180      	movs	r1, #128	@ 0x80
 80019c4:	0549      	lsls	r1, r1, #21
 80019c6:	430a      	orrs	r2, r1
 80019c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ca:	46c0      	nop			@ (mov r8, r8)
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40021000 	.word	0x40021000

080019d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b089      	sub	sp, #36	@ 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	240c      	movs	r4, #12
 80019de:	193b      	adds	r3, r7, r4
 80019e0:	0018      	movs	r0, r3
 80019e2:	2314      	movs	r3, #20
 80019e4:	001a      	movs	r2, r3
 80019e6:	2100      	movs	r1, #0
 80019e8:	f003 fd56 	bl	8005498 <memset>
  if(hadc->Instance==ADC1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a14      	ldr	r2, [pc, #80]	@ (8001a44 <HAL_ADC_MspInit+0x70>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d122      	bne.n	8001a3c <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019f6:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <HAL_ADC_MspInit+0x74>)
 80019f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019fa:	4b13      	ldr	r3, [pc, #76]	@ (8001a48 <HAL_ADC_MspInit+0x74>)
 80019fc:	2180      	movs	r1, #128	@ 0x80
 80019fe:	0089      	lsls	r1, r1, #2
 8001a00:	430a      	orrs	r2, r1
 8001a02:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b10      	ldr	r3, [pc, #64]	@ (8001a48 <HAL_ADC_MspInit+0x74>)
 8001a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_ADC_MspInit+0x74>)
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a10:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_ADC_MspInit+0x74>)
 8001a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a14:	2201      	movs	r2, #1
 8001a16:	4013      	ands	r3, r2
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a1c:	193b      	adds	r3, r7, r4
 8001a1e:	2280      	movs	r2, #128	@ 0x80
 8001a20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a22:	193b      	adds	r3, r7, r4
 8001a24:	2203      	movs	r2, #3
 8001a26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	193b      	adds	r3, r7, r4
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	193a      	adds	r2, r7, r4
 8001a30:	23a0      	movs	r3, #160	@ 0xa0
 8001a32:	05db      	lsls	r3, r3, #23
 8001a34:	0011      	movs	r1, r2
 8001a36:	0018      	movs	r0, r3
 8001a38:	f000 fe4e 	bl	80026d8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a3c:	46c0      	nop			@ (mov r8, r8)
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	b009      	add	sp, #36	@ 0x24
 8001a42:	bd90      	pop	{r4, r7, pc}
 8001a44:	40012400 	.word	0x40012400
 8001a48:	40021000 	.word	0x40021000

08001a4c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <HAL_RTC_MspInit+0x38>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d10e      	bne.n	8001a7c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <HAL_RTC_MspInit+0x3c>)
 8001a60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <HAL_RTC_MspInit+0x3c>)
 8001a64:	2180      	movs	r1, #128	@ 0x80
 8001a66:	02c9      	lsls	r1, r1, #11
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2002      	movs	r0, #2
 8001a72:	f000 fd77 	bl	8002564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001a76:	2002      	movs	r0, #2
 8001a78:	f000 fd89 	bl	800258e <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001a7c:	46c0      	nop			@ (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40002800 	.word	0x40002800
 8001a88:	40021000 	.word	0x40021000

08001a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a8c:	b590      	push	{r4, r7, lr}
 8001a8e:	b089      	sub	sp, #36	@ 0x24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	240c      	movs	r4, #12
 8001a96:	193b      	adds	r3, r7, r4
 8001a98:	0018      	movs	r0, r3
 8001a9a:	2314      	movs	r3, #20
 8001a9c:	001a      	movs	r2, r3
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	f003 fcfa 	bl	8005498 <memset>
  if(huart->Instance==USART2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a1c      	ldr	r2, [pc, #112]	@ (8001b1c <HAL_UART_MspInit+0x90>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d132      	bne.n	8001b14 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aae:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <HAL_UART_MspInit+0x94>)
 8001ab0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <HAL_UART_MspInit+0x94>)
 8001ab4:	2180      	movs	r1, #128	@ 0x80
 8001ab6:	0289      	lsls	r1, r1, #10
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <HAL_UART_MspInit+0x94>)
 8001abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac0:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <HAL_UART_MspInit+0x94>)
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ac8:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <HAL_UART_MspInit+0x94>)
 8001aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001acc:	2201      	movs	r2, #1
 8001ace:	4013      	ands	r3, r2
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ad4:	193b      	adds	r3, r7, r4
 8001ad6:	22c0      	movs	r2, #192	@ 0xc0
 8001ad8:	00d2      	lsls	r2, r2, #3
 8001ada:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	0021      	movs	r1, r4
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aea:	187b      	adds	r3, r7, r1
 8001aec:	2203      	movs	r2, #3
 8001aee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001af0:	187b      	adds	r3, r7, r1
 8001af2:	2204      	movs	r2, #4
 8001af4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	187a      	adds	r2, r7, r1
 8001af8:	23a0      	movs	r3, #160	@ 0xa0
 8001afa:	05db      	lsls	r3, r3, #23
 8001afc:	0011      	movs	r1, r2
 8001afe:	0018      	movs	r0, r3
 8001b00:	f000 fdea 	bl	80026d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b04:	2200      	movs	r2, #0
 8001b06:	2100      	movs	r1, #0
 8001b08:	201c      	movs	r0, #28
 8001b0a:	f000 fd2b 	bl	8002564 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b0e:	201c      	movs	r0, #28
 8001b10:	f000 fd3d 	bl	800258e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b14:	46c0      	nop			@ (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b009      	add	sp, #36	@ 0x24
 8001b1a:	bd90      	pop	{r4, r7, pc}
 8001b1c:	40004400 	.word	0x40004400
 8001b20:	40021000 	.word	0x40021000

08001b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b28:	46c0      	nop			@ (mov r8, r8)
 8001b2a:	e7fd      	b.n	8001b28 <NMI_Handler+0x4>

08001b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b30:	46c0      	nop			@ (mov r8, r8)
 8001b32:	e7fd      	b.n	8001b30 <HardFault_Handler+0x4>

08001b34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b38:	46c0      	nop			@ (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b42:	46c0      	nop			@ (mov r8, r8)
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b4c:	f000 f8a0 	bl	8001c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b50:	46c0      	nop			@ (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001b5c:	4b03      	ldr	r3, [pc, #12]	@ (8001b6c <RTC_IRQHandler+0x14>)
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f002 f8c6 	bl	8003cf0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001b64:	46c0      	nop			@ (mov r8, r8)
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	46c0      	nop			@ (mov r8, r8)
 8001b6c:	20000084 	.word	0x20000084

08001b70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b74:	4b03      	ldr	r3, [pc, #12]	@ (8001b84 <USART2_IRQHandler+0x14>)
 8001b76:	0018      	movs	r0, r3
 8001b78:	f002 fa44 	bl	8004004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b7c:	46c0      	nop			@ (mov r8, r8)
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	46c0      	nop			@ (mov r8, r8)
 8001b84:	200000a8 	.word	0x200000a8

08001b88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b8c:	46c0      	nop			@ (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001b94:	480d      	ldr	r0, [pc, #52]	@ (8001bcc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001b96:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b98:	f7ff fff6 	bl	8001b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b9c:	480c      	ldr	r0, [pc, #48]	@ (8001bd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b9e:	490d      	ldr	r1, [pc, #52]	@ (8001bd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd8 <LoopForever+0xe>)
  movs r3, #0
 8001ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba4:	e002      	b.n	8001bac <LoopCopyDataInit>

08001ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001baa:	3304      	adds	r3, #4

08001bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb0:	d3f9      	bcc.n	8001ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001be0 <LoopForever+0x16>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb8:	e001      	b.n	8001bbe <LoopFillZerobss>

08001bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bbc:	3204      	adds	r2, #4

08001bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc0:	d3fb      	bcc.n	8001bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bc2:	f003 fc71 	bl	80054a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bc6:	f7ff fc49 	bl	800145c <main>

08001bca <LoopForever>:

LoopForever:
    b LoopForever
 8001bca:	e7fe      	b.n	8001bca <LoopForever>
   ldr   r0, =_estack
 8001bcc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001bd8:	08005584 	.word	0x08005584
  ldr r2, =_sbss
 8001bdc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001be0:	2000013c 	.word	0x2000013c

08001be4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001be4:	e7fe      	b.n	8001be4 <ADC1_COMP_IRQHandler>
	...

08001be8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bee:	1dfb      	adds	r3, r7, #7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <HAL_Init+0x3c>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Init+0x3c>)
 8001bfa:	2140      	movs	r1, #64	@ 0x40
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c00:	2003      	movs	r0, #3
 8001c02:	f000 f811 	bl	8001c28 <HAL_InitTick>
 8001c06:	1e03      	subs	r3, r0, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001c0a:	1dfb      	adds	r3, r7, #7
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	701a      	strb	r2, [r3, #0]
 8001c10:	e001      	b.n	8001c16 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c12:	f7ff fecb 	bl	80019ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c16:	1dfb      	adds	r3, r7, #7
 8001c18:	781b      	ldrb	r3, [r3, #0]
}
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b002      	add	sp, #8
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			@ (mov r8, r8)
 8001c24:	40022000 	.word	0x40022000

08001c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c28:	b590      	push	{r4, r7, lr}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c30:	4b14      	ldr	r3, [pc, #80]	@ (8001c84 <HAL_InitTick+0x5c>)
 8001c32:	681c      	ldr	r4, [r3, #0]
 8001c34:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <HAL_InitTick+0x60>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	0019      	movs	r1, r3
 8001c3a:	23fa      	movs	r3, #250	@ 0xfa
 8001c3c:	0098      	lsls	r0, r3, #2
 8001c3e:	f7fe fa63 	bl	8000108 <__udivsi3>
 8001c42:	0003      	movs	r3, r0
 8001c44:	0019      	movs	r1, r3
 8001c46:	0020      	movs	r0, r4
 8001c48:	f7fe fa5e 	bl	8000108 <__udivsi3>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 fcad 	bl	80025ae <HAL_SYSTICK_Config>
 8001c54:	1e03      	subs	r3, r0, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e00f      	b.n	8001c7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d80b      	bhi.n	8001c7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	2301      	movs	r3, #1
 8001c66:	425b      	negs	r3, r3
 8001c68:	2200      	movs	r2, #0
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 fc7a 	bl	8002564 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_InitTick+0x64>)
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	e000      	b.n	8001c7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b003      	add	sp, #12
 8001c82:	bd90      	pop	{r4, r7, pc}
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000004 	.word	0x20000004

08001c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <HAL_IncTick+0x1c>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	001a      	movs	r2, r3
 8001c9a:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <HAL_IncTick+0x20>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	18d2      	adds	r2, r2, r3
 8001ca0:	4b03      	ldr	r3, [pc, #12]	@ (8001cb0 <HAL_IncTick+0x20>)
 8001ca2:	601a      	str	r2, [r3, #0]
}
 8001ca4:	46c0      	nop			@ (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			@ (mov r8, r8)
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	20000138 	.word	0x20000138

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b02      	ldr	r3, [pc, #8]	@ (8001cc4 <HAL_GetTick+0x10>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			@ (mov r8, r8)
 8001cc4:	20000138 	.word	0x20000138

08001cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd0:	f7ff fff0 	bl	8001cb4 <HAL_GetTick>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	d005      	beq.n	8001cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <HAL_Delay+0x44>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	001a      	movs	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	189b      	adds	r3, r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cee:	46c0      	nop			@ (mov r8, r8)
 8001cf0:	f7ff ffe0 	bl	8001cb4 <HAL_GetTick>
 8001cf4:	0002      	movs	r2, r0
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d8f7      	bhi.n	8001cf0 <HAL_Delay+0x28>
  {
  }
}
 8001d00:	46c0      	nop			@ (mov r8, r8)
 8001d02:	46c0      	nop			@ (mov r8, r8)
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b004      	add	sp, #16
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	46c0      	nop			@ (mov r8, r8)
 8001d0c:	20000008 	.word	0x20000008

08001d10 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e159      	b.n	8001fd6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10a      	bne.n	8001d40 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2250      	movs	r2, #80	@ 0x50
 8001d34:	2100      	movs	r1, #0
 8001d36:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	f7ff fe4a 	bl	80019d4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d44:	2210      	movs	r2, #16
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b10      	cmp	r3, #16
 8001d4a:	d005      	beq.n	8001d58 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	2204      	movs	r2, #4
 8001d54:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001d56:	d00b      	beq.n	8001d70 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2250      	movs	r2, #80	@ 0x50
 8001d68:	2100      	movs	r1, #0
 8001d6a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e132      	b.n	8001fd6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d74:	4a9a      	ldr	r2, [pc, #616]	@ (8001fe0 <HAL_ADC_Init+0x2d0>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	2202      	movs	r2, #2
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2203      	movs	r2, #3
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d108      	bne.n	8001da0 <HAL_ADC_Init+0x90>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2201      	movs	r2, #1
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d101      	bne.n	8001da0 <HAL_ADC_Init+0x90>
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <HAL_ADC_Init+0x92>
 8001da0:	2300      	movs	r3, #0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d149      	bne.n	8001e3a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	23c0      	movs	r3, #192	@ 0xc0
 8001dac:	061b      	lsls	r3, r3, #24
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d00b      	beq.n	8001dca <HAL_ADC_Init+0xba>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	2380      	movs	r3, #128	@ 0x80
 8001db8:	05db      	lsls	r3, r3, #23
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d005      	beq.n	8001dca <HAL_ADC_Init+0xba>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	2380      	movs	r3, #128	@ 0x80
 8001dc4:	061b      	lsls	r3, r3, #24
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d111      	bne.n	8001dee <HAL_ADC_Init+0xde>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	0092      	lsls	r2, r2, #2
 8001dd6:	0892      	lsrs	r2, r2, #2
 8001dd8:	611a      	str	r2, [r3, #16]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6919      	ldr	r1, [r3, #16]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	611a      	str	r2, [r3, #16]
 8001dec:	e014      	b.n	8001e18 <HAL_ADC_Init+0x108>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	691a      	ldr	r2, [r3, #16]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	0892      	lsrs	r2, r2, #2
 8001dfc:	611a      	str	r2, [r3, #16]
 8001dfe:	4b79      	ldr	r3, [pc, #484]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	4b78      	ldr	r3, [pc, #480]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e04:	4978      	ldr	r1, [pc, #480]	@ (8001fe8 <HAL_ADC_Init+0x2d8>)
 8001e06:	400a      	ands	r2, r1
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	4b76      	ldr	r3, [pc, #472]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e0c:	6819      	ldr	r1, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685a      	ldr	r2, [r3, #4]
 8001e12:	4b74      	ldr	r3, [pc, #464]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e14:	430a      	orrs	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2118      	movs	r1, #24
 8001e24:	438a      	bics	r2, r1
 8001e26:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68d9      	ldr	r1, [r3, #12]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001e3a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4b69      	ldr	r3, [pc, #420]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e40:	496a      	ldr	r1, [pc, #424]	@ (8001fec <HAL_ADC_Init+0x2dc>)
 8001e42:	400a      	ands	r2, r1
 8001e44:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001e46:	4b67      	ldr	r3, [pc, #412]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e48:	6819      	ldr	r1, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e4e:	065a      	lsls	r2, r3, #25
 8001e50:	4b64      	ldr	r3, [pc, #400]	@ (8001fe4 <HAL_ADC_Init+0x2d4>)
 8001e52:	430a      	orrs	r2, r1
 8001e54:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	055b      	lsls	r3, r3, #21
 8001e60:	4013      	ands	r3, r2
 8001e62:	d108      	bne.n	8001e76 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2180      	movs	r1, #128	@ 0x80
 8001e70:	0549      	lsls	r1, r1, #21
 8001e72:	430a      	orrs	r2, r1
 8001e74:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	495b      	ldr	r1, [pc, #364]	@ (8001ff0 <HAL_ADC_Init+0x2e0>)
 8001e82:	400a      	ands	r2, r1
 8001e84:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68d9      	ldr	r1, [r3, #12]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d101      	bne.n	8001e9c <HAL_ADC_Init+0x18c>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	e000      	b.n	8001e9e <HAL_ADC_Init+0x18e>
 8001e9c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e9e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2020      	movs	r0, #32
 8001ea4:	5c1b      	ldrb	r3, [r3, r0]
 8001ea6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001ea8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	202c      	movs	r0, #44	@ 0x2c
 8001eae:	5c1b      	ldrb	r3, [r3, r0]
 8001eb0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001eb2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001eb8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001ec0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001ec8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ed6:	23c2      	movs	r3, #194	@ 0xc2
 8001ed8:	33ff      	adds	r3, #255	@ 0xff
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d00b      	beq.n	8001ef6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68d9      	ldr	r1, [r3, #12]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001eec:	431a      	orrs	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2221      	movs	r2, #33	@ 0x21
 8001efa:	5c9b      	ldrb	r3, [r3, r2]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d11a      	bne.n	8001f36 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2220      	movs	r2, #32
 8001f04:	5c9b      	ldrb	r3, [r3, r2]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2180      	movs	r1, #128	@ 0x80
 8001f16:	0249      	lsls	r1, r1, #9
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	e00b      	b.n	8001f36 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f22:	2220      	movs	r2, #32
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2e:	2201      	movs	r2, #1
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d11f      	bne.n	8001f7e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	691a      	ldr	r2, [r3, #16]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	492a      	ldr	r1, [pc, #168]	@ (8001ff4 <HAL_ADC_Init+0x2e4>)
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6919      	ldr	r1, [r3, #16]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001f5c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001f62:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	691a      	ldr	r2, [r3, #16]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2101      	movs	r1, #1
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	611a      	str	r2, [r3, #16]
 8001f7c:	e00e      	b.n	8001f9c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	2201      	movs	r2, #1
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d107      	bne.n	8001f9c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2101      	movs	r1, #1
 8001f98:	438a      	bics	r2, r1
 8001f9a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2107      	movs	r1, #7
 8001fa8:	438a      	bics	r2, r1
 8001faa:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6959      	ldr	r1, [r3, #20]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4393      	bics	r3, r2
 8001fcc:	2201      	movs	r2, #1
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b002      	add	sp, #8
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			@ (mov r8, r8)
 8001fe0:	fffffefd 	.word	0xfffffefd
 8001fe4:	40012708 	.word	0x40012708
 8001fe8:	ffc3ffff 	.word	0xffc3ffff
 8001fec:	fdffffff 	.word	0xfdffffff
 8001ff0:	fffe0219 	.word	0xfffe0219
 8001ff4:	fffffc03 	.word	0xfffffc03

08001ff8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002000:	230f      	movs	r3, #15
 8002002:	18fb      	adds	r3, r7, r3
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2204      	movs	r2, #4
 8002010:	4013      	ands	r3, r2
 8002012:	d138      	bne.n	8002086 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2250      	movs	r2, #80	@ 0x50
 8002018:	5c9b      	ldrb	r3, [r3, r2]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Start+0x2a>
 800201e:	2302      	movs	r3, #2
 8002020:	e038      	b.n	8002094 <HAL_ADC_Start+0x9c>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2250      	movs	r2, #80	@ 0x50
 8002026:	2101      	movs	r1, #1
 8002028:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d007      	beq.n	8002042 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002032:	230f      	movs	r3, #15
 8002034:	18fc      	adds	r4, r7, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	0018      	movs	r0, r3
 800203a:	f000 f95f 	bl	80022fc <ADC_Enable>
 800203e:	0003      	movs	r3, r0
 8002040:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002042:	230f      	movs	r3, #15
 8002044:	18fb      	adds	r3, r7, r3
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d120      	bne.n	800208e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002050:	4a12      	ldr	r2, [pc, #72]	@ (800209c <HAL_ADC_Start+0xa4>)
 8002052:	4013      	ands	r3, r2
 8002054:	2280      	movs	r2, #128	@ 0x80
 8002056:	0052      	lsls	r2, r2, #1
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2250      	movs	r2, #80	@ 0x50
 8002068:	2100      	movs	r1, #0
 800206a:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	221c      	movs	r2, #28
 8002072:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2104      	movs	r1, #4
 8002080:	430a      	orrs	r2, r1
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	e003      	b.n	800208e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002086:	230f      	movs	r3, #15
 8002088:	18fb      	adds	r3, r7, r3
 800208a:	2202      	movs	r2, #2
 800208c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800208e:	230f      	movs	r3, #15
 8002090:	18fb      	adds	r3, r7, r3
 8002092:	781b      	ldrb	r3, [r3, #0]
}
 8002094:	0018      	movs	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	b005      	add	sp, #20
 800209a:	bd90      	pop	{r4, r7, pc}
 800209c:	fffff0fe 	.word	0xfffff0fe

080020a0 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	2b08      	cmp	r3, #8
 80020b8:	d102      	bne.n	80020c0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80020ba:	2308      	movs	r3, #8
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	e014      	b.n	80020ea <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	2201      	movs	r2, #1
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d10b      	bne.n	80020e6 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d2:	2220      	movs	r2, #32
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2250      	movs	r2, #80	@ 0x50
 80020de:	2100      	movs	r1, #0
 80020e0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e072      	b.n	80021cc <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80020e6:	230c      	movs	r3, #12
 80020e8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80020ea:	f7ff fde3 	bl	8001cb4 <HAL_GetTick>
 80020ee:	0003      	movs	r3, r0
 80020f0:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80020f2:	e01f      	b.n	8002134 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	3301      	adds	r3, #1
 80020f8:	d01c      	beq.n	8002134 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d007      	beq.n	8002110 <HAL_ADC_PollForConversion+0x70>
 8002100:	f7ff fdd8 	bl	8001cb4 <HAL_GetTick>
 8002104:	0002      	movs	r2, r0
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d211      	bcs.n	8002134 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	4013      	ands	r3, r2
 800211a:	d10b      	bne.n	8002134 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002120:	2204      	movs	r2, #4
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2250      	movs	r2, #80	@ 0x50
 800212c:	2100      	movs	r1, #0
 800212e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e04b      	b.n	80021cc <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4013      	ands	r3, r2
 800213e:	d0d9      	beq.n	80020f4 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002144:	2280      	movs	r2, #128	@ 0x80
 8002146:	0092      	lsls	r2, r2, #2
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	23c0      	movs	r3, #192	@ 0xc0
 8002156:	011b      	lsls	r3, r3, #4
 8002158:	4013      	ands	r3, r2
 800215a:	d12e      	bne.n	80021ba <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2220      	movs	r2, #32
 8002160:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002162:	2b00      	cmp	r3, #0
 8002164:	d129      	bne.n	80021ba <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2208      	movs	r2, #8
 800216e:	4013      	ands	r3, r2
 8002170:	2b08      	cmp	r3, #8
 8002172:	d122      	bne.n	80021ba <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	2204      	movs	r2, #4
 800217c:	4013      	ands	r3, r2
 800217e:	d110      	bne.n	80021a2 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	210c      	movs	r1, #12
 800218c:	438a      	bics	r2, r1
 800218e:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002194:	4a0f      	ldr	r2, [pc, #60]	@ (80021d4 <HAL_ADC_PollForConversion+0x134>)
 8002196:	4013      	ands	r3, r2
 8002198:	2201      	movs	r2, #1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	655a      	str	r2, [r3, #84]	@ 0x54
 80021a0:	e00b      	b.n	80021ba <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a6:	2220      	movs	r2, #32
 80021a8:	431a      	orrs	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b2:	2201      	movs	r2, #1
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d103      	bne.n	80021ca <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	220c      	movs	r2, #12
 80021c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b004      	add	sp, #16
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	fffffefe 	.word	0xfffffefe

080021d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80021e6:	0018      	movs	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	b002      	add	sp, #8
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2250      	movs	r2, #80	@ 0x50
 80021fe:	5c9b      	ldrb	r3, [r3, r2]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x18>
 8002204:	2302      	movs	r3, #2
 8002206:	e06c      	b.n	80022e2 <HAL_ADC_ConfigChannel+0xf2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2250      	movs	r2, #80	@ 0x50
 800220c:	2101      	movs	r1, #1
 800220e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	2204      	movs	r2, #4
 8002218:	4013      	ands	r3, r2
 800221a:	d00b      	beq.n	8002234 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002220:	2220      	movs	r2, #32
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2250      	movs	r2, #80	@ 0x50
 800222c:	2100      	movs	r1, #0
 800222e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e056      	b.n	80022e2 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	4a2c      	ldr	r2, [pc, #176]	@ (80022ec <HAL_ADC_ConfigChannel+0xfc>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d028      	beq.n	8002290 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	035b      	lsls	r3, r3, #13
 800224a:	0b5a      	lsrs	r2, r3, #13
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	02db      	lsls	r3, r3, #11
 800225c:	4013      	ands	r3, r2
 800225e:	d009      	beq.n	8002274 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 8002266:	2180      	movs	r1, #128	@ 0x80
 8002268:	0409      	lsls	r1, r1, #16
 800226a:	430a      	orrs	r2, r1
 800226c:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800226e:	200a      	movs	r0, #10
 8002270:	f000 f8ac 	bl	80023cc <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	@ 0x80
 800227a:	029b      	lsls	r3, r3, #10
 800227c:	4013      	ands	r3, r2
 800227e:	d02b      	beq.n	80022d8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8002280:	4b1b      	ldr	r3, [pc, #108]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b1a      	ldr	r3, [pc, #104]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 8002286:	2180      	movs	r1, #128	@ 0x80
 8002288:	03c9      	lsls	r1, r1, #15
 800228a:	430a      	orrs	r2, r1
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	e023      	b.n	80022d8 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	035b      	lsls	r3, r3, #13
 800229c:	0b5b      	lsrs	r3, r3, #13
 800229e:	43d9      	mvns	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	400a      	ands	r2, r1
 80022a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	02db      	lsls	r3, r3, #11
 80022b0:	4013      	ands	r3, r2
 80022b2:	d005      	beq.n	80022c0 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4b0d      	ldr	r3, [pc, #52]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 80022ba:	490e      	ldr	r1, [pc, #56]	@ (80022f4 <HAL_ADC_ConfigChannel+0x104>)
 80022bc:	400a      	ands	r2, r1
 80022be:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2380      	movs	r3, #128	@ 0x80
 80022c6:	029b      	lsls	r3, r3, #10
 80022c8:	4013      	ands	r3, r2
 80022ca:	d005      	beq.n	80022d8 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80022cc:	4b08      	ldr	r3, [pc, #32]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_ADC_ConfigChannel+0x100>)
 80022d2:	4909      	ldr	r1, [pc, #36]	@ (80022f8 <HAL_ADC_ConfigChannel+0x108>)
 80022d4:	400a      	ands	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2250      	movs	r2, #80	@ 0x50
 80022dc:	2100      	movs	r1, #0
 80022de:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	0018      	movs	r0, r3
 80022e4:	46bd      	mov	sp, r7
 80022e6:	b002      	add	sp, #8
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	46c0      	nop			@ (mov r8, r8)
 80022ec:	00001001 	.word	0x00001001
 80022f0:	40012708 	.word	0x40012708
 80022f4:	ff7fffff 	.word	0xff7fffff
 80022f8:	ffbfffff 	.word	0xffbfffff

080022fc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	2203      	movs	r2, #3
 8002310:	4013      	ands	r3, r2
 8002312:	2b01      	cmp	r3, #1
 8002314:	d108      	bne.n	8002328 <ADC_Enable+0x2c>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2201      	movs	r2, #1
 800231e:	4013      	ands	r3, r2
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <ADC_Enable+0x2c>
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <ADC_Enable+0x2e>
 8002328:	2300      	movs	r3, #0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d146      	bne.n	80023bc <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	4a24      	ldr	r2, [pc, #144]	@ (80023c8 <ADC_Enable+0xcc>)
 8002336:	4013      	ands	r3, r2
 8002338:	d00d      	beq.n	8002356 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800233e:	2210      	movs	r2, #16
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	2201      	movs	r2, #1
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e033      	b.n	80023be <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2101      	movs	r1, #1
 8002362:	430a      	orrs	r2, r1
 8002364:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002366:	2001      	movs	r0, #1
 8002368:	f000 f830 	bl	80023cc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800236c:	f7ff fca2 	bl	8001cb4 <HAL_GetTick>
 8002370:	0003      	movs	r3, r0
 8002372:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002374:	e01b      	b.n	80023ae <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002376:	f7ff fc9d 	bl	8001cb4 <HAL_GetTick>
 800237a:	0002      	movs	r2, r0
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b0a      	cmp	r3, #10
 8002382:	d914      	bls.n	80023ae <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2201      	movs	r2, #1
 800238c:	4013      	ands	r3, r2
 800238e:	2b01      	cmp	r3, #1
 8002390:	d00d      	beq.n	80023ae <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002396:	2210      	movs	r2, #16
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	2201      	movs	r2, #1
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e007      	b.n	80023be <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2201      	movs	r2, #1
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d1dc      	bne.n	8002376 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	0018      	movs	r0, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	b004      	add	sp, #16
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	80000017 	.word	0x80000017

080023cc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <ADC_DelayMicroSecond+0x38>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	490b      	ldr	r1, [pc, #44]	@ (8002408 <ADC_DelayMicroSecond+0x3c>)
 80023da:	0018      	movs	r0, r3
 80023dc:	f7fd fe94 	bl	8000108 <__udivsi3>
 80023e0:	0003      	movs	r3, r0
 80023e2:	001a      	movs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4353      	muls	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80023ea:	e002      	b.n	80023f2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1f9      	bne.n	80023ec <ADC_DelayMicroSecond+0x20>
  }
}
 80023f8:	46c0      	nop			@ (mov r8, r8)
 80023fa:	46c0      	nop			@ (mov r8, r8)
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b004      	add	sp, #16
 8002400:	bd80      	pop	{r7, pc}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	20000000 	.word	0x20000000
 8002408:	000f4240 	.word	0x000f4240

0800240c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	0002      	movs	r2, r0
 8002414:	1dfb      	adds	r3, r7, #7
 8002416:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002418:	1dfb      	adds	r3, r7, #7
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b7f      	cmp	r3, #127	@ 0x7f
 800241e:	d809      	bhi.n	8002434 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002420:	1dfb      	adds	r3, r7, #7
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	001a      	movs	r2, r3
 8002426:	231f      	movs	r3, #31
 8002428:	401a      	ands	r2, r3
 800242a:	4b04      	ldr	r3, [pc, #16]	@ (800243c <__NVIC_EnableIRQ+0x30>)
 800242c:	2101      	movs	r1, #1
 800242e:	4091      	lsls	r1, r2
 8002430:	000a      	movs	r2, r1
 8002432:	601a      	str	r2, [r3, #0]
  }
}
 8002434:	46c0      	nop			@ (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}
 800243c:	e000e100 	.word	0xe000e100

08002440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002440:	b590      	push	{r4, r7, lr}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	0002      	movs	r2, r0
 8002448:	6039      	str	r1, [r7, #0]
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800244e:	1dfb      	adds	r3, r7, #7
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b7f      	cmp	r3, #127	@ 0x7f
 8002454:	d828      	bhi.n	80024a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002456:	4a2f      	ldr	r2, [pc, #188]	@ (8002514 <__NVIC_SetPriority+0xd4>)
 8002458:	1dfb      	adds	r3, r7, #7
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	b25b      	sxtb	r3, r3
 800245e:	089b      	lsrs	r3, r3, #2
 8002460:	33c0      	adds	r3, #192	@ 0xc0
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	589b      	ldr	r3, [r3, r2]
 8002466:	1dfa      	adds	r2, r7, #7
 8002468:	7812      	ldrb	r2, [r2, #0]
 800246a:	0011      	movs	r1, r2
 800246c:	2203      	movs	r2, #3
 800246e:	400a      	ands	r2, r1
 8002470:	00d2      	lsls	r2, r2, #3
 8002472:	21ff      	movs	r1, #255	@ 0xff
 8002474:	4091      	lsls	r1, r2
 8002476:	000a      	movs	r2, r1
 8002478:	43d2      	mvns	r2, r2
 800247a:	401a      	ands	r2, r3
 800247c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	019b      	lsls	r3, r3, #6
 8002482:	22ff      	movs	r2, #255	@ 0xff
 8002484:	401a      	ands	r2, r3
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	0018      	movs	r0, r3
 800248c:	2303      	movs	r3, #3
 800248e:	4003      	ands	r3, r0
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002494:	481f      	ldr	r0, [pc, #124]	@ (8002514 <__NVIC_SetPriority+0xd4>)
 8002496:	1dfb      	adds	r3, r7, #7
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	b25b      	sxtb	r3, r3
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	430a      	orrs	r2, r1
 80024a0:	33c0      	adds	r3, #192	@ 0xc0
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80024a6:	e031      	b.n	800250c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002518 <__NVIC_SetPriority+0xd8>)
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	0019      	movs	r1, r3
 80024b0:	230f      	movs	r3, #15
 80024b2:	400b      	ands	r3, r1
 80024b4:	3b08      	subs	r3, #8
 80024b6:	089b      	lsrs	r3, r3, #2
 80024b8:	3306      	adds	r3, #6
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	18d3      	adds	r3, r2, r3
 80024be:	3304      	adds	r3, #4
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	1dfa      	adds	r2, r7, #7
 80024c4:	7812      	ldrb	r2, [r2, #0]
 80024c6:	0011      	movs	r1, r2
 80024c8:	2203      	movs	r2, #3
 80024ca:	400a      	ands	r2, r1
 80024cc:	00d2      	lsls	r2, r2, #3
 80024ce:	21ff      	movs	r1, #255	@ 0xff
 80024d0:	4091      	lsls	r1, r2
 80024d2:	000a      	movs	r2, r1
 80024d4:	43d2      	mvns	r2, r2
 80024d6:	401a      	ands	r2, r3
 80024d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	019b      	lsls	r3, r3, #6
 80024de:	22ff      	movs	r2, #255	@ 0xff
 80024e0:	401a      	ands	r2, r3
 80024e2:	1dfb      	adds	r3, r7, #7
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	0018      	movs	r0, r3
 80024e8:	2303      	movs	r3, #3
 80024ea:	4003      	ands	r3, r0
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024f0:	4809      	ldr	r0, [pc, #36]	@ (8002518 <__NVIC_SetPriority+0xd8>)
 80024f2:	1dfb      	adds	r3, r7, #7
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	001c      	movs	r4, r3
 80024f8:	230f      	movs	r3, #15
 80024fa:	4023      	ands	r3, r4
 80024fc:	3b08      	subs	r3, #8
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	430a      	orrs	r2, r1
 8002502:	3306      	adds	r3, #6
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	18c3      	adds	r3, r0, r3
 8002508:	3304      	adds	r3, #4
 800250a:	601a      	str	r2, [r3, #0]
}
 800250c:	46c0      	nop			@ (mov r8, r8)
 800250e:	46bd      	mov	sp, r7
 8002510:	b003      	add	sp, #12
 8002512:	bd90      	pop	{r4, r7, pc}
 8002514:	e000e100 	.word	0xe000e100
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	1e5a      	subs	r2, r3, #1
 8002528:	2380      	movs	r3, #128	@ 0x80
 800252a:	045b      	lsls	r3, r3, #17
 800252c:	429a      	cmp	r2, r3
 800252e:	d301      	bcc.n	8002534 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002530:	2301      	movs	r3, #1
 8002532:	e010      	b.n	8002556 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002534:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <SysTick_Config+0x44>)
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	3a01      	subs	r2, #1
 800253a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253c:	2301      	movs	r3, #1
 800253e:	425b      	negs	r3, r3
 8002540:	2103      	movs	r1, #3
 8002542:	0018      	movs	r0, r3
 8002544:	f7ff ff7c 	bl	8002440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002548:	4b05      	ldr	r3, [pc, #20]	@ (8002560 <SysTick_Config+0x44>)
 800254a:	2200      	movs	r2, #0
 800254c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254e:	4b04      	ldr	r3, [pc, #16]	@ (8002560 <SysTick_Config+0x44>)
 8002550:	2207      	movs	r2, #7
 8002552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002554:	2300      	movs	r3, #0
}
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b002      	add	sp, #8
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			@ (mov r8, r8)
 8002560:	e000e010 	.word	0xe000e010

08002564 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	60b9      	str	r1, [r7, #8]
 800256c:	607a      	str	r2, [r7, #4]
 800256e:	210f      	movs	r1, #15
 8002570:	187b      	adds	r3, r7, r1
 8002572:	1c02      	adds	r2, r0, #0
 8002574:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	187b      	adds	r3, r7, r1
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	b25b      	sxtb	r3, r3
 800257e:	0011      	movs	r1, r2
 8002580:	0018      	movs	r0, r3
 8002582:	f7ff ff5d 	bl	8002440 <__NVIC_SetPriority>
}
 8002586:	46c0      	nop			@ (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b004      	add	sp, #16
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	0002      	movs	r2, r0
 8002596:	1dfb      	adds	r3, r7, #7
 8002598:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800259a:	1dfb      	adds	r3, r7, #7
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	b25b      	sxtb	r3, r3
 80025a0:	0018      	movs	r0, r3
 80025a2:	f7ff ff33 	bl	800240c <__NVIC_EnableIRQ>
}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b002      	add	sp, #8
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	0018      	movs	r0, r3
 80025ba:	f7ff ffaf 	bl	800251c <SysTick_Config>
 80025be:	0003      	movs	r3, r0
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025d0:	230f      	movs	r3, #15
 80025d2:	18fb      	adds	r3, r7, r3
 80025d4:	2200      	movs	r2, #0
 80025d6:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2225      	movs	r2, #37	@ 0x25
 80025dc:	5c9b      	ldrb	r3, [r3, r2]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d008      	beq.n	80025f6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2204      	movs	r2, #4
 80025e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2224      	movs	r2, #36	@ 0x24
 80025ee:	2100      	movs	r1, #0
 80025f0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e024      	b.n	8002640 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	210e      	movs	r1, #14
 8002602:	438a      	bics	r2, r1
 8002604:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2101      	movs	r1, #1
 8002612:	438a      	bics	r2, r1
 8002614:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261a:	221c      	movs	r2, #28
 800261c:	401a      	ands	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	2101      	movs	r1, #1
 8002624:	4091      	lsls	r1, r2
 8002626:	000a      	movs	r2, r1
 8002628:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2225      	movs	r2, #37	@ 0x25
 800262e:	2101      	movs	r1, #1
 8002630:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2224      	movs	r2, #36	@ 0x24
 8002636:	2100      	movs	r1, #0
 8002638:	5499      	strb	r1, [r3, r2]

    return status;
 800263a:	230f      	movs	r3, #15
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b004      	add	sp, #16
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002650:	210f      	movs	r1, #15
 8002652:	187b      	adds	r3, r7, r1
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2225      	movs	r2, #37	@ 0x25
 800265c:	5c9b      	ldrb	r3, [r3, r2]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d006      	beq.n	8002672 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2204      	movs	r2, #4
 8002668:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800266a:	187b      	adds	r3, r7, r1
 800266c:	2201      	movs	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
 8002670:	e02a      	b.n	80026c8 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	210e      	movs	r1, #14
 800267e:	438a      	bics	r2, r1
 8002680:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2101      	movs	r1, #1
 800268e:	438a      	bics	r2, r1
 8002690:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	221c      	movs	r2, #28
 8002698:	401a      	ands	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	2101      	movs	r1, #1
 80026a0:	4091      	lsls	r1, r2
 80026a2:	000a      	movs	r2, r1
 80026a4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2225      	movs	r2, #37	@ 0x25
 80026aa:	2101      	movs	r1, #1
 80026ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2224      	movs	r2, #36	@ 0x24
 80026b2:	2100      	movs	r1, #0
 80026b4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d004      	beq.n	80026c8 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	0010      	movs	r0, r2
 80026c6:	4798      	blx	r3
    }
  }
  return status;
 80026c8:	230f      	movs	r3, #15
 80026ca:	18fb      	adds	r3, r7, r3
 80026cc:	781b      	ldrb	r3, [r3, #0]
}
 80026ce:	0018      	movs	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80026ee:	e149      	b.n	8002984 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2101      	movs	r1, #1
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	4091      	lsls	r1, r2
 80026fa:	000a      	movs	r2, r1
 80026fc:	4013      	ands	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d100      	bne.n	8002708 <HAL_GPIO_Init+0x30>
 8002706:	e13a      	b.n	800297e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2203      	movs	r2, #3
 800270e:	4013      	ands	r3, r2
 8002710:	2b01      	cmp	r3, #1
 8002712:	d005      	beq.n	8002720 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2203      	movs	r2, #3
 800271a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800271c:	2b02      	cmp	r3, #2
 800271e:	d130      	bne.n	8002782 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	409a      	lsls	r2, r3
 800272e:	0013      	movs	r3, r2
 8002730:	43da      	mvns	r2, r3
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68da      	ldr	r2, [r3, #12]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	409a      	lsls	r2, r3
 8002742:	0013      	movs	r3, r2
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002756:	2201      	movs	r2, #1
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
 800275c:	0013      	movs	r3, r2
 800275e:	43da      	mvns	r2, r3
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4013      	ands	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	2201      	movs	r2, #1
 800276e:	401a      	ands	r2, r3
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	409a      	lsls	r2, r3
 8002774:	0013      	movs	r3, r2
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2203      	movs	r2, #3
 8002788:	4013      	ands	r3, r2
 800278a:	2b03      	cmp	r3, #3
 800278c:	d017      	beq.n	80027be <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	2203      	movs	r2, #3
 800279a:	409a      	lsls	r2, r3
 800279c:	0013      	movs	r3, r2
 800279e:	43da      	mvns	r2, r3
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	409a      	lsls	r2, r3
 80027b0:	0013      	movs	r3, r2
 80027b2:	693a      	ldr	r2, [r7, #16]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2203      	movs	r2, #3
 80027c4:	4013      	ands	r3, r2
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d123      	bne.n	8002812 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	08da      	lsrs	r2, r3, #3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	3208      	adds	r2, #8
 80027d2:	0092      	lsls	r2, r2, #2
 80027d4:	58d3      	ldr	r3, [r2, r3]
 80027d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	2207      	movs	r2, #7
 80027dc:	4013      	ands	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	220f      	movs	r2, #15
 80027e2:	409a      	lsls	r2, r3
 80027e4:	0013      	movs	r3, r2
 80027e6:	43da      	mvns	r2, r3
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4013      	ands	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691a      	ldr	r2, [r3, #16]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2107      	movs	r1, #7
 80027f6:	400b      	ands	r3, r1
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	409a      	lsls	r2, r3
 80027fc:	0013      	movs	r3, r2
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	4313      	orrs	r3, r2
 8002802:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	08da      	lsrs	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3208      	adds	r2, #8
 800280c:	0092      	lsls	r2, r2, #2
 800280e:	6939      	ldr	r1, [r7, #16]
 8002810:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	2203      	movs	r2, #3
 800281e:	409a      	lsls	r2, r3
 8002820:	0013      	movs	r3, r2
 8002822:	43da      	mvns	r2, r3
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4013      	ands	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2203      	movs	r2, #3
 8002830:	401a      	ands	r2, r3
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	409a      	lsls	r2, r3
 8002838:	0013      	movs	r3, r2
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	4313      	orrs	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	23c0      	movs	r3, #192	@ 0xc0
 800284c:	029b      	lsls	r3, r3, #10
 800284e:	4013      	ands	r3, r2
 8002850:	d100      	bne.n	8002854 <HAL_GPIO_Init+0x17c>
 8002852:	e094      	b.n	800297e <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002854:	4b51      	ldr	r3, [pc, #324]	@ (800299c <HAL_GPIO_Init+0x2c4>)
 8002856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002858:	4b50      	ldr	r3, [pc, #320]	@ (800299c <HAL_GPIO_Init+0x2c4>)
 800285a:	2101      	movs	r1, #1
 800285c:	430a      	orrs	r2, r1
 800285e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002860:	4a4f      	ldr	r2, [pc, #316]	@ (80029a0 <HAL_GPIO_Init+0x2c8>)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	089b      	lsrs	r3, r3, #2
 8002866:	3302      	adds	r3, #2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	589b      	ldr	r3, [r3, r2]
 800286c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2203      	movs	r2, #3
 8002872:	4013      	ands	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	220f      	movs	r2, #15
 8002878:	409a      	lsls	r2, r3
 800287a:	0013      	movs	r3, r2
 800287c:	43da      	mvns	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4013      	ands	r3, r2
 8002882:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	23a0      	movs	r3, #160	@ 0xa0
 8002888:	05db      	lsls	r3, r3, #23
 800288a:	429a      	cmp	r2, r3
 800288c:	d013      	beq.n	80028b6 <HAL_GPIO_Init+0x1de>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a44      	ldr	r2, [pc, #272]	@ (80029a4 <HAL_GPIO_Init+0x2cc>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d00d      	beq.n	80028b2 <HAL_GPIO_Init+0x1da>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a43      	ldr	r2, [pc, #268]	@ (80029a8 <HAL_GPIO_Init+0x2d0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d007      	beq.n	80028ae <HAL_GPIO_Init+0x1d6>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a42      	ldr	r2, [pc, #264]	@ (80029ac <HAL_GPIO_Init+0x2d4>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d101      	bne.n	80028aa <HAL_GPIO_Init+0x1d2>
 80028a6:	2305      	movs	r3, #5
 80028a8:	e006      	b.n	80028b8 <HAL_GPIO_Init+0x1e0>
 80028aa:	2306      	movs	r3, #6
 80028ac:	e004      	b.n	80028b8 <HAL_GPIO_Init+0x1e0>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e002      	b.n	80028b8 <HAL_GPIO_Init+0x1e0>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <HAL_GPIO_Init+0x1e0>
 80028b6:	2300      	movs	r3, #0
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	2103      	movs	r1, #3
 80028bc:	400a      	ands	r2, r1
 80028be:	0092      	lsls	r2, r2, #2
 80028c0:	4093      	lsls	r3, r2
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028c8:	4935      	ldr	r1, [pc, #212]	@ (80029a0 <HAL_GPIO_Init+0x2c8>)
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	089b      	lsrs	r3, r3, #2
 80028ce:	3302      	adds	r3, #2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028d6:	4b36      	ldr	r3, [pc, #216]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	43da      	mvns	r2, r3
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	2380      	movs	r3, #128	@ 0x80
 80028ec:	035b      	lsls	r3, r3, #13
 80028ee:	4013      	ands	r3, r2
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028fa:	4b2d      	ldr	r3, [pc, #180]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002900:	4b2b      	ldr	r3, [pc, #172]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	43da      	mvns	r2, r3
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	4013      	ands	r3, r2
 800290e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	2380      	movs	r3, #128	@ 0x80
 8002916:	039b      	lsls	r3, r3, #14
 8002918:	4013      	ands	r3, r2
 800291a:	d003      	beq.n	8002924 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002924:	4b22      	ldr	r3, [pc, #136]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800292a:	4b21      	ldr	r3, [pc, #132]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	43da      	mvns	r2, r3
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	2380      	movs	r3, #128	@ 0x80
 8002940:	029b      	lsls	r3, r3, #10
 8002942:	4013      	ands	r3, r2
 8002944:	d003      	beq.n	800294e <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800294e:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002954:	4b16      	ldr	r3, [pc, #88]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	43da      	mvns	r2, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	2380      	movs	r3, #128	@ 0x80
 800296a:	025b      	lsls	r3, r3, #9
 800296c:	4013      	ands	r3, r2
 800296e:	d003      	beq.n	8002978 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	4313      	orrs	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002978:	4b0d      	ldr	r3, [pc, #52]	@ (80029b0 <HAL_GPIO_Init+0x2d8>)
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	3301      	adds	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	40da      	lsrs	r2, r3
 800298c:	1e13      	subs	r3, r2, #0
 800298e:	d000      	beq.n	8002992 <HAL_GPIO_Init+0x2ba>
 8002990:	e6ae      	b.n	80026f0 <HAL_GPIO_Init+0x18>
  }
}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	46c0      	nop			@ (mov r8, r8)
 8002996:	46bd      	mov	sp, r7
 8002998:	b006      	add	sp, #24
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000
 80029a4:	50000400 	.word	0x50000400
 80029a8:	50000800 	.word	0x50000800
 80029ac:	50001c00 	.word	0x50001c00
 80029b0:	40010400 	.word	0x40010400

080029b4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	0008      	movs	r0, r1
 80029be:	0011      	movs	r1, r2
 80029c0:	1cbb      	adds	r3, r7, #2
 80029c2:	1c02      	adds	r2, r0, #0
 80029c4:	801a      	strh	r2, [r3, #0]
 80029c6:	1c7b      	adds	r3, r7, #1
 80029c8:	1c0a      	adds	r2, r1, #0
 80029ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029cc:	1c7b      	adds	r3, r7, #1
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d004      	beq.n	80029de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d4:	1cbb      	adds	r3, r7, #2
 80029d6:	881a      	ldrh	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80029dc:	e003      	b.n	80029e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80029de:	1cbb      	adds	r3, r7, #2
 80029e0:	881a      	ldrh	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029e6:	46c0      	nop			@ (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b002      	add	sp, #8
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80029f4:	4b04      	ldr	r3, [pc, #16]	@ (8002a08 <HAL_PWR_EnableBkUpAccess+0x18>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	4b03      	ldr	r3, [pc, #12]	@ (8002a08 <HAL_PWR_EnableBkUpAccess+0x18>)
 80029fa:	2180      	movs	r1, #128	@ 0x80
 80029fc:	0049      	lsls	r1, r1, #1
 80029fe:	430a      	orrs	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]
}
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40007000 	.word	0x40007000

08002a0c <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3 for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8002a14:	4b04      	ldr	r3, [pc, #16]	@ (8002a28 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8002a16:	6859      	ldr	r1, [r3, #4]
 8002a18:	4b03      	ldr	r3, [pc, #12]	@ (8002a28 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]
}
 8002a20:	46c0      	nop			@ (mov r8, r8)
 8002a22:	46bd      	mov	sp, r7
 8002a24:	b002      	add	sp, #8
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40007000 	.word	0x40007000

08002a2c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2  
  *           @arg PWR_WAKEUP_PIN3  for stm32l07xxx and stm32l08xxx devices only.
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <HAL_PWR_DisableWakeUpPin+0x20>)
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	43d9      	mvns	r1, r3
 8002a3c:	4b03      	ldr	r3, [pc, #12]	@ (8002a4c <HAL_PWR_DisableWakeUpPin+0x20>)
 8002a3e:	400a      	ands	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]
}
 8002a42:	46c0      	nop			@ (mov r8, r8)
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b002      	add	sp, #8
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	40007000 	.word	0x40007000

08002a50 <HAL_PWR_EnterSTANDBYMode>:
  *          - WKUP pin 3 (PE06) if enabled, for stm32l07xxx and stm32l08xxx devices only.
  *          - WKUP pin 3 (PA02) if enabled, for stm32l031xx devices only.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8002a54:	4b07      	ldr	r3, [pc, #28]	@ (8002a74 <HAL_PWR_EnterSTANDBYMode+0x24>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_PWR_EnterSTANDBYMode+0x24>)
 8002a5a:	2102      	movs	r1, #2
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002a60:	4b05      	ldr	r3, [pc, #20]	@ (8002a78 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002a62:	691a      	ldr	r2, [r3, #16]
 8002a64:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8002a66:	2104      	movs	r1, #4
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	611a      	str	r2, [r3, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8002a6c:	bf30      	wfi
}
 8002a6e:	46c0      	nop			@ (mov r8, r8)
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40007000 	.word	0x40007000
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a7c:	b5b0      	push	{r4, r5, r7, lr}
 8002a7e:	b08a      	sub	sp, #40	@ 0x28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d102      	bne.n	8002a90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	f000 fb6c 	bl	8003168 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a90:	4bc8      	ldr	r3, [pc, #800]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	220c      	movs	r2, #12
 8002a96:	4013      	ands	r3, r2
 8002a98:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a9a:	4bc6      	ldr	r3, [pc, #792]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002a9c:	68da      	ldr	r2, [r3, #12]
 8002a9e:	2380      	movs	r3, #128	@ 0x80
 8002aa0:	025b      	lsls	r3, r3, #9
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	4013      	ands	r3, r2
 8002aae:	d100      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x36>
 8002ab0:	e07d      	b.n	8002bae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d007      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	2b0c      	cmp	r3, #12
 8002abc:	d112      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x68>
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	025b      	lsls	r3, r3, #9
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d10d      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac8:	4bba      	ldr	r3, [pc, #744]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	@ 0x80
 8002ace:	029b      	lsls	r3, r3, #10
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d100      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x5a>
 8002ad4:	e06a      	b.n	8002bac <HAL_RCC_OscConfig+0x130>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d166      	bne.n	8002bac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	f000 fb42 	bl	8003168 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	025b      	lsls	r3, r3, #9
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d107      	bne.n	8002b00 <HAL_RCC_OscConfig+0x84>
 8002af0:	4bb0      	ldr	r3, [pc, #704]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4baf      	ldr	r3, [pc, #700]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002af6:	2180      	movs	r1, #128	@ 0x80
 8002af8:	0249      	lsls	r1, r1, #9
 8002afa:	430a      	orrs	r2, r1
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	e027      	b.n	8002b50 <HAL_RCC_OscConfig+0xd4>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	23a0      	movs	r3, #160	@ 0xa0
 8002b06:	02db      	lsls	r3, r3, #11
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d10e      	bne.n	8002b2a <HAL_RCC_OscConfig+0xae>
 8002b0c:	4ba9      	ldr	r3, [pc, #676]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4ba8      	ldr	r3, [pc, #672]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b12:	2180      	movs	r1, #128	@ 0x80
 8002b14:	02c9      	lsls	r1, r1, #11
 8002b16:	430a      	orrs	r2, r1
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	4ba6      	ldr	r3, [pc, #664]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	4ba5      	ldr	r3, [pc, #660]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b20:	2180      	movs	r1, #128	@ 0x80
 8002b22:	0249      	lsls	r1, r1, #9
 8002b24:	430a      	orrs	r2, r1
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	e012      	b.n	8002b50 <HAL_RCC_OscConfig+0xd4>
 8002b2a:	4ba2      	ldr	r3, [pc, #648]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	4ba1      	ldr	r3, [pc, #644]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b30:	49a1      	ldr	r1, [pc, #644]	@ (8002db8 <HAL_RCC_OscConfig+0x33c>)
 8002b32:	400a      	ands	r2, r1
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	4b9f      	ldr	r3, [pc, #636]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	025b      	lsls	r3, r3, #9
 8002b3e:	4013      	ands	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	4b9b      	ldr	r3, [pc, #620]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b9a      	ldr	r3, [pc, #616]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b4a:	499c      	ldr	r1, [pc, #624]	@ (8002dbc <HAL_RCC_OscConfig+0x340>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d014      	beq.n	8002b82 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b58:	f7ff f8ac 	bl	8001cb4 <HAL_GetTick>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b62:	f7ff f8a7 	bl	8001cb4 <HAL_GetTick>
 8002b66:	0002      	movs	r2, r0
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b64      	cmp	r3, #100	@ 0x64
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e2f9      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b74:	4b8f      	ldr	r3, [pc, #572]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	2380      	movs	r3, #128	@ 0x80
 8002b7a:	029b      	lsls	r3, r3, #10
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0xe6>
 8002b80:	e015      	b.n	8002bae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b82:	f7ff f897 	bl	8001cb4 <HAL_GetTick>
 8002b86:	0003      	movs	r3, r0
 8002b88:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b8c:	f7ff f892 	bl	8001cb4 <HAL_GetTick>
 8002b90:	0002      	movs	r2, r0
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b64      	cmp	r3, #100	@ 0x64
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e2e4      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b9e:	4b85      	ldr	r3, [pc, #532]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	029b      	lsls	r3, r3, #10
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d1f0      	bne.n	8002b8c <HAL_RCC_OscConfig+0x110>
 8002baa:	e000      	b.n	8002bae <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bac:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d100      	bne.n	8002bba <HAL_RCC_OscConfig+0x13e>
 8002bb8:	e099      	b.n	8002cee <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d009      	beq.n	8002bdc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002bc8:	4b7a      	ldr	r3, [pc, #488]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b79      	ldr	r3, [pc, #484]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002bce:	2120      	movs	r1, #32
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	4393      	bics	r3, r2
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d005      	beq.n	8002bee <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	2b0c      	cmp	r3, #12
 8002be6:	d13e      	bne.n	8002c66 <HAL_RCC_OscConfig+0x1ea>
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d13b      	bne.n	8002c66 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002bee:	4b71      	ldr	r3, [pc, #452]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2204      	movs	r2, #4
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	d004      	beq.n	8002c02 <HAL_RCC_OscConfig+0x186>
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e2b2      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c02:	4b6c      	ldr	r3, [pc, #432]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4a6e      	ldr	r2, [pc, #440]	@ (8002dc0 <HAL_RCC_OscConfig+0x344>)
 8002c08:	4013      	ands	r3, r2
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	021a      	lsls	r2, r3, #8
 8002c12:	4b68      	ldr	r3, [pc, #416]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c14:	430a      	orrs	r2, r1
 8002c16:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002c18:	4b66      	ldr	r3, [pc, #408]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2209      	movs	r2, #9
 8002c1e:	4393      	bics	r3, r2
 8002c20:	0019      	movs	r1, r3
 8002c22:	4b64      	ldr	r3, [pc, #400]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c26:	430a      	orrs	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c2a:	f000 fbeb 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 8002c2e:	0001      	movs	r1, r0
 8002c30:	4b60      	ldr	r3, [pc, #384]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	220f      	movs	r2, #15
 8002c38:	4013      	ands	r3, r2
 8002c3a:	4a62      	ldr	r2, [pc, #392]	@ (8002dc4 <HAL_RCC_OscConfig+0x348>)
 8002c3c:	5cd3      	ldrb	r3, [r2, r3]
 8002c3e:	000a      	movs	r2, r1
 8002c40:	40da      	lsrs	r2, r3
 8002c42:	4b61      	ldr	r3, [pc, #388]	@ (8002dc8 <HAL_RCC_OscConfig+0x34c>)
 8002c44:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002c46:	4b61      	ldr	r3, [pc, #388]	@ (8002dcc <HAL_RCC_OscConfig+0x350>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2513      	movs	r5, #19
 8002c4c:	197c      	adds	r4, r7, r5
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f7fe ffea 	bl	8001c28 <HAL_InitTick>
 8002c54:	0003      	movs	r3, r0
 8002c56:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002c58:	197b      	adds	r3, r7, r5
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d046      	beq.n	8002cee <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002c60:	197b      	adds	r3, r7, r5
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	e280      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d027      	beq.n	8002cbc <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002c6c:	4b51      	ldr	r3, [pc, #324]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2209      	movs	r2, #9
 8002c72:	4393      	bics	r3, r2
 8002c74:	0019      	movs	r1, r3
 8002c76:	4b4f      	ldr	r3, [pc, #316]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7e:	f7ff f819 	bl	8001cb4 <HAL_GetTick>
 8002c82:	0003      	movs	r3, r0
 8002c84:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c88:	f7ff f814 	bl	8001cb4 <HAL_GetTick>
 8002c8c:	0002      	movs	r2, r0
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e266      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c9a:	4b46      	ldr	r3, [pc, #280]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2204      	movs	r2, #4
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d0f1      	beq.n	8002c88 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca4:	4b43      	ldr	r3, [pc, #268]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a45      	ldr	r2, [pc, #276]	@ (8002dc0 <HAL_RCC_OscConfig+0x344>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	0019      	movs	r1, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	021a      	lsls	r2, r3, #8
 8002cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	e018      	b.n	8002cee <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b3c      	ldr	r3, [pc, #240]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	438a      	bics	r2, r1
 8002cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fff4 	bl	8001cb4 <HAL_GetTick>
 8002ccc:	0003      	movs	r3, r0
 8002cce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cd2:	f7fe ffef 	bl	8001cb4 <HAL_GetTick>
 8002cd6:	0002      	movs	r2, r0
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e241      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ce4:	4b33      	ldr	r3, [pc, #204]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2204      	movs	r2, #4
 8002cea:	4013      	ands	r3, r2
 8002cec:	d1f1      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2210      	movs	r2, #16
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d100      	bne.n	8002cfa <HAL_RCC_OscConfig+0x27e>
 8002cf8:	e0a1      	b.n	8002e3e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d140      	bne.n	8002d82 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d00:	4b2c      	ldr	r3, [pc, #176]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2380      	movs	r3, #128	@ 0x80
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d005      	beq.n	8002d18 <HAL_RCC_OscConfig+0x29c>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e227      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d18:	4b26      	ldr	r3, [pc, #152]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8002dd0 <HAL_RCC_OscConfig+0x354>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	0019      	movs	r1, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1a      	ldr	r2, [r3, #32]
 8002d26:	4b23      	ldr	r3, [pc, #140]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d2c:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	021b      	lsls	r3, r3, #8
 8002d32:	0a19      	lsrs	r1, r3, #8
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	061a      	lsls	r2, r3, #24
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	0b5b      	lsrs	r3, r3, #13
 8002d46:	3301      	adds	r3, #1
 8002d48:	2280      	movs	r2, #128	@ 0x80
 8002d4a:	0212      	lsls	r2, r2, #8
 8002d4c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	091b      	lsrs	r3, r3, #4
 8002d54:	210f      	movs	r1, #15
 8002d56:	400b      	ands	r3, r1
 8002d58:	491a      	ldr	r1, [pc, #104]	@ (8002dc4 <HAL_RCC_OscConfig+0x348>)
 8002d5a:	5ccb      	ldrb	r3, [r1, r3]
 8002d5c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc8 <HAL_RCC_OscConfig+0x34c>)
 8002d60:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002d62:	4b1a      	ldr	r3, [pc, #104]	@ (8002dcc <HAL_RCC_OscConfig+0x350>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2513      	movs	r5, #19
 8002d68:	197c      	adds	r4, r7, r5
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7fe ff5c 	bl	8001c28 <HAL_InitTick>
 8002d70:	0003      	movs	r3, r0
 8002d72:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002d74:	197b      	adds	r3, r7, r5
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d060      	beq.n	8002e3e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002d7c:	197b      	adds	r3, r7, r5
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	e1f2      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d03f      	beq.n	8002e0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	4b09      	ldr	r3, [pc, #36]	@ (8002db4 <HAL_RCC_OscConfig+0x338>)
 8002d90:	2180      	movs	r1, #128	@ 0x80
 8002d92:	0049      	lsls	r1, r1, #1
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d98:	f7fe ff8c 	bl	8001cb4 <HAL_GetTick>
 8002d9c:	0003      	movs	r3, r0
 8002d9e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002da0:	e018      	b.n	8002dd4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002da2:	f7fe ff87 	bl	8001cb4 <HAL_GetTick>
 8002da6:	0002      	movs	r2, r0
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d911      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e1d9      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
 8002db4:	40021000 	.word	0x40021000
 8002db8:	fffeffff 	.word	0xfffeffff
 8002dbc:	fffbffff 	.word	0xfffbffff
 8002dc0:	ffffe0ff 	.word	0xffffe0ff
 8002dc4:	08005508 	.word	0x08005508
 8002dc8:	20000000 	.word	0x20000000
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002dd4:	4bc9      	ldr	r3, [pc, #804]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	2380      	movs	r3, #128	@ 0x80
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d0e0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002de0:	4bc6      	ldr	r3, [pc, #792]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4ac6      	ldr	r2, [pc, #792]	@ (8003100 <HAL_RCC_OscConfig+0x684>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	0019      	movs	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a1a      	ldr	r2, [r3, #32]
 8002dee:	4bc3      	ldr	r3, [pc, #780]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002df0:	430a      	orrs	r2, r1
 8002df2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002df4:	4bc1      	ldr	r3, [pc, #772]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	0a19      	lsrs	r1, r3, #8
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	061a      	lsls	r2, r3, #24
 8002e02:	4bbe      	ldr	r3, [pc, #760]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e04:	430a      	orrs	r2, r1
 8002e06:	605a      	str	r2, [r3, #4]
 8002e08:	e019      	b.n	8002e3e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e0a:	4bbc      	ldr	r3, [pc, #752]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	4bbb      	ldr	r3, [pc, #748]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e10:	49bc      	ldr	r1, [pc, #752]	@ (8003104 <HAL_RCC_OscConfig+0x688>)
 8002e12:	400a      	ands	r2, r1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7fe ff4d 	bl	8001cb4 <HAL_GetTick>
 8002e1a:	0003      	movs	r3, r0
 8002e1c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e20:	f7fe ff48 	bl	8001cb4 <HAL_GetTick>
 8002e24:	0002      	movs	r2, r0
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e19a      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002e32:	4bb2      	ldr	r3, [pc, #712]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	2380      	movs	r3, #128	@ 0x80
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d1f0      	bne.n	8002e20 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2208      	movs	r2, #8
 8002e44:	4013      	ands	r3, r2
 8002e46:	d036      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d019      	beq.n	8002e84 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e50:	4baa      	ldr	r3, [pc, #680]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e54:	4ba9      	ldr	r3, [pc, #676]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e56:	2101      	movs	r1, #1
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5c:	f7fe ff2a 	bl	8001cb4 <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e66:	f7fe ff25 	bl	8001cb4 <HAL_GetTick>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e177      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e78:	4ba0      	ldr	r3, [pc, #640]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d0f1      	beq.n	8002e66 <HAL_RCC_OscConfig+0x3ea>
 8002e82:	e018      	b.n	8002eb6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e84:	4b9d      	ldr	r3, [pc, #628]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e88:	4b9c      	ldr	r3, [pc, #624]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	438a      	bics	r2, r1
 8002e8e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e90:	f7fe ff10 	bl	8001cb4 <HAL_GetTick>
 8002e94:	0003      	movs	r3, r0
 8002e96:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e9a:	f7fe ff0b 	bl	8001cb4 <HAL_GetTick>
 8002e9e:	0002      	movs	r2, r0
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e15d      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002eac:	4b93      	ldr	r3, [pc, #588]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002eae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d1f1      	bne.n	8002e9a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d100      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x446>
 8002ec0:	e0ae      	b.n	8003020 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec2:	2023      	movs	r0, #35	@ 0x23
 8002ec4:	183b      	adds	r3, r7, r0
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eca:	4b8c      	ldr	r3, [pc, #560]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ece:	2380      	movs	r3, #128	@ 0x80
 8002ed0:	055b      	lsls	r3, r3, #21
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d109      	bne.n	8002eea <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed6:	4b89      	ldr	r3, [pc, #548]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002ed8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002eda:	4b88      	ldr	r3, [pc, #544]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002edc:	2180      	movs	r1, #128	@ 0x80
 8002ede:	0549      	lsls	r1, r1, #21
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002ee4:	183b      	adds	r3, r7, r0
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b87      	ldr	r3, [pc, #540]	@ (8003108 <HAL_RCC_OscConfig+0x68c>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d11a      	bne.n	8002f2c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef6:	4b84      	ldr	r3, [pc, #528]	@ (8003108 <HAL_RCC_OscConfig+0x68c>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4b83      	ldr	r3, [pc, #524]	@ (8003108 <HAL_RCC_OscConfig+0x68c>)
 8002efc:	2180      	movs	r1, #128	@ 0x80
 8002efe:	0049      	lsls	r1, r1, #1
 8002f00:	430a      	orrs	r2, r1
 8002f02:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f04:	f7fe fed6 	bl	8001cb4 <HAL_GetTick>
 8002f08:	0003      	movs	r3, r0
 8002f0a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0e:	f7fe fed1 	bl	8001cb4 <HAL_GetTick>
 8002f12:	0002      	movs	r2, r0
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b64      	cmp	r3, #100	@ 0x64
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e123      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f20:	4b79      	ldr	r3, [pc, #484]	@ (8003108 <HAL_RCC_OscConfig+0x68c>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	2380      	movs	r3, #128	@ 0x80
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d0f0      	beq.n	8002f0e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	2380      	movs	r3, #128	@ 0x80
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d107      	bne.n	8002f48 <HAL_RCC_OscConfig+0x4cc>
 8002f38:	4b70      	ldr	r3, [pc, #448]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f3c:	4b6f      	ldr	r3, [pc, #444]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f3e:	2180      	movs	r1, #128	@ 0x80
 8002f40:	0049      	lsls	r1, r1, #1
 8002f42:	430a      	orrs	r2, r1
 8002f44:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f46:	e031      	b.n	8002fac <HAL_RCC_OscConfig+0x530>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10c      	bne.n	8002f6a <HAL_RCC_OscConfig+0x4ee>
 8002f50:	4b6a      	ldr	r3, [pc, #424]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f54:	4b69      	ldr	r3, [pc, #420]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f56:	496b      	ldr	r1, [pc, #428]	@ (8003104 <HAL_RCC_OscConfig+0x688>)
 8002f58:	400a      	ands	r2, r1
 8002f5a:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f5c:	4b67      	ldr	r3, [pc, #412]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f60:	4b66      	ldr	r3, [pc, #408]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f62:	496a      	ldr	r1, [pc, #424]	@ (800310c <HAL_RCC_OscConfig+0x690>)
 8002f64:	400a      	ands	r2, r1
 8002f66:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f68:	e020      	b.n	8002fac <HAL_RCC_OscConfig+0x530>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	23a0      	movs	r3, #160	@ 0xa0
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d10e      	bne.n	8002f94 <HAL_RCC_OscConfig+0x518>
 8002f76:	4b61      	ldr	r3, [pc, #388]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f7a:	4b60      	ldr	r3, [pc, #384]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f7c:	2180      	movs	r1, #128	@ 0x80
 8002f7e:	00c9      	lsls	r1, r1, #3
 8002f80:	430a      	orrs	r2, r1
 8002f82:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f84:	4b5d      	ldr	r3, [pc, #372]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f88:	4b5c      	ldr	r3, [pc, #368]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f8a:	2180      	movs	r1, #128	@ 0x80
 8002f8c:	0049      	lsls	r1, r1, #1
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f92:	e00b      	b.n	8002fac <HAL_RCC_OscConfig+0x530>
 8002f94:	4b59      	ldr	r3, [pc, #356]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f98:	4b58      	ldr	r3, [pc, #352]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002f9a:	495a      	ldr	r1, [pc, #360]	@ (8003104 <HAL_RCC_OscConfig+0x688>)
 8002f9c:	400a      	ands	r2, r1
 8002f9e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002fa0:	4b56      	ldr	r3, [pc, #344]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002fa2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fa4:	4b55      	ldr	r3, [pc, #340]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002fa6:	4959      	ldr	r1, [pc, #356]	@ (800310c <HAL_RCC_OscConfig+0x690>)
 8002fa8:	400a      	ands	r2, r1
 8002faa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d015      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb4:	f7fe fe7e 	bl	8001cb4 <HAL_GetTick>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fbc:	e009      	b.n	8002fd2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fbe:	f7fe fe79 	bl	8001cb4 <HAL_GetTick>
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	4a51      	ldr	r2, [pc, #324]	@ (8003110 <HAL_RCC_OscConfig+0x694>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e0ca      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8002fd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fd6:	2380      	movs	r3, #128	@ 0x80
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	4013      	ands	r3, r2
 8002fdc:	d0ef      	beq.n	8002fbe <HAL_RCC_OscConfig+0x542>
 8002fde:	e014      	b.n	800300a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe0:	f7fe fe68 	bl	8001cb4 <HAL_GetTick>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002fe8:	e009      	b.n	8002ffe <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe fe63 	bl	8001cb4 <HAL_GetTick>
 8002fee:	0002      	movs	r2, r0
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	4a46      	ldr	r2, [pc, #280]	@ (8003110 <HAL_RCC_OscConfig+0x694>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0b4      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ffe:	4b3f      	ldr	r3, [pc, #252]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003000:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003002:	2380      	movs	r3, #128	@ 0x80
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4013      	ands	r3, r2
 8003008:	d1ef      	bne.n	8002fea <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800300a:	2323      	movs	r3, #35	@ 0x23
 800300c:	18fb      	adds	r3, r7, r3
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d105      	bne.n	8003020 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003014:	4b39      	ldr	r3, [pc, #228]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003016:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003018:	4b38      	ldr	r3, [pc, #224]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 800301a:	493e      	ldr	r1, [pc, #248]	@ (8003114 <HAL_RCC_OscConfig+0x698>)
 800301c:	400a      	ands	r2, r1
 800301e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	2b00      	cmp	r3, #0
 8003026:	d100      	bne.n	800302a <HAL_RCC_OscConfig+0x5ae>
 8003028:	e09d      	b.n	8003166 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	2b0c      	cmp	r3, #12
 800302e:	d100      	bne.n	8003032 <HAL_RCC_OscConfig+0x5b6>
 8003030:	e076      	b.n	8003120 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	2b02      	cmp	r3, #2
 8003038:	d145      	bne.n	80030c6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303a:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	4b2f      	ldr	r3, [pc, #188]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003040:	4935      	ldr	r1, [pc, #212]	@ (8003118 <HAL_RCC_OscConfig+0x69c>)
 8003042:	400a      	ands	r2, r1
 8003044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003046:	f7fe fe35 	bl	8001cb4 <HAL_GetTick>
 800304a:	0003      	movs	r3, r0
 800304c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003050:	f7fe fe30 	bl	8001cb4 <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e082      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003062:	4b26      	ldr	r3, [pc, #152]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	2380      	movs	r3, #128	@ 0x80
 8003068:	049b      	lsls	r3, r3, #18
 800306a:	4013      	ands	r3, r2
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800306e:	4b23      	ldr	r3, [pc, #140]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <HAL_RCC_OscConfig+0x6a0>)
 8003074:	4013      	ands	r3, r2
 8003076:	0019      	movs	r1, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003080:	431a      	orrs	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003086:	431a      	orrs	r2, r3
 8003088:	4b1c      	ldr	r3, [pc, #112]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 800308a:	430a      	orrs	r2, r1
 800308c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800308e:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	4b1a      	ldr	r3, [pc, #104]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 8003094:	2180      	movs	r1, #128	@ 0x80
 8003096:	0449      	lsls	r1, r1, #17
 8003098:	430a      	orrs	r2, r1
 800309a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309c:	f7fe fe0a 	bl	8001cb4 <HAL_GetTick>
 80030a0:	0003      	movs	r3, r0
 80030a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a6:	f7fe fe05 	bl	8001cb4 <HAL_GetTick>
 80030aa:	0002      	movs	r2, r0
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e057      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80030b8:	4b10      	ldr	r3, [pc, #64]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	2380      	movs	r3, #128	@ 0x80
 80030be:	049b      	lsls	r3, r3, #18
 80030c0:	4013      	ands	r3, r2
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x62a>
 80030c4:	e04f      	b.n	8003166 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c6:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	4b0c      	ldr	r3, [pc, #48]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 80030cc:	4912      	ldr	r1, [pc, #72]	@ (8003118 <HAL_RCC_OscConfig+0x69c>)
 80030ce:	400a      	ands	r2, r1
 80030d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d2:	f7fe fdef 	bl	8001cb4 <HAL_GetTick>
 80030d6:	0003      	movs	r3, r0
 80030d8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030dc:	f7fe fdea 	bl	8001cb4 <HAL_GetTick>
 80030e0:	0002      	movs	r2, r0
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e03c      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80030ee:	4b03      	ldr	r3, [pc, #12]	@ (80030fc <HAL_RCC_OscConfig+0x680>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	2380      	movs	r3, #128	@ 0x80
 80030f4:	049b      	lsls	r3, r3, #18
 80030f6:	4013      	ands	r3, r2
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0x660>
 80030fa:	e034      	b.n	8003166 <HAL_RCC_OscConfig+0x6ea>
 80030fc:	40021000 	.word	0x40021000
 8003100:	ffff1fff 	.word	0xffff1fff
 8003104:	fffffeff 	.word	0xfffffeff
 8003108:	40007000 	.word	0x40007000
 800310c:	fffffbff 	.word	0xfffffbff
 8003110:	00001388 	.word	0x00001388
 8003114:	efffffff 	.word	0xefffffff
 8003118:	feffffff 	.word	0xfeffffff
 800311c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e01d      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800312c:	4b10      	ldr	r3, [pc, #64]	@ (8003170 <HAL_RCC_OscConfig+0x6f4>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	2380      	movs	r3, #128	@ 0x80
 8003136:	025b      	lsls	r3, r3, #9
 8003138:	401a      	ands	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313e:	429a      	cmp	r2, r3
 8003140:	d10f      	bne.n	8003162 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	23f0      	movs	r3, #240	@ 0xf0
 8003146:	039b      	lsls	r3, r3, #14
 8003148:	401a      	ands	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314e:	429a      	cmp	r2, r3
 8003150:	d107      	bne.n	8003162 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	23c0      	movs	r3, #192	@ 0xc0
 8003156:	041b      	lsls	r3, r3, #16
 8003158:	401a      	ands	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800315e:	429a      	cmp	r2, r3
 8003160:	d001      	beq.n	8003166 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	0018      	movs	r0, r3
 800316a:	46bd      	mov	sp, r7
 800316c:	b00a      	add	sp, #40	@ 0x28
 800316e:	bdb0      	pop	{r4, r5, r7, pc}
 8003170:	40021000 	.word	0x40021000

08003174 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003174:	b5b0      	push	{r4, r5, r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e128      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003188:	4b96      	ldr	r3, [pc, #600]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2201      	movs	r2, #1
 800318e:	4013      	ands	r3, r2
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	429a      	cmp	r2, r3
 8003194:	d91e      	bls.n	80031d4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003196:	4b93      	ldr	r3, [pc, #588]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2201      	movs	r2, #1
 800319c:	4393      	bics	r3, r2
 800319e:	0019      	movs	r1, r3
 80031a0:	4b90      	ldr	r3, [pc, #576]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031a8:	f7fe fd84 	bl	8001cb4 <HAL_GetTick>
 80031ac:	0003      	movs	r3, r0
 80031ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b0:	e009      	b.n	80031c6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031b2:	f7fe fd7f 	bl	8001cb4 <HAL_GetTick>
 80031b6:	0002      	movs	r2, r0
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	4a8a      	ldr	r2, [pc, #552]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e109      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031c6:	4b87      	ldr	r3, [pc, #540]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2201      	movs	r2, #1
 80031cc:	4013      	ands	r3, r2
 80031ce:	683a      	ldr	r2, [r7, #0]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d1ee      	bne.n	80031b2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2202      	movs	r2, #2
 80031da:	4013      	ands	r3, r2
 80031dc:	d009      	beq.n	80031f2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031de:	4b83      	ldr	r3, [pc, #524]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	22f0      	movs	r2, #240	@ 0xf0
 80031e4:	4393      	bics	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	4b7f      	ldr	r3, [pc, #508]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 80031ee:	430a      	orrs	r2, r1
 80031f0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2201      	movs	r2, #1
 80031f8:	4013      	ands	r3, r2
 80031fa:	d100      	bne.n	80031fe <HAL_RCC_ClockConfig+0x8a>
 80031fc:	e089      	b.n	8003312 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b02      	cmp	r3, #2
 8003204:	d107      	bne.n	8003216 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003206:	4b79      	ldr	r3, [pc, #484]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	2380      	movs	r3, #128	@ 0x80
 800320c:	029b      	lsls	r3, r3, #10
 800320e:	4013      	ands	r3, r2
 8003210:	d120      	bne.n	8003254 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e0e1      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b03      	cmp	r3, #3
 800321c:	d107      	bne.n	800322e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800321e:	4b73      	ldr	r3, [pc, #460]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	2380      	movs	r3, #128	@ 0x80
 8003224:	049b      	lsls	r3, r3, #18
 8003226:	4013      	ands	r3, r2
 8003228:	d114      	bne.n	8003254 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e0d5      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d106      	bne.n	8003244 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003236:	4b6d      	ldr	r3, [pc, #436]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2204      	movs	r2, #4
 800323c:	4013      	ands	r3, r2
 800323e:	d109      	bne.n	8003254 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e0ca      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003244:	4b69      	ldr	r3, [pc, #420]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	2380      	movs	r3, #128	@ 0x80
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4013      	ands	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e0c2      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003254:	4b65      	ldr	r3, [pc, #404]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2203      	movs	r2, #3
 800325a:	4393      	bics	r3, r2
 800325c:	0019      	movs	r1, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4b62      	ldr	r3, [pc, #392]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003264:	430a      	orrs	r2, r1
 8003266:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003268:	f7fe fd24 	bl	8001cb4 <HAL_GetTick>
 800326c:	0003      	movs	r3, r0
 800326e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b02      	cmp	r3, #2
 8003276:	d111      	bne.n	800329c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003278:	e009      	b.n	800328e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800327a:	f7fe fd1b 	bl	8001cb4 <HAL_GetTick>
 800327e:	0002      	movs	r2, r0
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	4a58      	ldr	r2, [pc, #352]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e0a5      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800328e:	4b57      	ldr	r3, [pc, #348]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	220c      	movs	r2, #12
 8003294:	4013      	ands	r3, r2
 8003296:	2b08      	cmp	r3, #8
 8003298:	d1ef      	bne.n	800327a <HAL_RCC_ClockConfig+0x106>
 800329a:	e03a      	b.n	8003312 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	d111      	bne.n	80032c8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a4:	e009      	b.n	80032ba <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a6:	f7fe fd05 	bl	8001cb4 <HAL_GetTick>
 80032aa:	0002      	movs	r2, r0
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	4a4d      	ldr	r2, [pc, #308]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e08f      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ba:	4b4c      	ldr	r3, [pc, #304]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	220c      	movs	r2, #12
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d1ef      	bne.n	80032a6 <HAL_RCC_ClockConfig+0x132>
 80032c6:	e024      	b.n	8003312 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d11b      	bne.n	8003308 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d0:	e009      	b.n	80032e6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032d2:	f7fe fcef 	bl	8001cb4 <HAL_GetTick>
 80032d6:	0002      	movs	r2, r0
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	4a42      	ldr	r2, [pc, #264]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e079      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80032e6:	4b41      	ldr	r3, [pc, #260]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	220c      	movs	r2, #12
 80032ec:	4013      	ands	r3, r2
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d1ef      	bne.n	80032d2 <HAL_RCC_ClockConfig+0x15e>
 80032f2:	e00e      	b.n	8003312 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032f4:	f7fe fcde 	bl	8001cb4 <HAL_GetTick>
 80032f8:	0002      	movs	r2, r0
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	4a3a      	ldr	r2, [pc, #232]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d901      	bls.n	8003308 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e068      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003308:	4b38      	ldr	r3, [pc, #224]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	220c      	movs	r2, #12
 800330e:	4013      	ands	r3, r2
 8003310:	d1f0      	bne.n	80032f4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003312:	4b34      	ldr	r3, [pc, #208]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2201      	movs	r2, #1
 8003318:	4013      	ands	r3, r2
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d21e      	bcs.n	800335e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003320:	4b30      	ldr	r3, [pc, #192]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2201      	movs	r2, #1
 8003326:	4393      	bics	r3, r2
 8003328:	0019      	movs	r1, r3
 800332a:	4b2e      	ldr	r3, [pc, #184]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003332:	f7fe fcbf 	bl	8001cb4 <HAL_GetTick>
 8003336:	0003      	movs	r3, r0
 8003338:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800333a:	e009      	b.n	8003350 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800333c:	f7fe fcba 	bl	8001cb4 <HAL_GetTick>
 8003340:	0002      	movs	r2, r0
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	4a28      	ldr	r2, [pc, #160]	@ (80033e8 <HAL_RCC_ClockConfig+0x274>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e044      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003350:	4b24      	ldr	r3, [pc, #144]	@ (80033e4 <HAL_RCC_ClockConfig+0x270>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2201      	movs	r2, #1
 8003356:	4013      	ands	r3, r2
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d1ee      	bne.n	800333c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2204      	movs	r2, #4
 8003364:	4013      	ands	r3, r2
 8003366:	d009      	beq.n	800337c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003368:	4b20      	ldr	r3, [pc, #128]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	4a20      	ldr	r2, [pc, #128]	@ (80033f0 <HAL_RCC_ClockConfig+0x27c>)
 800336e:	4013      	ands	r3, r2
 8003370:	0019      	movs	r1, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	4b1d      	ldr	r3, [pc, #116]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003378:	430a      	orrs	r2, r1
 800337a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2208      	movs	r2, #8
 8003382:	4013      	ands	r3, r2
 8003384:	d00a      	beq.n	800339c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003386:	4b19      	ldr	r3, [pc, #100]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	4a1a      	ldr	r2, [pc, #104]	@ (80033f4 <HAL_RCC_ClockConfig+0x280>)
 800338c:	4013      	ands	r3, r2
 800338e:	0019      	movs	r1, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	00da      	lsls	r2, r3, #3
 8003396:	4b15      	ldr	r3, [pc, #84]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 8003398:	430a      	orrs	r2, r1
 800339a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800339c:	f000 f832 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80033a0:	0001      	movs	r1, r0
 80033a2:	4b12      	ldr	r3, [pc, #72]	@ (80033ec <HAL_RCC_ClockConfig+0x278>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	220f      	movs	r2, #15
 80033aa:	4013      	ands	r3, r2
 80033ac:	4a12      	ldr	r2, [pc, #72]	@ (80033f8 <HAL_RCC_ClockConfig+0x284>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	000a      	movs	r2, r1
 80033b2:	40da      	lsrs	r2, r3
 80033b4:	4b11      	ldr	r3, [pc, #68]	@ (80033fc <HAL_RCC_ClockConfig+0x288>)
 80033b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033b8:	4b11      	ldr	r3, [pc, #68]	@ (8003400 <HAL_RCC_ClockConfig+0x28c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	250b      	movs	r5, #11
 80033be:	197c      	adds	r4, r7, r5
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fe fc31 	bl	8001c28 <HAL_InitTick>
 80033c6:	0003      	movs	r3, r0
 80033c8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80033ca:	197b      	adds	r3, r7, r5
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80033d2:	197b      	adds	r3, r7, r5
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	e000      	b.n	80033da <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	0018      	movs	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	b004      	add	sp, #16
 80033e0:	bdb0      	pop	{r4, r5, r7, pc}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	40022000 	.word	0x40022000
 80033e8:	00001388 	.word	0x00001388
 80033ec:	40021000 	.word	0x40021000
 80033f0:	fffff8ff 	.word	0xfffff8ff
 80033f4:	ffffc7ff 	.word	0xffffc7ff
 80033f8:	08005508 	.word	0x08005508
 80033fc:	20000000 	.word	0x20000000
 8003400:	20000004 	.word	0x20000004

08003404 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003404:	b5b0      	push	{r4, r5, r7, lr}
 8003406:	b08e      	sub	sp, #56	@ 0x38
 8003408:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800340a:	4b4c      	ldr	r3, [pc, #304]	@ (800353c <HAL_RCC_GetSysClockFreq+0x138>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003412:	230c      	movs	r3, #12
 8003414:	4013      	ands	r3, r2
 8003416:	2b0c      	cmp	r3, #12
 8003418:	d014      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0x40>
 800341a:	d900      	bls.n	800341e <HAL_RCC_GetSysClockFreq+0x1a>
 800341c:	e07b      	b.n	8003516 <HAL_RCC_GetSysClockFreq+0x112>
 800341e:	2b04      	cmp	r3, #4
 8003420:	d002      	beq.n	8003428 <HAL_RCC_GetSysClockFreq+0x24>
 8003422:	2b08      	cmp	r3, #8
 8003424:	d00b      	beq.n	800343e <HAL_RCC_GetSysClockFreq+0x3a>
 8003426:	e076      	b.n	8003516 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003428:	4b44      	ldr	r3, [pc, #272]	@ (800353c <HAL_RCC_GetSysClockFreq+0x138>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2210      	movs	r2, #16
 800342e:	4013      	ands	r3, r2
 8003430:	d002      	beq.n	8003438 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003432:	4b43      	ldr	r3, [pc, #268]	@ (8003540 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003434:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003436:	e07c      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003438:	4b42      	ldr	r3, [pc, #264]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x140>)
 800343a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800343c:	e079      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800343e:	4b42      	ldr	r3, [pc, #264]	@ (8003548 <HAL_RCC_GetSysClockFreq+0x144>)
 8003440:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003442:	e076      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003446:	0c9a      	lsrs	r2, r3, #18
 8003448:	230f      	movs	r3, #15
 800344a:	401a      	ands	r2, r3
 800344c:	4b3f      	ldr	r3, [pc, #252]	@ (800354c <HAL_RCC_GetSysClockFreq+0x148>)
 800344e:	5c9b      	ldrb	r3, [r3, r2]
 8003450:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	0d9a      	lsrs	r2, r3, #22
 8003456:	2303      	movs	r3, #3
 8003458:	4013      	ands	r3, r2
 800345a:	3301      	adds	r3, #1
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800345e:	4b37      	ldr	r3, [pc, #220]	@ (800353c <HAL_RCC_GetSysClockFreq+0x138>)
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	2380      	movs	r3, #128	@ 0x80
 8003464:	025b      	lsls	r3, r3, #9
 8003466:	4013      	ands	r3, r2
 8003468:	d01a      	beq.n	80034a0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800346a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346c:	61bb      	str	r3, [r7, #24]
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	4a35      	ldr	r2, [pc, #212]	@ (8003548 <HAL_RCC_GetSysClockFreq+0x144>)
 8003474:	2300      	movs	r3, #0
 8003476:	69b8      	ldr	r0, [r7, #24]
 8003478:	69f9      	ldr	r1, [r7, #28]
 800347a:	f7fc fef1 	bl	8000260 <__aeabi_lmul>
 800347e:	0002      	movs	r2, r0
 8003480:	000b      	movs	r3, r1
 8003482:	0010      	movs	r0, r2
 8003484:	0019      	movs	r1, r3
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f7fc fec5 	bl	8000220 <__aeabi_uldivmod>
 8003496:	0002      	movs	r2, r0
 8003498:	000b      	movs	r3, r1
 800349a:	0013      	movs	r3, r2
 800349c:	637b      	str	r3, [r7, #52]	@ 0x34
 800349e:	e037      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80034a0:	4b26      	ldr	r3, [pc, #152]	@ (800353c <HAL_RCC_GetSysClockFreq+0x138>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2210      	movs	r2, #16
 80034a6:	4013      	ands	r3, r2
 80034a8:	d01a      	beq.n	80034e0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80034aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	4a23      	ldr	r2, [pc, #140]	@ (8003540 <HAL_RCC_GetSysClockFreq+0x13c>)
 80034b4:	2300      	movs	r3, #0
 80034b6:	68b8      	ldr	r0, [r7, #8]
 80034b8:	68f9      	ldr	r1, [r7, #12]
 80034ba:	f7fc fed1 	bl	8000260 <__aeabi_lmul>
 80034be:	0002      	movs	r2, r0
 80034c0:	000b      	movs	r3, r1
 80034c2:	0010      	movs	r0, r2
 80034c4:	0019      	movs	r1, r3
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	603b      	str	r3, [r7, #0]
 80034ca:	2300      	movs	r3, #0
 80034cc:	607b      	str	r3, [r7, #4]
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f7fc fea5 	bl	8000220 <__aeabi_uldivmod>
 80034d6:	0002      	movs	r2, r0
 80034d8:	000b      	movs	r3, r1
 80034da:	0013      	movs	r3, r2
 80034dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80034de:	e017      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80034e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e2:	0018      	movs	r0, r3
 80034e4:	2300      	movs	r3, #0
 80034e6:	0019      	movs	r1, r3
 80034e8:	4a16      	ldr	r2, [pc, #88]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x140>)
 80034ea:	2300      	movs	r3, #0
 80034ec:	f7fc feb8 	bl	8000260 <__aeabi_lmul>
 80034f0:	0002      	movs	r2, r0
 80034f2:	000b      	movs	r3, r1
 80034f4:	0010      	movs	r0, r2
 80034f6:	0019      	movs	r1, r3
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	001c      	movs	r4, r3
 80034fc:	2300      	movs	r3, #0
 80034fe:	001d      	movs	r5, r3
 8003500:	0022      	movs	r2, r4
 8003502:	002b      	movs	r3, r5
 8003504:	f7fc fe8c 	bl	8000220 <__aeabi_uldivmod>
 8003508:	0002      	movs	r2, r0
 800350a:	000b      	movs	r3, r1
 800350c:	0013      	movs	r3, r2
 800350e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8003510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003512:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003514:	e00d      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003516:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_GetSysClockFreq+0x138>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	0b5b      	lsrs	r3, r3, #13
 800351c:	2207      	movs	r2, #7
 800351e:	4013      	ands	r3, r2
 8003520:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	3301      	adds	r3, #1
 8003526:	2280      	movs	r2, #128	@ 0x80
 8003528:	0212      	lsls	r2, r2, #8
 800352a:	409a      	lsls	r2, r3
 800352c:	0013      	movs	r3, r2
 800352e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003530:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003534:	0018      	movs	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	b00e      	add	sp, #56	@ 0x38
 800353a:	bdb0      	pop	{r4, r5, r7, pc}
 800353c:	40021000 	.word	0x40021000
 8003540:	003d0900 	.word	0x003d0900
 8003544:	00f42400 	.word	0x00f42400
 8003548:	007a1200 	.word	0x007a1200
 800354c:	08005520 	.word	0x08005520

08003550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003554:	4b02      	ldr	r3, [pc, #8]	@ (8003560 <HAL_RCC_GetHCLKFreq+0x10>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	0018      	movs	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	20000000 	.word	0x20000000

08003564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003568:	f7ff fff2 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 800356c:	0001      	movs	r1, r0
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	0a1b      	lsrs	r3, r3, #8
 8003574:	2207      	movs	r2, #7
 8003576:	4013      	ands	r3, r2
 8003578:	4a04      	ldr	r2, [pc, #16]	@ (800358c <HAL_RCC_GetPCLK1Freq+0x28>)
 800357a:	5cd3      	ldrb	r3, [r2, r3]
 800357c:	40d9      	lsrs	r1, r3
 800357e:	000b      	movs	r3, r1
}
 8003580:	0018      	movs	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	40021000 	.word	0x40021000
 800358c:	08005518 	.word	0x08005518

08003590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003594:	f7ff ffdc 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 8003598:	0001      	movs	r1, r0
 800359a:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	0adb      	lsrs	r3, r3, #11
 80035a0:	2207      	movs	r2, #7
 80035a2:	4013      	ands	r3, r2
 80035a4:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035a6:	5cd3      	ldrb	r3, [r2, r3]
 80035a8:	40d9      	lsrs	r1, r3
 80035aa:	000b      	movs	r3, r1
}
 80035ac:	0018      	movs	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			@ (mov r8, r8)
 80035b4:	40021000 	.word	0x40021000
 80035b8:	08005518 	.word	0x08005518

080035bc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80035c4:	2017      	movs	r0, #23
 80035c6:	183b      	adds	r3, r7, r0
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2220      	movs	r2, #32
 80035d2:	4013      	ands	r3, r2
 80035d4:	d100      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80035d6:	e0c7      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d8:	4b84      	ldr	r3, [pc, #528]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035dc:	2380      	movs	r3, #128	@ 0x80
 80035de:	055b      	lsls	r3, r3, #21
 80035e0:	4013      	ands	r3, r2
 80035e2:	d109      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035e4:	4b81      	ldr	r3, [pc, #516]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e8:	4b80      	ldr	r3, [pc, #512]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035ea:	2180      	movs	r1, #128	@ 0x80
 80035ec:	0549      	lsls	r1, r1, #21
 80035ee:	430a      	orrs	r2, r1
 80035f0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80035f2:	183b      	adds	r3, r7, r0
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035f8:	4b7d      	ldr	r3, [pc, #500]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	2380      	movs	r3, #128	@ 0x80
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4013      	ands	r3, r2
 8003602:	d11a      	bne.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003604:	4b7a      	ldr	r3, [pc, #488]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4b79      	ldr	r3, [pc, #484]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800360a:	2180      	movs	r1, #128	@ 0x80
 800360c:	0049      	lsls	r1, r1, #1
 800360e:	430a      	orrs	r2, r1
 8003610:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003612:	f7fe fb4f 	bl	8001cb4 <HAL_GetTick>
 8003616:	0003      	movs	r3, r0
 8003618:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	e008      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800361c:	f7fe fb4a 	bl	8001cb4 <HAL_GetTick>
 8003620:	0002      	movs	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b64      	cmp	r3, #100	@ 0x64
 8003628:	d901      	bls.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e0d9      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362e:	4b70      	ldr	r3, [pc, #448]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	2380      	movs	r3, #128	@ 0x80
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4013      	ands	r3, r2
 8003638:	d0f0      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800363a:	4b6c      	ldr	r3, [pc, #432]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	23c0      	movs	r3, #192	@ 0xc0
 8003640:	039b      	lsls	r3, r3, #14
 8003642:	4013      	ands	r3, r2
 8003644:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	23c0      	movs	r3, #192	@ 0xc0
 800364c:	039b      	lsls	r3, r3, #14
 800364e:	4013      	ands	r3, r2
 8003650:	68fa      	ldr	r2, [r7, #12]
 8003652:	429a      	cmp	r2, r3
 8003654:	d013      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	23c0      	movs	r3, #192	@ 0xc0
 800365c:	029b      	lsls	r3, r3, #10
 800365e:	401a      	ands	r2, r3
 8003660:	23c0      	movs	r3, #192	@ 0xc0
 8003662:	029b      	lsls	r3, r3, #10
 8003664:	429a      	cmp	r2, r3
 8003666:	d10a      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003668:	4b60      	ldr	r3, [pc, #384]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	2380      	movs	r3, #128	@ 0x80
 800366e:	029b      	lsls	r3, r3, #10
 8003670:	401a      	ands	r2, r3
 8003672:	2380      	movs	r3, #128	@ 0x80
 8003674:	029b      	lsls	r3, r3, #10
 8003676:	429a      	cmp	r2, r3
 8003678:	d101      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0b1      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800367e:	4b5b      	ldr	r3, [pc, #364]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003680:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003682:	23c0      	movs	r3, #192	@ 0xc0
 8003684:	029b      	lsls	r3, r3, #10
 8003686:	4013      	ands	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d03b      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	23c0      	movs	r3, #192	@ 0xc0
 8003696:	029b      	lsls	r3, r3, #10
 8003698:	4013      	ands	r3, r2
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	429a      	cmp	r2, r3
 800369e:	d033      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2220      	movs	r2, #32
 80036a6:	4013      	ands	r3, r2
 80036a8:	d02e      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80036aa:	4b50      	ldr	r3, [pc, #320]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ae:	4a51      	ldr	r2, [pc, #324]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036b4:	4b4d      	ldr	r3, [pc, #308]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036b8:	4b4c      	ldr	r3, [pc, #304]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036ba:	2180      	movs	r1, #128	@ 0x80
 80036bc:	0309      	lsls	r1, r1, #12
 80036be:	430a      	orrs	r2, r1
 80036c0:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036c2:	4b4a      	ldr	r3, [pc, #296]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036c6:	4b49      	ldr	r3, [pc, #292]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036c8:	494b      	ldr	r1, [pc, #300]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80036ca:	400a      	ands	r2, r1
 80036cc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80036ce:	4b47      	ldr	r3, [pc, #284]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	2380      	movs	r3, #128	@ 0x80
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4013      	ands	r3, r2
 80036dc:	d014      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036de:	f7fe fae9 	bl	8001cb4 <HAL_GetTick>
 80036e2:	0003      	movs	r3, r0
 80036e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036e6:	e009      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e8:	f7fe fae4 	bl	8001cb4 <HAL_GetTick>
 80036ec:	0002      	movs	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	4a42      	ldr	r2, [pc, #264]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d901      	bls.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e072      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036fc:	4b3b      	ldr	r3, [pc, #236]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003700:	2380      	movs	r3, #128	@ 0x80
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4013      	ands	r3, r2
 8003706:	d0ef      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2220      	movs	r2, #32
 800370e:	4013      	ands	r3, r2
 8003710:	d01f      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	23c0      	movs	r3, #192	@ 0xc0
 8003718:	029b      	lsls	r3, r3, #10
 800371a:	401a      	ands	r2, r3
 800371c:	23c0      	movs	r3, #192	@ 0xc0
 800371e:	029b      	lsls	r3, r3, #10
 8003720:	429a      	cmp	r2, r3
 8003722:	d10c      	bne.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003724:	4b31      	ldr	r3, [pc, #196]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a35      	ldr	r2, [pc, #212]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800372a:	4013      	ands	r3, r2
 800372c:	0019      	movs	r1, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	23c0      	movs	r3, #192	@ 0xc0
 8003734:	039b      	lsls	r3, r3, #14
 8003736:	401a      	ands	r2, r3
 8003738:	4b2c      	ldr	r3, [pc, #176]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	4b2b      	ldr	r3, [pc, #172]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003740:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	23c0      	movs	r3, #192	@ 0xc0
 8003748:	029b      	lsls	r3, r3, #10
 800374a:	401a      	ands	r2, r3
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800374e:	430a      	orrs	r2, r1
 8003750:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003752:	2317      	movs	r3, #23
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d105      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375c:	4b23      	ldr	r3, [pc, #140]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800375e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003760:	4b22      	ldr	r3, [pc, #136]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003762:	4928      	ldr	r1, [pc, #160]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003764:	400a      	ands	r2, r1
 8003766:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2202      	movs	r2, #2
 800376e:	4013      	ands	r3, r2
 8003770:	d009      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003772:	4b1e      	ldr	r3, [pc, #120]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003776:	220c      	movs	r2, #12
 8003778:	4393      	bics	r3, r2
 800377a:	0019      	movs	r1, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	4b1a      	ldr	r3, [pc, #104]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003782:	430a      	orrs	r2, r1
 8003784:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2204      	movs	r2, #4
 800378c:	4013      	ands	r3, r2
 800378e:	d009      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003790:	4b16      	ldr	r3, [pc, #88]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003794:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003796:	4013      	ands	r3, r2
 8003798:	0019      	movs	r1, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	4b13      	ldr	r3, [pc, #76]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80037a0:	430a      	orrs	r2, r1
 80037a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2208      	movs	r2, #8
 80037aa:	4013      	ands	r3, r2
 80037ac:	d009      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037ae:	4b0f      	ldr	r3, [pc, #60]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80037b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b2:	4a16      	ldr	r2, [pc, #88]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	0019      	movs	r1, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80037be:	430a      	orrs	r2, r1
 80037c0:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2280      	movs	r2, #128	@ 0x80
 80037c8:	4013      	ands	r3, r2
 80037ca:	d009      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80037cc:	4b07      	ldr	r3, [pc, #28]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80037ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d0:	4a0f      	ldr	r2, [pc, #60]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	0019      	movs	r1, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695a      	ldr	r2, [r3, #20]
 80037da:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80037dc:	430a      	orrs	r2, r1
 80037de:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	0018      	movs	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	b006      	add	sp, #24
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40007000 	.word	0x40007000
 80037f4:	fffcffff 	.word	0xfffcffff
 80037f8:	fff7ffff 	.word	0xfff7ffff
 80037fc:	00001388 	.word	0x00001388
 8003800:	ffcfffff 	.word	0xffcfffff
 8003804:	efffffff 	.word	0xefffffff
 8003808:	fffff3ff 	.word	0xfffff3ff
 800380c:	ffffcfff 	.word	0xffffcfff
 8003810:	fff3ffff 	.word	0xfff3ffff

08003814 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003814:	b5b0      	push	{r4, r5, r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800381c:	230f      	movs	r3, #15
 800381e:	18fb      	adds	r3, r7, r3
 8003820:	2201      	movs	r2, #1
 8003822:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e088      	b.n	8003940 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2221      	movs	r2, #33	@ 0x21
 8003832:	5c9b      	ldrb	r3, [r3, r2]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d107      	bne.n	800384a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2220      	movs	r2, #32
 800383e:	2100      	movs	r1, #0
 8003840:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	0018      	movs	r0, r3
 8003846:	f7fe f901 	bl	8001a4c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2221      	movs	r2, #33	@ 0x21
 800384e:	2102      	movs	r1, #2
 8003850:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	2210      	movs	r2, #16
 800385a:	4013      	ands	r3, r2
 800385c:	2b10      	cmp	r3, #16
 800385e:	d05f      	beq.n	8003920 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	22ca      	movs	r2, #202	@ 0xca
 8003866:	625a      	str	r2, [r3, #36]	@ 0x24
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2253      	movs	r2, #83	@ 0x53
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003870:	250f      	movs	r5, #15
 8003872:	197c      	adds	r4, r7, r5
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	0018      	movs	r0, r3
 8003878:	f000 f890 	bl	800399c <RTC_EnterInitMode>
 800387c:	0003      	movs	r3, r0
 800387e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8003880:	0028      	movs	r0, r5
 8003882:	183b      	adds	r3, r7, r0
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d12c      	bne.n	80038e4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	492c      	ldr	r1, [pc, #176]	@ (8003948 <HAL_RTC_Init+0x134>)
 8003896:	400a      	ands	r2, r1
 8003898:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6899      	ldr	r1, [r3, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	431a      	orrs	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	68d2      	ldr	r2, [r2, #12]
 80038c0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6919      	ldr	r1, [r3, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	041a      	lsls	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80038d6:	183c      	adds	r4, r7, r0
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	0018      	movs	r0, r3
 80038dc:	f000 f8a2 	bl	8003a24 <RTC_ExitInitMode>
 80038e0:	0003      	movs	r3, r0
 80038e2:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80038e4:	230f      	movs	r3, #15
 80038e6:	18fb      	adds	r3, r7, r3
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d113      	bne.n	8003916 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2103      	movs	r1, #3
 80038fa:	438a      	bics	r2, r1
 80038fc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69da      	ldr	r2, [r3, #28]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	22ff      	movs	r2, #255	@ 0xff
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24
 800391e:	e003      	b.n	8003928 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003920:	230f      	movs	r3, #15
 8003922:	18fb      	adds	r3, r7, r3
 8003924:	2200      	movs	r2, #0
 8003926:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8003928:	230f      	movs	r3, #15
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d103      	bne.n	800393a <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2221      	movs	r2, #33	@ 0x21
 8003936:	2101      	movs	r1, #1
 8003938:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800393a:	230f      	movs	r3, #15
 800393c:	18fb      	adds	r3, r7, r3
 800393e:	781b      	ldrb	r3, [r3, #0]
}
 8003940:	0018      	movs	r0, r3
 8003942:	46bd      	mov	sp, r7
 8003944:	b004      	add	sp, #16
 8003946:	bdb0      	pop	{r4, r5, r7, pc}
 8003948:	ff8fffbf 	.word	0xff8fffbf

0800394c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a0e      	ldr	r2, [pc, #56]	@ (8003998 <HAL_RTC_WaitForSynchro+0x4c>)
 800395e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003960:	f7fe f9a8 	bl	8001cb4 <HAL_GetTick>
 8003964:	0003      	movs	r3, r0
 8003966:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003968:	e00a      	b.n	8003980 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800396a:	f7fe f9a3 	bl	8001cb4 <HAL_GetTick>
 800396e:	0002      	movs	r2, r0
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1ad2      	subs	r2, r2, r3
 8003974:	23fa      	movs	r3, #250	@ 0xfa
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	429a      	cmp	r2, r3
 800397a:	d901      	bls.n	8003980 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e006      	b.n	800398e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2220      	movs	r2, #32
 8003988:	4013      	ands	r3, r2
 800398a:	d0ee      	beq.n	800396a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	0018      	movs	r0, r3
 8003990:	46bd      	mov	sp, r7
 8003992:	b004      	add	sp, #16
 8003994:	bd80      	pop	{r7, pc}
 8003996:	46c0      	nop			@ (mov r8, r8)
 8003998:	0001ff5f 	.word	0x0001ff5f

0800399c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80039a8:	230f      	movs	r3, #15
 80039aa:	18fb      	adds	r3, r7, r3
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	2240      	movs	r2, #64	@ 0x40
 80039b8:	4013      	ands	r3, r2
 80039ba:	d12c      	bne.n	8003a16 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2180      	movs	r1, #128	@ 0x80
 80039c8:	430a      	orrs	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039cc:	f7fe f972 	bl	8001cb4 <HAL_GetTick>
 80039d0:	0003      	movs	r3, r0
 80039d2:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80039d4:	e014      	b.n	8003a00 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039d6:	f7fe f96d 	bl	8001cb4 <HAL_GetTick>
 80039da:	0002      	movs	r2, r0
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	1ad2      	subs	r2, r2, r3
 80039e0:	200f      	movs	r0, #15
 80039e2:	183b      	adds	r3, r7, r0
 80039e4:	1839      	adds	r1, r7, r0
 80039e6:	7809      	ldrb	r1, [r1, #0]
 80039e8:	7019      	strb	r1, [r3, #0]
 80039ea:	23fa      	movs	r3, #250	@ 0xfa
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d906      	bls.n	8003a00 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2221      	movs	r2, #33	@ 0x21
 80039f6:	2104      	movs	r1, #4
 80039f8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80039fa:	183b      	adds	r3, r7, r0
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	2240      	movs	r2, #64	@ 0x40
 8003a08:	4013      	ands	r3, r2
 8003a0a:	d104      	bne.n	8003a16 <RTC_EnterInitMode+0x7a>
 8003a0c:	230f      	movs	r3, #15
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d1df      	bne.n	80039d6 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8003a16:	230f      	movs	r3, #15
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	781b      	ldrb	r3, [r3, #0]
}
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b004      	add	sp, #16
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a24:	b590      	push	{r4, r7, lr}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2c:	240f      	movs	r4, #15
 8003a2e:	193b      	adds	r3, r7, r4
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68da      	ldr	r2, [r3, #12]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2180      	movs	r1, #128	@ 0x80
 8003a40:	438a      	bics	r2, r1
 8003a42:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d10c      	bne.n	8003a6a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	0018      	movs	r0, r3
 8003a54:	f7ff ff7a 	bl	800394c <HAL_RTC_WaitForSynchro>
 8003a58:	1e03      	subs	r3, r0, #0
 8003a5a:	d006      	beq.n	8003a6a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2221      	movs	r2, #33	@ 0x21
 8003a60:	2104      	movs	r1, #4
 8003a62:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8003a64:	193b      	adds	r3, r7, r4
 8003a66:	2201      	movs	r2, #1
 8003a68:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003a6a:	230f      	movs	r3, #15
 8003a6c:	18fb      	adds	r3, r7, r3
 8003a6e:	781b      	ldrb	r3, [r3, #0]
}
 8003a70:	0018      	movs	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	b005      	add	sp, #20
 8003a76:	bd90      	pop	{r4, r7, pc}

08003a78 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003a84:	4b64      	ldr	r3, [pc, #400]	@ (8003c18 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	22fa      	movs	r2, #250	@ 0xfa
 8003a8a:	01d1      	lsls	r1, r2, #7
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	f7fc fb3b 	bl	8000108 <__udivsi3>
 8003a92:	0003      	movs	r3, r0
 8003a94:	001a      	movs	r2, r3
 8003a96:	0013      	movs	r3, r2
 8003a98:	015b      	lsls	r3, r3, #5
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	189b      	adds	r3, r3, r2
 8003aa0:	00db      	lsls	r3, r3, #3
 8003aa2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	5c9b      	ldrb	r3, [r3, r2]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 8003aae:	2302      	movs	r3, #2
 8003ab0:	e0ad      	b.n	8003c0e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2221      	movs	r2, #33	@ 0x21
 8003abe:	2102      	movs	r1, #2
 8003ac0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	22ca      	movs	r2, #202	@ 0xca
 8003ac8:	625a      	str	r2, [r3, #36]	@ 0x24
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2253      	movs	r2, #83	@ 0x53
 8003ad0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	2380      	movs	r3, #128	@ 0x80
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	4013      	ands	r3, r2
 8003ade:	d019      	beq.n	8003b14 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10d      	bne.n	8003b08 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	22ff      	movs	r2, #255	@ 0xff
 8003af2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2221      	movs	r2, #33	@ 0x21
 8003af8:	2103      	movs	r1, #3
 8003afa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2220      	movs	r2, #32
 8003b00:	2100      	movs	r1, #0
 8003b02:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e082      	b.n	8003c0e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	2204      	movs	r2, #4
 8003b10:	4013      	ands	r3, r2
 8003b12:	d1e5      	bne.n	8003ae0 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689a      	ldr	r2, [r3, #8]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	493f      	ldr	r1, [pc, #252]	@ (8003c1c <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 8003b20:	400a      	ands	r2, r1
 8003b22:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	22ff      	movs	r2, #255	@ 0xff
 8003b2c:	401a      	ands	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	493b      	ldr	r1, [pc, #236]	@ (8003c20 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 8003b34:	430a      	orrs	r2, r1
 8003b36:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003b38:	4b37      	ldr	r3, [pc, #220]	@ (8003c18 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	22fa      	movs	r2, #250	@ 0xfa
 8003b3e:	01d1      	lsls	r1, r2, #7
 8003b40:	0018      	movs	r0, r3
 8003b42:	f7fc fae1 	bl	8000108 <__udivsi3>
 8003b46:	0003      	movs	r3, r0
 8003b48:	001a      	movs	r2, r3
 8003b4a:	0013      	movs	r3, r2
 8003b4c:	015b      	lsls	r3, r3, #5
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	189b      	adds	r3, r3, r2
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10d      	bne.n	8003b80 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	22ff      	movs	r2, #255	@ 0xff
 8003b6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2221      	movs	r2, #33	@ 0x21
 8003b70:	2103      	movs	r1, #3
 8003b72:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	2100      	movs	r1, #0
 8003b7a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e046      	b.n	8003c0e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2204      	movs	r2, #4
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d0e5      	beq.n	8003b58 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2107      	movs	r1, #7
 8003b98:	438a      	bics	r2, r1
 8003b9a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6899      	ldr	r1, [r3, #8]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68ba      	ldr	r2, [r7, #8]
 8003bb2:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c24 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c24 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003bba:	2180      	movs	r1, #128	@ 0x80
 8003bbc:	0349      	lsls	r1, r1, #13
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003bc2:	4b18      	ldr	r3, [pc, #96]	@ (8003c24 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	4b17      	ldr	r3, [pc, #92]	@ (8003c24 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003bc8:	2180      	movs	r1, #128	@ 0x80
 8003bca:	0349      	lsls	r1, r1, #13
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2180      	movs	r1, #128	@ 0x80
 8003bdc:	01c9      	lsls	r1, r1, #7
 8003bde:	430a      	orrs	r2, r1
 8003be0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2180      	movs	r1, #128	@ 0x80
 8003bee:	00c9      	lsls	r1, r1, #3
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	22ff      	movs	r2, #255	@ 0xff
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2221      	movs	r2, #33	@ 0x21
 8003c00:	2101      	movs	r1, #1
 8003c02:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2220      	movs	r2, #32
 8003c08:	2100      	movs	r1, #0
 8003c0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	0018      	movs	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b006      	add	sp, #24
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			@ (mov r8, r8)
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	fffffbff 	.word	0xfffffbff
 8003c20:	fffffb7f 	.word	0xfffffb7f
 8003c24:	40010400 	.word	0x40010400

08003c28 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2220      	movs	r2, #32
 8003c38:	5c9b      	ldrb	r3, [r3, r2]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d101      	bne.n	8003c42 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	e04e      	b.n	8003ce0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2220      	movs	r2, #32
 8003c46:	2101      	movs	r1, #1
 8003c48:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2221      	movs	r2, #33	@ 0x21
 8003c4e:	2102      	movs	r1, #2
 8003c50:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	22ca      	movs	r2, #202	@ 0xca
 8003c58:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2253      	movs	r2, #83	@ 0x53
 8003c60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	491e      	ldr	r1, [pc, #120]	@ (8003ce8 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 8003c6e:	400a      	ands	r2, r1
 8003c70:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	491b      	ldr	r1, [pc, #108]	@ (8003cec <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 8003c7e:	400a      	ands	r2, r1
 8003c80:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c82:	f7fe f817 	bl	8001cb4 <HAL_GetTick>
 8003c86:	0003      	movs	r3, r0
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003c8a:	e016      	b.n	8003cba <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c8c:	f7fe f812 	bl	8001cb4 <HAL_GetTick>
 8003c90:	0002      	movs	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	1ad2      	subs	r2, r2, r3
 8003c96:	23fa      	movs	r3, #250	@ 0xfa
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d90d      	bls.n	8003cba <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	22ff      	movs	r2, #255	@ 0xff
 8003ca4:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2221      	movs	r2, #33	@ 0x21
 8003caa:	2103      	movs	r1, #3
 8003cac:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e012      	b.n	8003ce0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	2204      	movs	r2, #4
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	d0e2      	beq.n	8003c8c <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	22ff      	movs	r2, #255	@ 0xff
 8003ccc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2221      	movs	r2, #33	@ 0x21
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	2100      	movs	r1, #0
 8003cdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b004      	add	sp, #16
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	fffffbff 	.word	0xfffffbff
 8003cec:	ffffbfff 	.word	0xffffbfff

08003cf0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003cf8:	4b13      	ldr	r3, [pc, #76]	@ (8003d48 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 8003cfa:	2280      	movs	r2, #128	@ 0x80
 8003cfc:	0352      	lsls	r2, r2, #13
 8003cfe:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	2380      	movs	r3, #128	@ 0x80
 8003d08:	01db      	lsls	r3, r3, #7
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d014      	beq.n	8003d38 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d00d      	beq.n	8003d38 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	22ff      	movs	r2, #255	@ 0xff
 8003d24:	401a      	ands	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4908      	ldr	r1, [pc, #32]	@ (8003d4c <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	0018      	movs	r0, r3
 8003d34:	f000 f80c 	bl	8003d50 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2221      	movs	r2, #33	@ 0x21
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	5499      	strb	r1, [r3, r2]
}
 8003d40:	46c0      	nop			@ (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b002      	add	sp, #8
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40010400 	.word	0x40010400
 8003d4c:	fffffb7f 	.word	0xfffffb7f

08003d50 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003d58:	46c0      	nop			@ (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e044      	b.n	8003dfc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d107      	bne.n	8003d8a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2278      	movs	r2, #120	@ 0x78
 8003d7e:	2100      	movs	r1, #0
 8003d80:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	0018      	movs	r0, r3
 8003d86:	f7fd fe81 	bl	8001a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2224      	movs	r2, #36	@ 0x24
 8003d8e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	438a      	bics	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	0018      	movs	r0, r3
 8003da4:	f000 fc2c 	bl	8004600 <UART_SetConfig>
 8003da8:	0003      	movs	r3, r0
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e024      	b.n	8003dfc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f000 fe69 	bl	8004a94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	490d      	ldr	r1, [pc, #52]	@ (8003e04 <HAL_UART_Init+0xa4>)
 8003dce:	400a      	ands	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	212a      	movs	r1, #42	@ 0x2a
 8003dde:	438a      	bics	r2, r1
 8003de0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2101      	movs	r1, #1
 8003dee:	430a      	orrs	r2, r1
 8003df0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f000 ff01 	bl	8004bfc <UART_CheckIdleState>
 8003dfa:	0003      	movs	r3, r0
}
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	b002      	add	sp, #8
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	ffffb7ff 	.word	0xffffb7ff

08003e08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08a      	sub	sp, #40	@ 0x28
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	1dbb      	adds	r3, r7, #6
 8003e16:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d000      	beq.n	8003e22 <HAL_UART_Transmit+0x1a>
 8003e20:	e08c      	b.n	8003f3c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_UART_Transmit+0x28>
 8003e28:	1dbb      	adds	r3, r7, #6
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e084      	b.n	8003f3e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	015b      	lsls	r3, r3, #5
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d109      	bne.n	8003e54 <HAL_UART_Transmit+0x4c>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d105      	bne.n	8003e54 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d001      	beq.n	8003e54 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e074      	b.n	8003f3e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2284      	movs	r2, #132	@ 0x84
 8003e58:	2100      	movs	r1, #0
 8003e5a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2221      	movs	r2, #33	@ 0x21
 8003e60:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e62:	f7fd ff27 	bl	8001cb4 <HAL_GetTick>
 8003e66:	0003      	movs	r3, r0
 8003e68:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	1dba      	adds	r2, r7, #6
 8003e6e:	2150      	movs	r1, #80	@ 0x50
 8003e70:	8812      	ldrh	r2, [r2, #0]
 8003e72:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1dba      	adds	r2, r7, #6
 8003e78:	2152      	movs	r1, #82	@ 0x52
 8003e7a:	8812      	ldrh	r2, [r2, #0]
 8003e7c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	2380      	movs	r3, #128	@ 0x80
 8003e84:	015b      	lsls	r3, r3, #5
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d108      	bne.n	8003e9c <HAL_UART_Transmit+0x94>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d104      	bne.n	8003e9c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	61bb      	str	r3, [r7, #24]
 8003e9a:	e003      	b.n	8003ea4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ea4:	e02f      	b.n	8003f06 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	9300      	str	r3, [sp, #0]
 8003eae:	0013      	movs	r3, r2
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2180      	movs	r1, #128	@ 0x80
 8003eb4:	f000 ff4a 	bl	8004d4c <UART_WaitOnFlagUntilTimeout>
 8003eb8:	1e03      	subs	r3, r0, #0
 8003eba:	d004      	beq.n	8003ec6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e03b      	b.n	8003f3e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10b      	bne.n	8003ee4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	881b      	ldrh	r3, [r3, #0]
 8003ed0:	001a      	movs	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	05d2      	lsls	r2, r2, #23
 8003ed8:	0dd2      	lsrs	r2, r2, #23
 8003eda:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	3302      	adds	r3, #2
 8003ee0:	61bb      	str	r3, [r7, #24]
 8003ee2:	e007      	b.n	8003ef4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	781a      	ldrb	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2252      	movs	r2, #82	@ 0x52
 8003ef8:	5a9b      	ldrh	r3, [r3, r2]
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b299      	uxth	r1, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2252      	movs	r2, #82	@ 0x52
 8003f04:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2252      	movs	r2, #82	@ 0x52
 8003f0a:	5a9b      	ldrh	r3, [r3, r2]
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1c9      	bne.n	8003ea6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	0013      	movs	r3, r2
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2140      	movs	r1, #64	@ 0x40
 8003f20:	f000 ff14 	bl	8004d4c <UART_WaitOnFlagUntilTimeout>
 8003f24:	1e03      	subs	r3, r0, #0
 8003f26:	d004      	beq.n	8003f32 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e005      	b.n	8003f3e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2220      	movs	r2, #32
 8003f36:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	e000      	b.n	8003f3e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003f3c:	2302      	movs	r3, #2
  }
}
 8003f3e:	0018      	movs	r0, r3
 8003f40:	46bd      	mov	sp, r7
 8003f42:	b008      	add	sp, #32
 8003f44:	bd80      	pop	{r7, pc}
	...

08003f48 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b088      	sub	sp, #32
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	1dbb      	adds	r3, r7, #6
 8003f54:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2280      	movs	r2, #128	@ 0x80
 8003f5a:	589b      	ldr	r3, [r3, r2]
 8003f5c:	2b20      	cmp	r3, #32
 8003f5e:	d14a      	bne.n	8003ff6 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_UART_Receive_IT+0x26>
 8003f66:	1dbb      	adds	r3, r7, #6
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e042      	b.n	8003ff8 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	2380      	movs	r3, #128	@ 0x80
 8003f78:	015b      	lsls	r3, r3, #5
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d109      	bne.n	8003f92 <HAL_UART_Receive_IT+0x4a>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d105      	bne.n	8003f92 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d001      	beq.n	8003f92 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e032      	b.n	8003ff8 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a18      	ldr	r2, [pc, #96]	@ (8004000 <HAL_UART_Receive_IT+0xb8>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d020      	beq.n	8003fe4 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	2380      	movs	r3, #128	@ 0x80
 8003faa:	041b      	lsls	r3, r3, #16
 8003fac:	4013      	ands	r3, r2
 8003fae:	d019      	beq.n	8003fe4 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb4:	613b      	str	r3, [r7, #16]
  return(result);
 8003fb6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003fb8:	61fb      	str	r3, [r7, #28]
 8003fba:	2301      	movs	r3, #1
 8003fbc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f383 8810 	msr	PRIMASK, r3
}
 8003fc4:	46c0      	nop			@ (mov r8, r8)
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2180      	movs	r1, #128	@ 0x80
 8003fd2:	04c9      	lsls	r1, r1, #19
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	f383 8810 	msr	PRIMASK, r3
}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003fe4:	1dbb      	adds	r3, r7, #6
 8003fe6:	881a      	ldrh	r2, [r3, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	0018      	movs	r0, r3
 8003fee:	f000 ff17 	bl	8004e20 <UART_Start_Receive_IT>
 8003ff2:	0003      	movs	r3, r0
 8003ff4:	e000      	b.n	8003ff8 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8003ff6:	2302      	movs	r3, #2
  }
}
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b008      	add	sp, #32
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40004800 	.word	0x40004800

08004004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004004:	b590      	push	{r4, r7, lr}
 8004006:	b0ab      	sub	sp, #172	@ 0xac
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	22a4      	movs	r2, #164	@ 0xa4
 8004014:	18b9      	adds	r1, r7, r2
 8004016:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	20a0      	movs	r0, #160	@ 0xa0
 8004020:	1839      	adds	r1, r7, r0
 8004022:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	219c      	movs	r1, #156	@ 0x9c
 800402c:	1879      	adds	r1, r7, r1
 800402e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004030:	0011      	movs	r1, r2
 8004032:	18bb      	adds	r3, r7, r2
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a99      	ldr	r2, [pc, #612]	@ (800429c <HAL_UART_IRQHandler+0x298>)
 8004038:	4013      	ands	r3, r2
 800403a:	2298      	movs	r2, #152	@ 0x98
 800403c:	18bc      	adds	r4, r7, r2
 800403e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004040:	18bb      	adds	r3, r7, r2
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d114      	bne.n	8004072 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004048:	187b      	adds	r3, r7, r1
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2220      	movs	r2, #32
 800404e:	4013      	ands	r3, r2
 8004050:	d00f      	beq.n	8004072 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004052:	183b      	adds	r3, r7, r0
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2220      	movs	r2, #32
 8004058:	4013      	ands	r3, r2
 800405a:	d00a      	beq.n	8004072 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004060:	2b00      	cmp	r3, #0
 8004062:	d100      	bne.n	8004066 <HAL_UART_IRQHandler+0x62>
 8004064:	e2a0      	b.n	80045a8 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	0010      	movs	r0, r2
 800406e:	4798      	blx	r3
      }
      return;
 8004070:	e29a      	b.n	80045a8 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004072:	2398      	movs	r3, #152	@ 0x98
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d100      	bne.n	800407e <HAL_UART_IRQHandler+0x7a>
 800407c:	e114      	b.n	80042a8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800407e:	239c      	movs	r3, #156	@ 0x9c
 8004080:	18fb      	adds	r3, r7, r3
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2201      	movs	r2, #1
 8004086:	4013      	ands	r3, r2
 8004088:	d106      	bne.n	8004098 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800408a:	23a0      	movs	r3, #160	@ 0xa0
 800408c:	18fb      	adds	r3, r7, r3
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a83      	ldr	r2, [pc, #524]	@ (80042a0 <HAL_UART_IRQHandler+0x29c>)
 8004092:	4013      	ands	r3, r2
 8004094:	d100      	bne.n	8004098 <HAL_UART_IRQHandler+0x94>
 8004096:	e107      	b.n	80042a8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004098:	23a4      	movs	r3, #164	@ 0xa4
 800409a:	18fb      	adds	r3, r7, r3
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2201      	movs	r2, #1
 80040a0:	4013      	ands	r3, r2
 80040a2:	d012      	beq.n	80040ca <HAL_UART_IRQHandler+0xc6>
 80040a4:	23a0      	movs	r3, #160	@ 0xa0
 80040a6:	18fb      	adds	r3, r7, r3
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	2380      	movs	r3, #128	@ 0x80
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	4013      	ands	r3, r2
 80040b0:	d00b      	beq.n	80040ca <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2201      	movs	r2, #1
 80040b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2284      	movs	r2, #132	@ 0x84
 80040be:	589b      	ldr	r3, [r3, r2]
 80040c0:	2201      	movs	r2, #1
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2184      	movs	r1, #132	@ 0x84
 80040c8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040ca:	23a4      	movs	r3, #164	@ 0xa4
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2202      	movs	r2, #2
 80040d2:	4013      	ands	r3, r2
 80040d4:	d011      	beq.n	80040fa <HAL_UART_IRQHandler+0xf6>
 80040d6:	239c      	movs	r3, #156	@ 0x9c
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2201      	movs	r2, #1
 80040de:	4013      	ands	r3, r2
 80040e0:	d00b      	beq.n	80040fa <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2202      	movs	r2, #2
 80040e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2284      	movs	r2, #132	@ 0x84
 80040ee:	589b      	ldr	r3, [r3, r2]
 80040f0:	2204      	movs	r2, #4
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2184      	movs	r1, #132	@ 0x84
 80040f8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040fa:	23a4      	movs	r3, #164	@ 0xa4
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2204      	movs	r2, #4
 8004102:	4013      	ands	r3, r2
 8004104:	d011      	beq.n	800412a <HAL_UART_IRQHandler+0x126>
 8004106:	239c      	movs	r3, #156	@ 0x9c
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2201      	movs	r2, #1
 800410e:	4013      	ands	r3, r2
 8004110:	d00b      	beq.n	800412a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2204      	movs	r2, #4
 8004118:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2284      	movs	r2, #132	@ 0x84
 800411e:	589b      	ldr	r3, [r3, r2]
 8004120:	2202      	movs	r2, #2
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2184      	movs	r1, #132	@ 0x84
 8004128:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800412a:	23a4      	movs	r3, #164	@ 0xa4
 800412c:	18fb      	adds	r3, r7, r3
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2208      	movs	r2, #8
 8004132:	4013      	ands	r3, r2
 8004134:	d017      	beq.n	8004166 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004136:	23a0      	movs	r3, #160	@ 0xa0
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2220      	movs	r2, #32
 800413e:	4013      	ands	r3, r2
 8004140:	d105      	bne.n	800414e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004142:	239c      	movs	r3, #156	@ 0x9c
 8004144:	18fb      	adds	r3, r7, r3
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2201      	movs	r2, #1
 800414a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800414c:	d00b      	beq.n	8004166 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2208      	movs	r2, #8
 8004154:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2284      	movs	r2, #132	@ 0x84
 800415a:	589b      	ldr	r3, [r3, r2]
 800415c:	2208      	movs	r2, #8
 800415e:	431a      	orrs	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2184      	movs	r1, #132	@ 0x84
 8004164:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004166:	23a4      	movs	r3, #164	@ 0xa4
 8004168:	18fb      	adds	r3, r7, r3
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	2380      	movs	r3, #128	@ 0x80
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	4013      	ands	r3, r2
 8004172:	d013      	beq.n	800419c <HAL_UART_IRQHandler+0x198>
 8004174:	23a0      	movs	r3, #160	@ 0xa0
 8004176:	18fb      	adds	r3, r7, r3
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	2380      	movs	r3, #128	@ 0x80
 800417c:	04db      	lsls	r3, r3, #19
 800417e:	4013      	ands	r3, r2
 8004180:	d00c      	beq.n	800419c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2280      	movs	r2, #128	@ 0x80
 8004188:	0112      	lsls	r2, r2, #4
 800418a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2284      	movs	r2, #132	@ 0x84
 8004190:	589b      	ldr	r3, [r3, r2]
 8004192:	2220      	movs	r2, #32
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2184      	movs	r1, #132	@ 0x84
 800419a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2284      	movs	r2, #132	@ 0x84
 80041a0:	589b      	ldr	r3, [r3, r2]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d100      	bne.n	80041a8 <HAL_UART_IRQHandler+0x1a4>
 80041a6:	e201      	b.n	80045ac <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80041a8:	23a4      	movs	r3, #164	@ 0xa4
 80041aa:	18fb      	adds	r3, r7, r3
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2220      	movs	r2, #32
 80041b0:	4013      	ands	r3, r2
 80041b2:	d00e      	beq.n	80041d2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041b4:	23a0      	movs	r3, #160	@ 0xa0
 80041b6:	18fb      	adds	r3, r7, r3
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2220      	movs	r2, #32
 80041bc:	4013      	ands	r3, r2
 80041be:	d008      	beq.n	80041d2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d004      	beq.n	80041d2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	0010      	movs	r0, r2
 80041d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2284      	movs	r2, #132	@ 0x84
 80041d6:	589b      	ldr	r3, [r3, r2]
 80041d8:	2194      	movs	r1, #148	@ 0x94
 80041da:	187a      	adds	r2, r7, r1
 80041dc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2240      	movs	r2, #64	@ 0x40
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b40      	cmp	r3, #64	@ 0x40
 80041ea:	d004      	beq.n	80041f6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041ec:	187b      	adds	r3, r7, r1
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2228      	movs	r2, #40	@ 0x28
 80041f2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041f4:	d047      	beq.n	8004286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	0018      	movs	r0, r3
 80041fa:	f000 fedb 	bl	8004fb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	2240      	movs	r2, #64	@ 0x40
 8004206:	4013      	ands	r3, r2
 8004208:	2b40      	cmp	r3, #64	@ 0x40
 800420a:	d137      	bne.n	800427c <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800420c:	f3ef 8310 	mrs	r3, PRIMASK
 8004210:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004214:	2090      	movs	r0, #144	@ 0x90
 8004216:	183a      	adds	r2, r7, r0
 8004218:	6013      	str	r3, [r2, #0]
 800421a:	2301      	movs	r3, #1
 800421c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004220:	f383 8810 	msr	PRIMASK, r3
}
 8004224:	46c0      	nop			@ (mov r8, r8)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	689a      	ldr	r2, [r3, #8]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2140      	movs	r1, #64	@ 0x40
 8004232:	438a      	bics	r2, r1
 8004234:	609a      	str	r2, [r3, #8]
 8004236:	183b      	adds	r3, r7, r0
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800423e:	f383 8810 	msr	PRIMASK, r3
}
 8004242:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004248:	2b00      	cmp	r3, #0
 800424a:	d012      	beq.n	8004272 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004250:	4a14      	ldr	r2, [pc, #80]	@ (80042a4 <HAL_UART_IRQHandler+0x2a0>)
 8004252:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004258:	0018      	movs	r0, r3
 800425a:	f7fe f9f5 	bl	8002648 <HAL_DMA_Abort_IT>
 800425e:	1e03      	subs	r3, r0, #0
 8004260:	d01a      	beq.n	8004298 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004266:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800426c:	0018      	movs	r0, r3
 800426e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004270:	e012      	b.n	8004298 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	0018      	movs	r0, r3
 8004276:	f000 f9af 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427a:	e00d      	b.n	8004298 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	0018      	movs	r0, r3
 8004280:	f000 f9aa 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004284:	e008      	b.n	8004298 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	0018      	movs	r0, r3
 800428a:	f000 f9a5 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2284      	movs	r2, #132	@ 0x84
 8004292:	2100      	movs	r1, #0
 8004294:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004296:	e189      	b.n	80045ac <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004298:	46c0      	nop			@ (mov r8, r8)
    return;
 800429a:	e187      	b.n	80045ac <HAL_UART_IRQHandler+0x5a8>
 800429c:	0000080f 	.word	0x0000080f
 80042a0:	04000120 	.word	0x04000120
 80042a4:	0800507d 	.word	0x0800507d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d000      	beq.n	80042b2 <HAL_UART_IRQHandler+0x2ae>
 80042b0:	e13b      	b.n	800452a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80042b2:	23a4      	movs	r3, #164	@ 0xa4
 80042b4:	18fb      	adds	r3, r7, r3
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2210      	movs	r2, #16
 80042ba:	4013      	ands	r3, r2
 80042bc:	d100      	bne.n	80042c0 <HAL_UART_IRQHandler+0x2bc>
 80042be:	e134      	b.n	800452a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80042c0:	23a0      	movs	r3, #160	@ 0xa0
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2210      	movs	r2, #16
 80042c8:	4013      	ands	r3, r2
 80042ca:	d100      	bne.n	80042ce <HAL_UART_IRQHandler+0x2ca>
 80042cc:	e12d      	b.n	800452a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2210      	movs	r2, #16
 80042d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2240      	movs	r2, #64	@ 0x40
 80042de:	4013      	ands	r3, r2
 80042e0:	2b40      	cmp	r3, #64	@ 0x40
 80042e2:	d000      	beq.n	80042e6 <HAL_UART_IRQHandler+0x2e2>
 80042e4:	e0a1      	b.n	800442a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	217e      	movs	r1, #126	@ 0x7e
 80042f0:	187b      	adds	r3, r7, r1
 80042f2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80042f4:	187b      	adds	r3, r7, r1
 80042f6:	881b      	ldrh	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d100      	bne.n	80042fe <HAL_UART_IRQHandler+0x2fa>
 80042fc:	e158      	b.n	80045b0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2258      	movs	r2, #88	@ 0x58
 8004302:	5a9b      	ldrh	r3, [r3, r2]
 8004304:	187a      	adds	r2, r7, r1
 8004306:	8812      	ldrh	r2, [r2, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d300      	bcc.n	800430e <HAL_UART_IRQHandler+0x30a>
 800430c:	e150      	b.n	80045b0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	187a      	adds	r2, r7, r1
 8004312:	215a      	movs	r1, #90	@ 0x5a
 8004314:	8812      	ldrh	r2, [r2, #0]
 8004316:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2220      	movs	r2, #32
 8004322:	4013      	ands	r3, r2
 8004324:	d16f      	bne.n	8004406 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004326:	f3ef 8310 	mrs	r3, PRIMASK
 800432a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800432c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800432e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004330:	2301      	movs	r3, #1
 8004332:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004336:	f383 8810 	msr	PRIMASK, r3
}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	499e      	ldr	r1, [pc, #632]	@ (80045c0 <HAL_UART_IRQHandler+0x5bc>)
 8004348:	400a      	ands	r2, r1
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800434e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004352:	f383 8810 	msr	PRIMASK, r3
}
 8004356:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004358:	f3ef 8310 	mrs	r3, PRIMASK
 800435c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800435e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004360:	677b      	str	r3, [r7, #116]	@ 0x74
 8004362:	2301      	movs	r3, #1
 8004364:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004368:	f383 8810 	msr	PRIMASK, r3
}
 800436c:	46c0      	nop			@ (mov r8, r8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2101      	movs	r1, #1
 800437a:	438a      	bics	r2, r1
 800437c:	609a      	str	r2, [r3, #8]
 800437e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004380:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004384:	f383 8810 	msr	PRIMASK, r3
}
 8004388:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800438a:	f3ef 8310 	mrs	r3, PRIMASK
 800438e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004392:	673b      	str	r3, [r7, #112]	@ 0x70
 8004394:	2301      	movs	r3, #1
 8004396:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800439a:	f383 8810 	msr	PRIMASK, r3
}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2140      	movs	r1, #64	@ 0x40
 80043ac:	438a      	bics	r2, r1
 80043ae:	609a      	str	r2, [r3, #8]
 80043b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043b2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043b6:	f383 8810 	msr	PRIMASK, r3
}
 80043ba:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2280      	movs	r2, #128	@ 0x80
 80043c0:	2120      	movs	r1, #32
 80043c2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ca:	f3ef 8310 	mrs	r3, PRIMASK
 80043ce:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80043d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043d4:	2301      	movs	r3, #1
 80043d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043da:	f383 8810 	msr	PRIMASK, r3
}
 80043de:	46c0      	nop			@ (mov r8, r8)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2110      	movs	r1, #16
 80043ec:	438a      	bics	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043f6:	f383 8810 	msr	PRIMASK, r3
}
 80043fa:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004400:	0018      	movs	r0, r3
 8004402:	f7fe f8e1 	bl	80025c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2258      	movs	r2, #88	@ 0x58
 8004410:	5a9a      	ldrh	r2, [r3, r2]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	215a      	movs	r1, #90	@ 0x5a
 8004416:	5a5b      	ldrh	r3, [r3, r1]
 8004418:	b29b      	uxth	r3, r3
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	b29a      	uxth	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	0011      	movs	r1, r2
 8004422:	0018      	movs	r0, r3
 8004424:	f000 f8e0 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004428:	e0c2      	b.n	80045b0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2258      	movs	r2, #88	@ 0x58
 800442e:	5a99      	ldrh	r1, [r3, r2]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	225a      	movs	r2, #90	@ 0x5a
 8004434:	5a9b      	ldrh	r3, [r3, r2]
 8004436:	b29a      	uxth	r2, r3
 8004438:	208e      	movs	r0, #142	@ 0x8e
 800443a:	183b      	adds	r3, r7, r0
 800443c:	1a8a      	subs	r2, r1, r2
 800443e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	225a      	movs	r2, #90	@ 0x5a
 8004444:	5a9b      	ldrh	r3, [r3, r2]
 8004446:	b29b      	uxth	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d100      	bne.n	800444e <HAL_UART_IRQHandler+0x44a>
 800444c:	e0b2      	b.n	80045b4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800444e:	183b      	adds	r3, r7, r0
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d100      	bne.n	8004458 <HAL_UART_IRQHandler+0x454>
 8004456:	e0ad      	b.n	80045b4 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004458:	f3ef 8310 	mrs	r3, PRIMASK
 800445c:	60fb      	str	r3, [r7, #12]
  return(result);
 800445e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004460:	2488      	movs	r4, #136	@ 0x88
 8004462:	193a      	adds	r2, r7, r4
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	2301      	movs	r3, #1
 8004468:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f383 8810 	msr	PRIMASK, r3
}
 8004470:	46c0      	nop			@ (mov r8, r8)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4951      	ldr	r1, [pc, #324]	@ (80045c4 <HAL_UART_IRQHandler+0x5c0>)
 800447e:	400a      	ands	r2, r1
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	193b      	adds	r3, r7, r4
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	f383 8810 	msr	PRIMASK, r3
}
 800448e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004490:	f3ef 8310 	mrs	r3, PRIMASK
 8004494:	61bb      	str	r3, [r7, #24]
  return(result);
 8004496:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004498:	2484      	movs	r4, #132	@ 0x84
 800449a:	193a      	adds	r2, r7, r4
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	2301      	movs	r3, #1
 80044a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	f383 8810 	msr	PRIMASK, r3
}
 80044a8:	46c0      	nop			@ (mov r8, r8)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2101      	movs	r1, #1
 80044b6:	438a      	bics	r2, r1
 80044b8:	609a      	str	r2, [r3, #8]
 80044ba:	193b      	adds	r3, r7, r4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	f383 8810 	msr	PRIMASK, r3
}
 80044c6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2280      	movs	r2, #128	@ 0x80
 80044cc:	2120      	movs	r1, #32
 80044ce:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044dc:	f3ef 8310 	mrs	r3, PRIMASK
 80044e0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80044e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e4:	2480      	movs	r4, #128	@ 0x80
 80044e6:	193a      	adds	r2, r7, r4
 80044e8:	6013      	str	r3, [r2, #0]
 80044ea:	2301      	movs	r3, #1
 80044ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f0:	f383 8810 	msr	PRIMASK, r3
}
 80044f4:	46c0      	nop			@ (mov r8, r8)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2110      	movs	r1, #16
 8004502:	438a      	bics	r2, r1
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	193b      	adds	r3, r7, r4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800450e:	f383 8810 	msr	PRIMASK, r3
}
 8004512:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800451a:	183b      	adds	r3, r7, r0
 800451c:	881a      	ldrh	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	0011      	movs	r1, r2
 8004522:	0018      	movs	r0, r3
 8004524:	f000 f860 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004528:	e044      	b.n	80045b4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800452a:	23a4      	movs	r3, #164	@ 0xa4
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	2380      	movs	r3, #128	@ 0x80
 8004532:	035b      	lsls	r3, r3, #13
 8004534:	4013      	ands	r3, r2
 8004536:	d010      	beq.n	800455a <HAL_UART_IRQHandler+0x556>
 8004538:	239c      	movs	r3, #156	@ 0x9c
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	2380      	movs	r3, #128	@ 0x80
 8004540:	03db      	lsls	r3, r3, #15
 8004542:	4013      	ands	r3, r2
 8004544:	d009      	beq.n	800455a <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2280      	movs	r2, #128	@ 0x80
 800454c:	0352      	lsls	r2, r2, #13
 800454e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	0018      	movs	r0, r3
 8004554:	f000 ff98 	bl	8005488 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004558:	e02f      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800455a:	23a4      	movs	r3, #164	@ 0xa4
 800455c:	18fb      	adds	r3, r7, r3
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2280      	movs	r2, #128	@ 0x80
 8004562:	4013      	ands	r3, r2
 8004564:	d00f      	beq.n	8004586 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004566:	23a0      	movs	r3, #160	@ 0xa0
 8004568:	18fb      	adds	r3, r7, r3
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2280      	movs	r2, #128	@ 0x80
 800456e:	4013      	ands	r3, r2
 8004570:	d009      	beq.n	8004586 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01e      	beq.n	80045b8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	0010      	movs	r0, r2
 8004582:	4798      	blx	r3
    }
    return;
 8004584:	e018      	b.n	80045b8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004586:	23a4      	movs	r3, #164	@ 0xa4
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2240      	movs	r2, #64	@ 0x40
 800458e:	4013      	ands	r3, r2
 8004590:	d013      	beq.n	80045ba <HAL_UART_IRQHandler+0x5b6>
 8004592:	23a0      	movs	r3, #160	@ 0xa0
 8004594:	18fb      	adds	r3, r7, r3
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2240      	movs	r2, #64	@ 0x40
 800459a:	4013      	ands	r3, r2
 800459c:	d00d      	beq.n	80045ba <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	0018      	movs	r0, r3
 80045a2:	f000 fd82 	bl	80050aa <UART_EndTransmit_IT>
    return;
 80045a6:	e008      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
      return;
 80045a8:	46c0      	nop			@ (mov r8, r8)
 80045aa:	e006      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
    return;
 80045ac:	46c0      	nop			@ (mov r8, r8)
 80045ae:	e004      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
      return;
 80045b0:	46c0      	nop			@ (mov r8, r8)
 80045b2:	e002      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
      return;
 80045b4:	46c0      	nop			@ (mov r8, r8)
 80045b6:	e000      	b.n	80045ba <HAL_UART_IRQHandler+0x5b6>
    return;
 80045b8:	46c0      	nop			@ (mov r8, r8)
  }

}
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b02b      	add	sp, #172	@ 0xac
 80045be:	bd90      	pop	{r4, r7, pc}
 80045c0:	fffffeff 	.word	0xfffffeff
 80045c4:	fffffedf 	.word	0xfffffedf

080045c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80045d0:	46c0      	nop			@ (mov r8, r8)
 80045d2:	46bd      	mov	sp, r7
 80045d4:	b002      	add	sp, #8
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045e0:	46c0      	nop			@ (mov r8, r8)
 80045e2:	46bd      	mov	sp, r7
 80045e4:	b002      	add	sp, #8
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	000a      	movs	r2, r1
 80045f2:	1cbb      	adds	r3, r7, #2
 80045f4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045f6:	46c0      	nop			@ (mov r8, r8)
 80045f8:	46bd      	mov	sp, r7
 80045fa:	b002      	add	sp, #8
 80045fc:	bd80      	pop	{r7, pc}
	...

08004600 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004600:	b5b0      	push	{r4, r5, r7, lr}
 8004602:	b08e      	sub	sp, #56	@ 0x38
 8004604:	af00      	add	r7, sp, #0
 8004606:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004608:	231a      	movs	r3, #26
 800460a:	2218      	movs	r2, #24
 800460c:	189b      	adds	r3, r3, r2
 800460e:	19db      	adds	r3, r3, r7
 8004610:	2200      	movs	r2, #0
 8004612:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	431a      	orrs	r2, r3
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	431a      	orrs	r2, r3
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	69db      	ldr	r3, [r3, #28]
 8004628:	4313      	orrs	r3, r2
 800462a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4ab4      	ldr	r2, [pc, #720]	@ (8004904 <UART_SetConfig+0x304>)
 8004634:	4013      	ands	r3, r2
 8004636:	0019      	movs	r1, r3
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800463e:	430a      	orrs	r2, r1
 8004640:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	4aaf      	ldr	r2, [pc, #700]	@ (8004908 <UART_SetConfig+0x308>)
 800464a:	4013      	ands	r3, r2
 800464c:	0019      	movs	r1, r3
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4aa9      	ldr	r2, [pc, #676]	@ (800490c <UART_SetConfig+0x30c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d004      	beq.n	8004674 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004670:	4313      	orrs	r3, r2
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	4aa5      	ldr	r2, [pc, #660]	@ (8004910 <UART_SetConfig+0x310>)
 800467c:	4013      	ands	r3, r2
 800467e:	0019      	movs	r1, r3
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004686:	430a      	orrs	r2, r1
 8004688:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4aa1      	ldr	r2, [pc, #644]	@ (8004914 <UART_SetConfig+0x314>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d131      	bne.n	80046f8 <UART_SetConfig+0xf8>
 8004694:	4ba0      	ldr	r3, [pc, #640]	@ (8004918 <UART_SetConfig+0x318>)
 8004696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004698:	220c      	movs	r2, #12
 800469a:	4013      	ands	r3, r2
 800469c:	2b0c      	cmp	r3, #12
 800469e:	d01d      	beq.n	80046dc <UART_SetConfig+0xdc>
 80046a0:	d823      	bhi.n	80046ea <UART_SetConfig+0xea>
 80046a2:	2b08      	cmp	r3, #8
 80046a4:	d00c      	beq.n	80046c0 <UART_SetConfig+0xc0>
 80046a6:	d820      	bhi.n	80046ea <UART_SetConfig+0xea>
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <UART_SetConfig+0xb2>
 80046ac:	2b04      	cmp	r3, #4
 80046ae:	d00e      	beq.n	80046ce <UART_SetConfig+0xce>
 80046b0:	e01b      	b.n	80046ea <UART_SetConfig+0xea>
 80046b2:	231b      	movs	r3, #27
 80046b4:	2218      	movs	r2, #24
 80046b6:	189b      	adds	r3, r3, r2
 80046b8:	19db      	adds	r3, r3, r7
 80046ba:	2200      	movs	r2, #0
 80046bc:	701a      	strb	r2, [r3, #0]
 80046be:	e065      	b.n	800478c <UART_SetConfig+0x18c>
 80046c0:	231b      	movs	r3, #27
 80046c2:	2218      	movs	r2, #24
 80046c4:	189b      	adds	r3, r3, r2
 80046c6:	19db      	adds	r3, r3, r7
 80046c8:	2202      	movs	r2, #2
 80046ca:	701a      	strb	r2, [r3, #0]
 80046cc:	e05e      	b.n	800478c <UART_SetConfig+0x18c>
 80046ce:	231b      	movs	r3, #27
 80046d0:	2218      	movs	r2, #24
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	19db      	adds	r3, r3, r7
 80046d6:	2204      	movs	r2, #4
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	e057      	b.n	800478c <UART_SetConfig+0x18c>
 80046dc:	231b      	movs	r3, #27
 80046de:	2218      	movs	r2, #24
 80046e0:	189b      	adds	r3, r3, r2
 80046e2:	19db      	adds	r3, r3, r7
 80046e4:	2208      	movs	r2, #8
 80046e6:	701a      	strb	r2, [r3, #0]
 80046e8:	e050      	b.n	800478c <UART_SetConfig+0x18c>
 80046ea:	231b      	movs	r3, #27
 80046ec:	2218      	movs	r2, #24
 80046ee:	189b      	adds	r3, r3, r2
 80046f0:	19db      	adds	r3, r3, r7
 80046f2:	2210      	movs	r2, #16
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	e049      	b.n	800478c <UART_SetConfig+0x18c>
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a83      	ldr	r2, [pc, #524]	@ (800490c <UART_SetConfig+0x30c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d13e      	bne.n	8004780 <UART_SetConfig+0x180>
 8004702:	4b85      	ldr	r3, [pc, #532]	@ (8004918 <UART_SetConfig+0x318>)
 8004704:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004706:	23c0      	movs	r3, #192	@ 0xc0
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	4013      	ands	r3, r2
 800470c:	22c0      	movs	r2, #192	@ 0xc0
 800470e:	0112      	lsls	r2, r2, #4
 8004710:	4293      	cmp	r3, r2
 8004712:	d027      	beq.n	8004764 <UART_SetConfig+0x164>
 8004714:	22c0      	movs	r2, #192	@ 0xc0
 8004716:	0112      	lsls	r2, r2, #4
 8004718:	4293      	cmp	r3, r2
 800471a:	d82a      	bhi.n	8004772 <UART_SetConfig+0x172>
 800471c:	2280      	movs	r2, #128	@ 0x80
 800471e:	0112      	lsls	r2, r2, #4
 8004720:	4293      	cmp	r3, r2
 8004722:	d011      	beq.n	8004748 <UART_SetConfig+0x148>
 8004724:	2280      	movs	r2, #128	@ 0x80
 8004726:	0112      	lsls	r2, r2, #4
 8004728:	4293      	cmp	r3, r2
 800472a:	d822      	bhi.n	8004772 <UART_SetConfig+0x172>
 800472c:	2b00      	cmp	r3, #0
 800472e:	d004      	beq.n	800473a <UART_SetConfig+0x13a>
 8004730:	2280      	movs	r2, #128	@ 0x80
 8004732:	00d2      	lsls	r2, r2, #3
 8004734:	4293      	cmp	r3, r2
 8004736:	d00e      	beq.n	8004756 <UART_SetConfig+0x156>
 8004738:	e01b      	b.n	8004772 <UART_SetConfig+0x172>
 800473a:	231b      	movs	r3, #27
 800473c:	2218      	movs	r2, #24
 800473e:	189b      	adds	r3, r3, r2
 8004740:	19db      	adds	r3, r3, r7
 8004742:	2200      	movs	r2, #0
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e021      	b.n	800478c <UART_SetConfig+0x18c>
 8004748:	231b      	movs	r3, #27
 800474a:	2218      	movs	r2, #24
 800474c:	189b      	adds	r3, r3, r2
 800474e:	19db      	adds	r3, r3, r7
 8004750:	2202      	movs	r2, #2
 8004752:	701a      	strb	r2, [r3, #0]
 8004754:	e01a      	b.n	800478c <UART_SetConfig+0x18c>
 8004756:	231b      	movs	r3, #27
 8004758:	2218      	movs	r2, #24
 800475a:	189b      	adds	r3, r3, r2
 800475c:	19db      	adds	r3, r3, r7
 800475e:	2204      	movs	r2, #4
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	e013      	b.n	800478c <UART_SetConfig+0x18c>
 8004764:	231b      	movs	r3, #27
 8004766:	2218      	movs	r2, #24
 8004768:	189b      	adds	r3, r3, r2
 800476a:	19db      	adds	r3, r3, r7
 800476c:	2208      	movs	r2, #8
 800476e:	701a      	strb	r2, [r3, #0]
 8004770:	e00c      	b.n	800478c <UART_SetConfig+0x18c>
 8004772:	231b      	movs	r3, #27
 8004774:	2218      	movs	r2, #24
 8004776:	189b      	adds	r3, r3, r2
 8004778:	19db      	adds	r3, r3, r7
 800477a:	2210      	movs	r2, #16
 800477c:	701a      	strb	r2, [r3, #0]
 800477e:	e005      	b.n	800478c <UART_SetConfig+0x18c>
 8004780:	231b      	movs	r3, #27
 8004782:	2218      	movs	r2, #24
 8004784:	189b      	adds	r3, r3, r2
 8004786:	19db      	adds	r3, r3, r7
 8004788:	2210      	movs	r2, #16
 800478a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a5e      	ldr	r2, [pc, #376]	@ (800490c <UART_SetConfig+0x30c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d000      	beq.n	8004798 <UART_SetConfig+0x198>
 8004796:	e084      	b.n	80048a2 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004798:	231b      	movs	r3, #27
 800479a:	2218      	movs	r2, #24
 800479c:	189b      	adds	r3, r3, r2
 800479e:	19db      	adds	r3, r3, r7
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	2b08      	cmp	r3, #8
 80047a4:	d01d      	beq.n	80047e2 <UART_SetConfig+0x1e2>
 80047a6:	dc20      	bgt.n	80047ea <UART_SetConfig+0x1ea>
 80047a8:	2b04      	cmp	r3, #4
 80047aa:	d015      	beq.n	80047d8 <UART_SetConfig+0x1d8>
 80047ac:	dc1d      	bgt.n	80047ea <UART_SetConfig+0x1ea>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <UART_SetConfig+0x1b8>
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d005      	beq.n	80047c2 <UART_SetConfig+0x1c2>
 80047b6:	e018      	b.n	80047ea <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047b8:	f7fe fed4 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 80047bc:	0003      	movs	r3, r0
 80047be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047c0:	e01c      	b.n	80047fc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047c2:	4b55      	ldr	r3, [pc, #340]	@ (8004918 <UART_SetConfig+0x318>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2210      	movs	r2, #16
 80047c8:	4013      	ands	r3, r2
 80047ca:	d002      	beq.n	80047d2 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80047cc:	4b53      	ldr	r3, [pc, #332]	@ (800491c <UART_SetConfig+0x31c>)
 80047ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80047d0:	e014      	b.n	80047fc <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80047d2:	4b53      	ldr	r3, [pc, #332]	@ (8004920 <UART_SetConfig+0x320>)
 80047d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047d6:	e011      	b.n	80047fc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047d8:	f7fe fe14 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80047dc:	0003      	movs	r3, r0
 80047de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047e0:	e00c      	b.n	80047fc <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047e2:	2380      	movs	r3, #128	@ 0x80
 80047e4:	021b      	lsls	r3, r3, #8
 80047e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80047e8:	e008      	b.n	80047fc <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80047ee:	231a      	movs	r3, #26
 80047f0:	2218      	movs	r2, #24
 80047f2:	189b      	adds	r3, r3, r2
 80047f4:	19db      	adds	r3, r3, r7
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]
        break;
 80047fa:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d100      	bne.n	8004804 <UART_SetConfig+0x204>
 8004802:	e12f      	b.n	8004a64 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	0013      	movs	r3, r2
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	189b      	adds	r3, r3, r2
 800480e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004810:	429a      	cmp	r2, r3
 8004812:	d305      	bcc.n	8004820 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800481a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800481c:	429a      	cmp	r2, r3
 800481e:	d906      	bls.n	800482e <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8004820:	231a      	movs	r3, #26
 8004822:	2218      	movs	r2, #24
 8004824:	189b      	adds	r3, r3, r2
 8004826:	19db      	adds	r3, r3, r7
 8004828:	2201      	movs	r2, #1
 800482a:	701a      	strb	r2, [r3, #0]
 800482c:	e11a      	b.n	8004a64 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800482e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]
 8004836:	6939      	ldr	r1, [r7, #16]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	000b      	movs	r3, r1
 800483c:	0e1b      	lsrs	r3, r3, #24
 800483e:	0010      	movs	r0, r2
 8004840:	0205      	lsls	r5, r0, #8
 8004842:	431d      	orrs	r5, r3
 8004844:	000b      	movs	r3, r1
 8004846:	021c      	lsls	r4, r3, #8
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	085b      	lsrs	r3, r3, #1
 800484e:	60bb      	str	r3, [r7, #8]
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]
 8004854:	68b8      	ldr	r0, [r7, #8]
 8004856:	68f9      	ldr	r1, [r7, #12]
 8004858:	1900      	adds	r0, r0, r4
 800485a:	4169      	adcs	r1, r5
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	603b      	str	r3, [r7, #0]
 8004862:	2300      	movs	r3, #0
 8004864:	607b      	str	r3, [r7, #4]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f7fb fcd9 	bl	8000220 <__aeabi_uldivmod>
 800486e:	0002      	movs	r2, r0
 8004870:	000b      	movs	r3, r1
 8004872:	0013      	movs	r3, r2
 8004874:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004876:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004878:	23c0      	movs	r3, #192	@ 0xc0
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	429a      	cmp	r2, r3
 800487e:	d309      	bcc.n	8004894 <UART_SetConfig+0x294>
 8004880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004882:	2380      	movs	r3, #128	@ 0x80
 8004884:	035b      	lsls	r3, r3, #13
 8004886:	429a      	cmp	r2, r3
 8004888:	d204      	bcs.n	8004894 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004890:	60da      	str	r2, [r3, #12]
 8004892:	e0e7      	b.n	8004a64 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8004894:	231a      	movs	r3, #26
 8004896:	2218      	movs	r2, #24
 8004898:	189b      	adds	r3, r3, r2
 800489a:	19db      	adds	r3, r3, r7
 800489c:	2201      	movs	r2, #1
 800489e:	701a      	strb	r2, [r3, #0]
 80048a0:	e0e0      	b.n	8004a64 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	69da      	ldr	r2, [r3, #28]
 80048a6:	2380      	movs	r3, #128	@ 0x80
 80048a8:	021b      	lsls	r3, r3, #8
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d000      	beq.n	80048b0 <UART_SetConfig+0x2b0>
 80048ae:	e082      	b.n	80049b6 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 80048b0:	231b      	movs	r3, #27
 80048b2:	2218      	movs	r2, #24
 80048b4:	189b      	adds	r3, r3, r2
 80048b6:	19db      	adds	r3, r3, r7
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d834      	bhi.n	8004928 <UART_SetConfig+0x328>
 80048be:	009a      	lsls	r2, r3, #2
 80048c0:	4b18      	ldr	r3, [pc, #96]	@ (8004924 <UART_SetConfig+0x324>)
 80048c2:	18d3      	adds	r3, r2, r3
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048c8:	f7fe fe4c 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 80048cc:	0003      	movs	r3, r0
 80048ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80048d0:	e033      	b.n	800493a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048d2:	f7fe fe5d 	bl	8003590 <HAL_RCC_GetPCLK2Freq>
 80048d6:	0003      	movs	r3, r0
 80048d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80048da:	e02e      	b.n	800493a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004918 <UART_SetConfig+0x318>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2210      	movs	r2, #16
 80048e2:	4013      	ands	r3, r2
 80048e4:	d002      	beq.n	80048ec <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80048e6:	4b0d      	ldr	r3, [pc, #52]	@ (800491c <UART_SetConfig+0x31c>)
 80048e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80048ea:	e026      	b.n	800493a <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 80048ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <UART_SetConfig+0x320>)
 80048ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80048f0:	e023      	b.n	800493a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f2:	f7fe fd87 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80048f6:	0003      	movs	r3, r0
 80048f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80048fa:	e01e      	b.n	800493a <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fc:	2380      	movs	r3, #128	@ 0x80
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004902:	e01a      	b.n	800493a <UART_SetConfig+0x33a>
 8004904:	efff69f3 	.word	0xefff69f3
 8004908:	ffffcfff 	.word	0xffffcfff
 800490c:	40004800 	.word	0x40004800
 8004910:	fffff4ff 	.word	0xfffff4ff
 8004914:	40004400 	.word	0x40004400
 8004918:	40021000 	.word	0x40021000
 800491c:	003d0900 	.word	0x003d0900
 8004920:	00f42400 	.word	0x00f42400
 8004924:	0800552c 	.word	0x0800552c
      default:
        pclk = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800492c:	231a      	movs	r3, #26
 800492e:	2218      	movs	r2, #24
 8004930:	189b      	adds	r3, r3, r2
 8004932:	19db      	adds	r3, r3, r7
 8004934:	2201      	movs	r2, #1
 8004936:	701a      	strb	r2, [r3, #0]
        break;
 8004938:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800493a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493c:	2b00      	cmp	r3, #0
 800493e:	d100      	bne.n	8004942 <UART_SetConfig+0x342>
 8004940:	e090      	b.n	8004a64 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004944:	005a      	lsls	r2, r3, #1
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	085b      	lsrs	r3, r3, #1
 800494c:	18d2      	adds	r2, r2, r3
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	0019      	movs	r1, r3
 8004954:	0010      	movs	r0, r2
 8004956:	f7fb fbd7 	bl	8000108 <__udivsi3>
 800495a:	0003      	movs	r3, r0
 800495c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800495e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004960:	2b0f      	cmp	r3, #15
 8004962:	d921      	bls.n	80049a8 <UART_SetConfig+0x3a8>
 8004964:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004966:	2380      	movs	r3, #128	@ 0x80
 8004968:	025b      	lsls	r3, r3, #9
 800496a:	429a      	cmp	r2, r3
 800496c:	d21c      	bcs.n	80049a8 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800496e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004970:	b29a      	uxth	r2, r3
 8004972:	200e      	movs	r0, #14
 8004974:	2418      	movs	r4, #24
 8004976:	1903      	adds	r3, r0, r4
 8004978:	19db      	adds	r3, r3, r7
 800497a:	210f      	movs	r1, #15
 800497c:	438a      	bics	r2, r1
 800497e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004982:	085b      	lsrs	r3, r3, #1
 8004984:	b29b      	uxth	r3, r3
 8004986:	2207      	movs	r2, #7
 8004988:	4013      	ands	r3, r2
 800498a:	b299      	uxth	r1, r3
 800498c:	1903      	adds	r3, r0, r4
 800498e:	19db      	adds	r3, r3, r7
 8004990:	1902      	adds	r2, r0, r4
 8004992:	19d2      	adds	r2, r2, r7
 8004994:	8812      	ldrh	r2, [r2, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	1902      	adds	r2, r0, r4
 80049a0:	19d2      	adds	r2, r2, r7
 80049a2:	8812      	ldrh	r2, [r2, #0]
 80049a4:	60da      	str	r2, [r3, #12]
 80049a6:	e05d      	b.n	8004a64 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80049a8:	231a      	movs	r3, #26
 80049aa:	2218      	movs	r2, #24
 80049ac:	189b      	adds	r3, r3, r2
 80049ae:	19db      	adds	r3, r3, r7
 80049b0:	2201      	movs	r2, #1
 80049b2:	701a      	strb	r2, [r3, #0]
 80049b4:	e056      	b.n	8004a64 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049b6:	231b      	movs	r3, #27
 80049b8:	2218      	movs	r2, #24
 80049ba:	189b      	adds	r3, r3, r2
 80049bc:	19db      	adds	r3, r3, r7
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d822      	bhi.n	8004a0a <UART_SetConfig+0x40a>
 80049c4:	009a      	lsls	r2, r3, #2
 80049c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004a84 <UART_SetConfig+0x484>)
 80049c8:	18d3      	adds	r3, r2, r3
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049ce:	f7fe fdc9 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 80049d2:	0003      	movs	r3, r0
 80049d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049d6:	e021      	b.n	8004a1c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049d8:	f7fe fdda 	bl	8003590 <HAL_RCC_GetPCLK2Freq>
 80049dc:	0003      	movs	r3, r0
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049e0:	e01c      	b.n	8004a1c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049e2:	4b29      	ldr	r3, [pc, #164]	@ (8004a88 <UART_SetConfig+0x488>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2210      	movs	r2, #16
 80049e8:	4013      	ands	r3, r2
 80049ea:	d002      	beq.n	80049f2 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80049ec:	4b27      	ldr	r3, [pc, #156]	@ (8004a8c <UART_SetConfig+0x48c>)
 80049ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049f0:	e014      	b.n	8004a1c <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 80049f2:	4b27      	ldr	r3, [pc, #156]	@ (8004a90 <UART_SetConfig+0x490>)
 80049f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049f6:	e011      	b.n	8004a1c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049f8:	f7fe fd04 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80049fc:	0003      	movs	r3, r0
 80049fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a00:	e00c      	b.n	8004a1c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a02:	2380      	movs	r3, #128	@ 0x80
 8004a04:	021b      	lsls	r3, r3, #8
 8004a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a08:	e008      	b.n	8004a1c <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004a0e:	231a      	movs	r3, #26
 8004a10:	2218      	movs	r2, #24
 8004a12:	189b      	adds	r3, r3, r2
 8004a14:	19db      	adds	r3, r3, r7
 8004a16:	2201      	movs	r2, #1
 8004a18:	701a      	strb	r2, [r3, #0]
        break;
 8004a1a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d020      	beq.n	8004a64 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	085a      	lsrs	r2, r3, #1
 8004a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a2a:	18d2      	adds	r2, r2, r3
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	0019      	movs	r1, r3
 8004a32:	0010      	movs	r0, r2
 8004a34:	f7fb fb68 	bl	8000108 <__udivsi3>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3e:	2b0f      	cmp	r3, #15
 8004a40:	d90a      	bls.n	8004a58 <UART_SetConfig+0x458>
 8004a42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	025b      	lsls	r3, r3, #9
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d205      	bcs.n	8004a58 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	60da      	str	r2, [r3, #12]
 8004a56:	e005      	b.n	8004a64 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8004a58:	231a      	movs	r3, #26
 8004a5a:	2218      	movs	r2, #24
 8004a5c:	189b      	adds	r3, r3, r2
 8004a5e:	19db      	adds	r3, r3, r7
 8004a60:	2201      	movs	r2, #1
 8004a62:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a64:	69fb      	ldr	r3, [r7, #28]
 8004a66:	2200      	movs	r2, #0
 8004a68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a70:	231a      	movs	r3, #26
 8004a72:	2218      	movs	r2, #24
 8004a74:	189b      	adds	r3, r3, r2
 8004a76:	19db      	adds	r3, r3, r7
 8004a78:	781b      	ldrb	r3, [r3, #0]
}
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b00e      	add	sp, #56	@ 0x38
 8004a80:	bdb0      	pop	{r4, r5, r7, pc}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	08005550 	.word	0x08005550
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	003d0900 	.word	0x003d0900
 8004a90:	00f42400 	.word	0x00f42400

08004a94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d00b      	beq.n	8004abe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	4a4a      	ldr	r2, [pc, #296]	@ (8004bd8 <UART_AdvFeatureConfig+0x144>)
 8004aae:	4013      	ands	r3, r2
 8004ab0:	0019      	movs	r1, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d00b      	beq.n	8004ae0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	4a43      	ldr	r2, [pc, #268]	@ (8004bdc <UART_AdvFeatureConfig+0x148>)
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	0019      	movs	r1, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	2204      	movs	r2, #4
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d00b      	beq.n	8004b02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	4a3b      	ldr	r2, [pc, #236]	@ (8004be0 <UART_AdvFeatureConfig+0x14c>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	0019      	movs	r1, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b06:	2208      	movs	r2, #8
 8004b08:	4013      	ands	r3, r2
 8004b0a:	d00b      	beq.n	8004b24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	4a34      	ldr	r2, [pc, #208]	@ (8004be4 <UART_AdvFeatureConfig+0x150>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	0019      	movs	r1, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	430a      	orrs	r2, r1
 8004b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b28:	2210      	movs	r2, #16
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	d00b      	beq.n	8004b46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	4a2c      	ldr	r2, [pc, #176]	@ (8004be8 <UART_AdvFeatureConfig+0x154>)
 8004b36:	4013      	ands	r3, r2
 8004b38:	0019      	movs	r1, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	d00b      	beq.n	8004b68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	4a25      	ldr	r2, [pc, #148]	@ (8004bec <UART_AdvFeatureConfig+0x158>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6c:	2240      	movs	r2, #64	@ 0x40
 8004b6e:	4013      	ands	r3, r2
 8004b70:	d01d      	beq.n	8004bae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf0 <UART_AdvFeatureConfig+0x15c>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	0019      	movs	r1, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b8e:	2380      	movs	r3, #128	@ 0x80
 8004b90:	035b      	lsls	r3, r3, #13
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d10b      	bne.n	8004bae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4a15      	ldr	r2, [pc, #84]	@ (8004bf4 <UART_AdvFeatureConfig+0x160>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	0019      	movs	r1, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	2280      	movs	r2, #128	@ 0x80
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8004bf8 <UART_AdvFeatureConfig+0x164>)
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	0019      	movs	r1, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	605a      	str	r2, [r3, #4]
  }
}
 8004bd0:	46c0      	nop			@ (mov r8, r8)
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b002      	add	sp, #8
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	fffdffff 	.word	0xfffdffff
 8004bdc:	fffeffff 	.word	0xfffeffff
 8004be0:	fffbffff 	.word	0xfffbffff
 8004be4:	ffff7fff 	.word	0xffff7fff
 8004be8:	ffffefff 	.word	0xffffefff
 8004bec:	ffffdfff 	.word	0xffffdfff
 8004bf0:	ffefffff 	.word	0xffefffff
 8004bf4:	ff9fffff 	.word	0xff9fffff
 8004bf8:	fff7ffff 	.word	0xfff7ffff

08004bfc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b092      	sub	sp, #72	@ 0x48
 8004c00:	af02      	add	r7, sp, #8
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2284      	movs	r2, #132	@ 0x84
 8004c08:	2100      	movs	r1, #0
 8004c0a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c0c:	f7fd f852 	bl	8001cb4 <HAL_GetTick>
 8004c10:	0003      	movs	r3, r0
 8004c12:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2208      	movs	r2, #8
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	2b08      	cmp	r3, #8
 8004c20:	d12c      	bne.n	8004c7c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c24:	2280      	movs	r2, #128	@ 0x80
 8004c26:	0391      	lsls	r1, r2, #14
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4a46      	ldr	r2, [pc, #280]	@ (8004d44 <UART_CheckIdleState+0x148>)
 8004c2c:	9200      	str	r2, [sp, #0]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f000 f88c 	bl	8004d4c <UART_WaitOnFlagUntilTimeout>
 8004c34:	1e03      	subs	r3, r0, #0
 8004c36:	d021      	beq.n	8004c7c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c38:	f3ef 8310 	mrs	r3, PRIMASK
 8004c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c42:	2301      	movs	r3, #1
 8004c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c48:	f383 8810 	msr	PRIMASK, r3
}
 8004c4c:	46c0      	nop			@ (mov r8, r8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2180      	movs	r1, #128	@ 0x80
 8004c5a:	438a      	bics	r2, r1
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c64:	f383 8810 	msr	PRIMASK, r3
}
 8004c68:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2278      	movs	r2, #120	@ 0x78
 8004c74:	2100      	movs	r1, #0
 8004c76:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e05f      	b.n	8004d3c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2204      	movs	r2, #4
 8004c84:	4013      	ands	r3, r2
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d146      	bne.n	8004d18 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c8c:	2280      	movs	r2, #128	@ 0x80
 8004c8e:	03d1      	lsls	r1, r2, #15
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	4a2c      	ldr	r2, [pc, #176]	@ (8004d44 <UART_CheckIdleState+0x148>)
 8004c94:	9200      	str	r2, [sp, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f000 f858 	bl	8004d4c <UART_WaitOnFlagUntilTimeout>
 8004c9c:	1e03      	subs	r3, r0, #0
 8004c9e:	d03b      	beq.n	8004d18 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ca4:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004caa:	2301      	movs	r3, #1
 8004cac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	f383 8810 	msr	PRIMASK, r3
}
 8004cb4:	46c0      	nop			@ (mov r8, r8)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4921      	ldr	r1, [pc, #132]	@ (8004d48 <UART_CheckIdleState+0x14c>)
 8004cc2:	400a      	ands	r2, r1
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f383 8810 	msr	PRIMASK, r3
}
 8004cd0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cd2:	f3ef 8310 	mrs	r3, PRIMASK
 8004cd6:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cd8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cda:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cdc:	2301      	movs	r3, #1
 8004cde:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	f383 8810 	msr	PRIMASK, r3
}
 8004ce6:	46c0      	nop			@ (mov r8, r8)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689a      	ldr	r2, [r3, #8]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	609a      	str	r2, [r3, #8]
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	f383 8810 	msr	PRIMASK, r3
}
 8004d02:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2280      	movs	r2, #128	@ 0x80
 8004d08:	2120      	movs	r1, #32
 8004d0a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2278      	movs	r2, #120	@ 0x78
 8004d10:	2100      	movs	r1, #0
 8004d12:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e011      	b.n	8004d3c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2280      	movs	r2, #128	@ 0x80
 8004d22:	2120      	movs	r1, #32
 8004d24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2278      	movs	r2, #120	@ 0x78
 8004d36:	2100      	movs	r1, #0
 8004d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	b010      	add	sp, #64	@ 0x40
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	01ffffff 	.word	0x01ffffff
 8004d48:	fffffedf 	.word	0xfffffedf

08004d4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	603b      	str	r3, [r7, #0]
 8004d58:	1dfb      	adds	r3, r7, #7
 8004d5a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d5c:	e04b      	b.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	3301      	adds	r3, #1
 8004d62:	d048      	beq.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d64:	f7fc ffa6 	bl	8001cb4 <HAL_GetTick>
 8004d68:	0002      	movs	r2, r0
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d302      	bcc.n	8004d7a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e04b      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2204      	movs	r2, #4
 8004d86:	4013      	ands	r3, r2
 8004d88:	d035      	beq.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	2208      	movs	r2, #8
 8004d92:	4013      	ands	r3, r2
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d111      	bne.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2208      	movs	r2, #8
 8004d9e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	0018      	movs	r0, r3
 8004da4:	f000 f906 	bl	8004fb4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2284      	movs	r2, #132	@ 0x84
 8004dac:	2108      	movs	r1, #8
 8004dae:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2278      	movs	r2, #120	@ 0x78
 8004db4:	2100      	movs	r1, #0
 8004db6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e02c      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	69da      	ldr	r2, [r3, #28]
 8004dc2:	2380      	movs	r3, #128	@ 0x80
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	401a      	ands	r2, r3
 8004dc8:	2380      	movs	r3, #128	@ 0x80
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d112      	bne.n	8004df6 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2280      	movs	r2, #128	@ 0x80
 8004dd6:	0112      	lsls	r2, r2, #4
 8004dd8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f000 f8e9 	bl	8004fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2284      	movs	r2, #132	@ 0x84
 8004de6:	2120      	movs	r1, #32
 8004de8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2278      	movs	r2, #120	@ 0x78
 8004dee:	2100      	movs	r1, #0
 8004df0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e00f      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	425a      	negs	r2, r3
 8004e06:	4153      	adcs	r3, r2
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	001a      	movs	r2, r3
 8004e0c:	1dfb      	adds	r3, r7, #7
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d0a4      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	0018      	movs	r0, r3
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	b004      	add	sp, #16
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b090      	sub	sp, #64	@ 0x40
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	1dbb      	adds	r3, r7, #6
 8004e2c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	1dba      	adds	r2, r7, #6
 8004e38:	2158      	movs	r1, #88	@ 0x58
 8004e3a:	8812      	ldrh	r2, [r2, #0]
 8004e3c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1dba      	adds	r2, r7, #6
 8004e42:	215a      	movs	r1, #90	@ 0x5a
 8004e44:	8812      	ldrh	r2, [r2, #0]
 8004e46:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	689a      	ldr	r2, [r3, #8]
 8004e52:	2380      	movs	r3, #128	@ 0x80
 8004e54:	015b      	lsls	r3, r3, #5
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d10d      	bne.n	8004e76 <UART_Start_Receive_IT+0x56>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d104      	bne.n	8004e6c <UART_Start_Receive_IT+0x4c>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	225c      	movs	r2, #92	@ 0x5c
 8004e66:	4950      	ldr	r1, [pc, #320]	@ (8004fa8 <UART_Start_Receive_IT+0x188>)
 8004e68:	5299      	strh	r1, [r3, r2]
 8004e6a:	e02e      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	225c      	movs	r2, #92	@ 0x5c
 8004e70:	21ff      	movs	r1, #255	@ 0xff
 8004e72:	5299      	strh	r1, [r3, r2]
 8004e74:	e029      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10d      	bne.n	8004e9a <UART_Start_Receive_IT+0x7a>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d104      	bne.n	8004e90 <UART_Start_Receive_IT+0x70>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	225c      	movs	r2, #92	@ 0x5c
 8004e8a:	21ff      	movs	r1, #255	@ 0xff
 8004e8c:	5299      	strh	r1, [r3, r2]
 8004e8e:	e01c      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	225c      	movs	r2, #92	@ 0x5c
 8004e94:	217f      	movs	r1, #127	@ 0x7f
 8004e96:	5299      	strh	r1, [r3, r2]
 8004e98:	e017      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	2380      	movs	r3, #128	@ 0x80
 8004ea0:	055b      	lsls	r3, r3, #21
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d10d      	bne.n	8004ec2 <UART_Start_Receive_IT+0xa2>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d104      	bne.n	8004eb8 <UART_Start_Receive_IT+0x98>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	225c      	movs	r2, #92	@ 0x5c
 8004eb2:	217f      	movs	r1, #127	@ 0x7f
 8004eb4:	5299      	strh	r1, [r3, r2]
 8004eb6:	e008      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	225c      	movs	r2, #92	@ 0x5c
 8004ebc:	213f      	movs	r1, #63	@ 0x3f
 8004ebe:	5299      	strh	r1, [r3, r2]
 8004ec0:	e003      	b.n	8004eca <UART_Start_Receive_IT+0xaa>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	225c      	movs	r2, #92	@ 0x5c
 8004ec6:	2100      	movs	r1, #0
 8004ec8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2284      	movs	r2, #132	@ 0x84
 8004ece:	2100      	movs	r1, #0
 8004ed0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2280      	movs	r2, #128	@ 0x80
 8004ed6:	2122      	movs	r1, #34	@ 0x22
 8004ed8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eda:	f3ef 8310 	mrs	r3, PRIMASK
 8004ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eea:	f383 8810 	msr	PRIMASK, r3
}
 8004eee:	46c0      	nop			@ (mov r8, r8)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2101      	movs	r1, #1
 8004efc:	430a      	orrs	r2, r1
 8004efe:	609a      	str	r2, [r3, #8]
 8004f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f02:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f06:	f383 8810 	msr	PRIMASK, r3
}
 8004f0a:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	2380      	movs	r3, #128	@ 0x80
 8004f12:	015b      	lsls	r3, r3, #5
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d107      	bne.n	8004f28 <UART_Start_Receive_IT+0x108>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d103      	bne.n	8004f28 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	4a22      	ldr	r2, [pc, #136]	@ (8004fac <UART_Start_Receive_IT+0x18c>)
 8004f24:	669a      	str	r2, [r3, #104]	@ 0x68
 8004f26:	e002      	b.n	8004f2e <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	4a21      	ldr	r2, [pc, #132]	@ (8004fb0 <UART_Start_Receive_IT+0x190>)
 8004f2c:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d019      	beq.n	8004f6a <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f36:	f3ef 8310 	mrs	r3, PRIMASK
 8004f3a:	61fb      	str	r3, [r7, #28]
  return(result);
 8004f3c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f40:	2301      	movs	r3, #1
 8004f42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	f383 8810 	msr	PRIMASK, r3
}
 8004f4a:	46c0      	nop			@ (mov r8, r8)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2190      	movs	r1, #144	@ 0x90
 8004f58:	0049      	lsls	r1, r1, #1
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f60:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f64:	f383 8810 	msr	PRIMASK, r3
}
 8004f68:	e018      	b.n	8004f9c <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f6e:	613b      	str	r3, [r7, #16]
  return(result);
 8004f70:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004f72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f74:	2301      	movs	r3, #1
 8004f76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	f383 8810 	msr	PRIMASK, r3
}
 8004f7e:	46c0      	nop			@ (mov r8, r8)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2120      	movs	r1, #32
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	601a      	str	r2, [r3, #0]
 8004f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f92:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	f383 8810 	msr	PRIMASK, r3
}
 8004f9a:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b010      	add	sp, #64	@ 0x40
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	000001ff 	.word	0x000001ff
 8004fac:	080052c5 	.word	0x080052c5
 8004fb0:	08005101 	.word	0x08005101

08004fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08e      	sub	sp, #56	@ 0x38
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8004fc0:	617b      	str	r3, [r7, #20]
  return(result);
 8004fc2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	f383 8810 	msr	PRIMASK, r3
}
 8004fd0:	46c0      	nop			@ (mov r8, r8)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4926      	ldr	r1, [pc, #152]	@ (8005078 <UART_EndRxTransfer+0xc4>)
 8004fde:	400a      	ands	r2, r1
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fe4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	f383 8810 	msr	PRIMASK, r3
}
 8004fec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fee:	f3ef 8310 	mrs	r3, PRIMASK
 8004ff2:	623b      	str	r3, [r7, #32]
  return(result);
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffe:	f383 8810 	msr	PRIMASK, r3
}
 8005002:	46c0      	nop			@ (mov r8, r8)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2101      	movs	r1, #1
 8005010:	438a      	bics	r2, r1
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005016:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501a:	f383 8810 	msr	PRIMASK, r3
}
 800501e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005024:	2b01      	cmp	r3, #1
 8005026:	d118      	bne.n	800505a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005028:	f3ef 8310 	mrs	r3, PRIMASK
 800502c:	60bb      	str	r3, [r7, #8]
  return(result);
 800502e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005032:	2301      	movs	r3, #1
 8005034:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f383 8810 	msr	PRIMASK, r3
}
 800503c:	46c0      	nop			@ (mov r8, r8)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2110      	movs	r1, #16
 800504a:	438a      	bics	r2, r1
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005050:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	f383 8810 	msr	PRIMASK, r3
}
 8005058:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2280      	movs	r2, #128	@ 0x80
 800505e:	2120      	movs	r1, #32
 8005060:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	46bd      	mov	sp, r7
 8005072:	b00e      	add	sp, #56	@ 0x38
 8005074:	bd80      	pop	{r7, pc}
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	fffffedf 	.word	0xfffffedf

0800507c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005088:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	225a      	movs	r2, #90	@ 0x5a
 800508e:	2100      	movs	r1, #0
 8005090:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2252      	movs	r2, #82	@ 0x52
 8005096:	2100      	movs	r1, #0
 8005098:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	0018      	movs	r0, r3
 800509e:	f7ff fa9b 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050a2:	46c0      	nop			@ (mov r8, r8)
 80050a4:	46bd      	mov	sp, r7
 80050a6:	b004      	add	sp, #16
 80050a8:	bd80      	pop	{r7, pc}

080050aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b086      	sub	sp, #24
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050b2:	f3ef 8310 	mrs	r3, PRIMASK
 80050b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80050b8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	2301      	movs	r3, #1
 80050be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f383 8810 	msr	PRIMASK, r3
}
 80050c6:	46c0      	nop			@ (mov r8, r8)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2140      	movs	r1, #64	@ 0x40
 80050d4:	438a      	bics	r2, r1
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f383 8810 	msr	PRIMASK, r3
}
 80050e2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2220      	movs	r2, #32
 80050e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	0018      	movs	r0, r3
 80050f4:	f7ff fa68 	bl	80045c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050f8:	46c0      	nop			@ (mov r8, r8)
 80050fa:	46bd      	mov	sp, r7
 80050fc:	b006      	add	sp, #24
 80050fe:	bd80      	pop	{r7, pc}

08005100 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b094      	sub	sp, #80	@ 0x50
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005108:	204e      	movs	r0, #78	@ 0x4e
 800510a:	183b      	adds	r3, r7, r0
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	215c      	movs	r1, #92	@ 0x5c
 8005110:	5a52      	ldrh	r2, [r2, r1]
 8005112:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2280      	movs	r2, #128	@ 0x80
 8005118:	589b      	ldr	r3, [r3, r2]
 800511a:	2b22      	cmp	r3, #34	@ 0x22
 800511c:	d000      	beq.n	8005120 <UART_RxISR_8BIT+0x20>
 800511e:	e0bf      	b.n	80052a0 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005126:	214c      	movs	r1, #76	@ 0x4c
 8005128:	187b      	adds	r3, r7, r1
 800512a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800512c:	187b      	adds	r3, r7, r1
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	b2da      	uxtb	r2, r3
 8005132:	183b      	adds	r3, r7, r0
 8005134:	881b      	ldrh	r3, [r3, #0]
 8005136:	b2d9      	uxtb	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800513c:	400a      	ands	r2, r1
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	225a      	movs	r2, #90	@ 0x5a
 8005150:	5a9b      	ldrh	r3, [r3, r2]
 8005152:	b29b      	uxth	r3, r3
 8005154:	3b01      	subs	r3, #1
 8005156:	b299      	uxth	r1, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	225a      	movs	r2, #90	@ 0x5a
 800515c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	225a      	movs	r2, #90	@ 0x5a
 8005162:	5a9b      	ldrh	r3, [r3, r2]
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d000      	beq.n	800516c <UART_RxISR_8BIT+0x6c>
 800516a:	e0a1      	b.n	80052b0 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516c:	f3ef 8310 	mrs	r3, PRIMASK
 8005170:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005174:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005176:	2301      	movs	r3, #1
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			@ (mov r8, r8)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	494a      	ldr	r1, [pc, #296]	@ (80052b8 <UART_RxISR_8BIT+0x1b8>)
 800518e:	400a      	ands	r2, r1
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005198:	f383 8810 	msr	PRIMASK, r3
}
 800519c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800519e:	f3ef 8310 	mrs	r3, PRIMASK
 80051a2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80051a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80051a8:	2301      	movs	r3, #1
 80051aa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ae:	f383 8810 	msr	PRIMASK, r3
}
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689a      	ldr	r2, [r3, #8]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2101      	movs	r1, #1
 80051c0:	438a      	bics	r2, r1
 80051c2:	609a      	str	r2, [r3, #8]
 80051c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ca:	f383 8810 	msr	PRIMASK, r3
}
 80051ce:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2280      	movs	r2, #128	@ 0x80
 80051d4:	2120      	movs	r1, #32
 80051d6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a34      	ldr	r2, [pc, #208]	@ (80052bc <UART_RxISR_8BIT+0x1bc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d01f      	beq.n	800522e <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	2380      	movs	r3, #128	@ 0x80
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	4013      	ands	r3, r2
 80051fa:	d018      	beq.n	800522e <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005200:	61bb      	str	r3, [r7, #24]
  return(result);
 8005202:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005204:	643b      	str	r3, [r7, #64]	@ 0x40
 8005206:	2301      	movs	r3, #1
 8005208:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	f383 8810 	msr	PRIMASK, r3
}
 8005210:	46c0      	nop			@ (mov r8, r8)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4928      	ldr	r1, [pc, #160]	@ (80052c0 <UART_RxISR_8BIT+0x1c0>)
 800521e:	400a      	ands	r2, r1
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005224:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	f383 8810 	msr	PRIMASK, r3
}
 800522c:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005232:	2b01      	cmp	r3, #1
 8005234:	d12f      	bne.n	8005296 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523c:	f3ef 8310 	mrs	r3, PRIMASK
 8005240:	60fb      	str	r3, [r7, #12]
  return(result);
 8005242:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005244:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005246:	2301      	movs	r3, #1
 8005248:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f383 8810 	msr	PRIMASK, r3
}
 8005250:	46c0      	nop			@ (mov r8, r8)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2110      	movs	r1, #16
 800525e:	438a      	bics	r2, r1
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005264:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	f383 8810 	msr	PRIMASK, r3
}
 800526c:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	2210      	movs	r2, #16
 8005276:	4013      	ands	r3, r2
 8005278:	2b10      	cmp	r3, #16
 800527a:	d103      	bne.n	8005284 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2210      	movs	r2, #16
 8005282:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2258      	movs	r2, #88	@ 0x58
 8005288:	5a9a      	ldrh	r2, [r3, r2]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	0011      	movs	r1, r2
 800528e:	0018      	movs	r0, r3
 8005290:	f7ff f9aa 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005294:	e00c      	b.n	80052b0 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	0018      	movs	r0, r3
 800529a:	f7fc fb6d 	bl	8001978 <HAL_UART_RxCpltCallback>
}
 800529e:	e007      	b.n	80052b0 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699a      	ldr	r2, [r3, #24]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2108      	movs	r1, #8
 80052ac:	430a      	orrs	r2, r1
 80052ae:	619a      	str	r2, [r3, #24]
}
 80052b0:	46c0      	nop			@ (mov r8, r8)
 80052b2:	46bd      	mov	sp, r7
 80052b4:	b014      	add	sp, #80	@ 0x50
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	fffffedf 	.word	0xfffffedf
 80052bc:	40004800 	.word	0x40004800
 80052c0:	fbffffff 	.word	0xfbffffff

080052c4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b094      	sub	sp, #80	@ 0x50
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80052cc:	204e      	movs	r0, #78	@ 0x4e
 80052ce:	183b      	adds	r3, r7, r0
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	215c      	movs	r1, #92	@ 0x5c
 80052d4:	5a52      	ldrh	r2, [r2, r1]
 80052d6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2280      	movs	r2, #128	@ 0x80
 80052dc:	589b      	ldr	r3, [r3, r2]
 80052de:	2b22      	cmp	r3, #34	@ 0x22
 80052e0:	d000      	beq.n	80052e4 <UART_RxISR_16BIT+0x20>
 80052e2:	e0bf      	b.n	8005464 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052ea:	214c      	movs	r1, #76	@ 0x4c
 80052ec:	187b      	adds	r3, r7, r1
 80052ee:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f4:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80052f6:	187b      	adds	r3, r7, r1
 80052f8:	183a      	adds	r2, r7, r0
 80052fa:	881b      	ldrh	r3, [r3, #0]
 80052fc:	8812      	ldrh	r2, [r2, #0]
 80052fe:	4013      	ands	r3, r2
 8005300:	b29a      	uxth	r2, r3
 8005302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005304:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530a:	1c9a      	adds	r2, r3, #2
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	225a      	movs	r2, #90	@ 0x5a
 8005314:	5a9b      	ldrh	r3, [r3, r2]
 8005316:	b29b      	uxth	r3, r3
 8005318:	3b01      	subs	r3, #1
 800531a:	b299      	uxth	r1, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	225a      	movs	r2, #90	@ 0x5a
 8005320:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	225a      	movs	r2, #90	@ 0x5a
 8005326:	5a9b      	ldrh	r3, [r3, r2]
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d000      	beq.n	8005330 <UART_RxISR_16BIT+0x6c>
 800532e:	e0a1      	b.n	8005474 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005330:	f3ef 8310 	mrs	r3, PRIMASK
 8005334:	623b      	str	r3, [r7, #32]
  return(result);
 8005336:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005338:	647b      	str	r3, [r7, #68]	@ 0x44
 800533a:	2301      	movs	r3, #1
 800533c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	f383 8810 	msr	PRIMASK, r3
}
 8005344:	46c0      	nop			@ (mov r8, r8)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	494a      	ldr	r1, [pc, #296]	@ (800547c <UART_RxISR_16BIT+0x1b8>)
 8005352:	400a      	ands	r2, r1
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005358:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800535a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535c:	f383 8810 	msr	PRIMASK, r3
}
 8005360:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005362:	f3ef 8310 	mrs	r3, PRIMASK
 8005366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536a:	643b      	str	r3, [r7, #64]	@ 0x40
 800536c:	2301      	movs	r3, #1
 800536e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	f383 8810 	msr	PRIMASK, r3
}
 8005376:	46c0      	nop			@ (mov r8, r8)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2101      	movs	r1, #1
 8005384:	438a      	bics	r2, r1
 8005386:	609a      	str	r2, [r3, #8]
 8005388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800538a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800538c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800538e:	f383 8810 	msr	PRIMASK, r3
}
 8005392:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2280      	movs	r2, #128	@ 0x80
 8005398:	2120      	movs	r1, #32
 800539a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a34      	ldr	r2, [pc, #208]	@ (8005480 <UART_RxISR_16BIT+0x1bc>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d01f      	beq.n	80053f2 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	2380      	movs	r3, #128	@ 0x80
 80053ba:	041b      	lsls	r3, r3, #16
 80053bc:	4013      	ands	r3, r2
 80053be:	d018      	beq.n	80053f2 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053c0:	f3ef 8310 	mrs	r3, PRIMASK
 80053c4:	617b      	str	r3, [r7, #20]
  return(result);
 80053c6:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053ca:	2301      	movs	r3, #1
 80053cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	f383 8810 	msr	PRIMASK, r3
}
 80053d4:	46c0      	nop			@ (mov r8, r8)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4928      	ldr	r1, [pc, #160]	@ (8005484 <UART_RxISR_16BIT+0x1c0>)
 80053e2:	400a      	ands	r2, r1
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	f383 8810 	msr	PRIMASK, r3
}
 80053f0:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d12f      	bne.n	800545a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005400:	f3ef 8310 	mrs	r3, PRIMASK
 8005404:	60bb      	str	r3, [r7, #8]
  return(result);
 8005406:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005408:	63bb      	str	r3, [r7, #56]	@ 0x38
 800540a:	2301      	movs	r3, #1
 800540c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f383 8810 	msr	PRIMASK, r3
}
 8005414:	46c0      	nop			@ (mov r8, r8)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2110      	movs	r1, #16
 8005422:	438a      	bics	r2, r1
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005428:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f383 8810 	msr	PRIMASK, r3
}
 8005430:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69db      	ldr	r3, [r3, #28]
 8005438:	2210      	movs	r2, #16
 800543a:	4013      	ands	r3, r2
 800543c:	2b10      	cmp	r3, #16
 800543e:	d103      	bne.n	8005448 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2210      	movs	r2, #16
 8005446:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2258      	movs	r2, #88	@ 0x58
 800544c:	5a9a      	ldrh	r2, [r3, r2]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	0011      	movs	r1, r2
 8005452:	0018      	movs	r0, r3
 8005454:	f7ff f8c8 	bl	80045e8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005458:	e00c      	b.n	8005474 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	0018      	movs	r0, r3
 800545e:	f7fc fa8b 	bl	8001978 <HAL_UART_RxCpltCallback>
}
 8005462:	e007      	b.n	8005474 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2108      	movs	r1, #8
 8005470:	430a      	orrs	r2, r1
 8005472:	619a      	str	r2, [r3, #24]
}
 8005474:	46c0      	nop			@ (mov r8, r8)
 8005476:	46bd      	mov	sp, r7
 8005478:	b014      	add	sp, #80	@ 0x50
 800547a:	bd80      	pop	{r7, pc}
 800547c:	fffffedf 	.word	0xfffffedf
 8005480:	40004800 	.word	0x40004800
 8005484:	fbffffff 	.word	0xfbffffff

08005488 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005490:	46c0      	nop			@ (mov r8, r8)
 8005492:	46bd      	mov	sp, r7
 8005494:	b002      	add	sp, #8
 8005496:	bd80      	pop	{r7, pc}

08005498 <memset>:
 8005498:	0003      	movs	r3, r0
 800549a:	1882      	adds	r2, r0, r2
 800549c:	4293      	cmp	r3, r2
 800549e:	d100      	bne.n	80054a2 <memset+0xa>
 80054a0:	4770      	bx	lr
 80054a2:	7019      	strb	r1, [r3, #0]
 80054a4:	3301      	adds	r3, #1
 80054a6:	e7f9      	b.n	800549c <memset+0x4>

080054a8 <__libc_init_array>:
 80054a8:	b570      	push	{r4, r5, r6, lr}
 80054aa:	2600      	movs	r6, #0
 80054ac:	4c0c      	ldr	r4, [pc, #48]	@ (80054e0 <__libc_init_array+0x38>)
 80054ae:	4d0d      	ldr	r5, [pc, #52]	@ (80054e4 <__libc_init_array+0x3c>)
 80054b0:	1b64      	subs	r4, r4, r5
 80054b2:	10a4      	asrs	r4, r4, #2
 80054b4:	42a6      	cmp	r6, r4
 80054b6:	d109      	bne.n	80054cc <__libc_init_array+0x24>
 80054b8:	2600      	movs	r6, #0
 80054ba:	f000 f819 	bl	80054f0 <_init>
 80054be:	4c0a      	ldr	r4, [pc, #40]	@ (80054e8 <__libc_init_array+0x40>)
 80054c0:	4d0a      	ldr	r5, [pc, #40]	@ (80054ec <__libc_init_array+0x44>)
 80054c2:	1b64      	subs	r4, r4, r5
 80054c4:	10a4      	asrs	r4, r4, #2
 80054c6:	42a6      	cmp	r6, r4
 80054c8:	d105      	bne.n	80054d6 <__libc_init_array+0x2e>
 80054ca:	bd70      	pop	{r4, r5, r6, pc}
 80054cc:	00b3      	lsls	r3, r6, #2
 80054ce:	58eb      	ldr	r3, [r5, r3]
 80054d0:	4798      	blx	r3
 80054d2:	3601      	adds	r6, #1
 80054d4:	e7ee      	b.n	80054b4 <__libc_init_array+0xc>
 80054d6:	00b3      	lsls	r3, r6, #2
 80054d8:	58eb      	ldr	r3, [r5, r3]
 80054da:	4798      	blx	r3
 80054dc:	3601      	adds	r6, #1
 80054de:	e7f2      	b.n	80054c6 <__libc_init_array+0x1e>
 80054e0:	0800557c 	.word	0x0800557c
 80054e4:	0800557c 	.word	0x0800557c
 80054e8:	08005580 	.word	0x08005580
 80054ec:	0800557c 	.word	0x0800557c

080054f0 <_init>:
 80054f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f2:	46c0      	nop			@ (mov r8, r8)
 80054f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054f6:	bc08      	pop	{r3}
 80054f8:	469e      	mov	lr, r3
 80054fa:	4770      	bx	lr

080054fc <_fini>:
 80054fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fe:	46c0      	nop			@ (mov r8, r8)
 8005500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005502:	bc08      	pop	{r3}
 8005504:	469e      	mov	lr, r3
 8005506:	4770      	bx	lr
