{
	"DESIGN_NAME" : "ibex_core",
	"VERILOG_FILES" : "./designs/ibex/src/ibex_core.v",
	"CLOCK_PERIOD" : 10.000,
	"CLOCK_PORT" : "clk_i",
	"CLOCK_NET" : "clk_i",
	"SYNTH_MAX_FANOUT" : 6,
	"FP_CORE_UTIL" : 65,
	"PL_TARGET_DENSITY" : 0.70
}
