Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f29329a9c1904fe8a18314e96835a7ec --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'gssn_minion0_out' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:82]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 17 for port 'pixel_address' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gaussian_top.v:56]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 17 for port 'pixel_address' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gaussian_top.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'gssn_minion0_out' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gaussian_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'BRAM_PORTA_0_din' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'BRAM_PORTA_0_addr' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'minion0_row' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'BRAM_PORTA_0_addr' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'BRAM_PORTA_0_din' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'BRAM_PORTB_0_addr' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'BRAM_PORTB_0_dout' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'BRAM_PORTB_0_dout' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'minion0_row' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'BRAM_PORTB_0_addr' [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.camera_interface_input
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.BRAM_1_FIFO_fifo_generator_0_0
Compiling module xil_defaultlib.BRAM_1_FIFO
Compiling module xil_defaultlib.camera_interface_output
Compiling module xil_defaultlib.camera_interface_top
Compiling module xil_defaultlib.greyscale
Compiling module xil_defaultlib.gaussian_control
Compiling module xil_defaultlib.gssn_minion0_input
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_gssn_0_blk_mem_gen_0_0
Compiling module xil_defaultlib.BRAM_gssn_0
Compiling module xil_defaultlib.gssn_minion0_BRAM_wrapper
Compiling module xil_defaultlib.gssn_minion0_compute
Compiling module xil_defaultlib.gssn_minion0
Compiling module xil_defaultlib.gaussian_top
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
