<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v<br>
C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Version</td>
<td>GowinSynthesis V1.9.7.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV2LQ144XC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-2</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 10 08:46:21 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Fixed_Point_Divider_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 33.723MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 33.723MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 33.723MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 33.723MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 33.723MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.437s, Peak memory usage = 48.707MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 48.707MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 48.707MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 48.707MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>99</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>132</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>66</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>128</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>103</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>69</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>198(129 LUTs, 69 ALUs) / 2304</td>
<td>9%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>132 / 2646</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 2646</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>132 / 2358</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 4</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>137.1(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fra_div/divider_copy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fra_div/dividend_copy_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/divider_copy_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.399</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_fra_div/divider_copy_0_s0/Q</td>
</tr>
<tr>
<td>1.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s124/I1</td>
</tr>
<tr>
<td>2.896</td>
<td>0.909</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s124/COUT</td>
</tr>
<tr>
<td>2.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s125/CIN</td>
</tr>
<tr>
<td>2.945</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s125/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s126/CIN</td>
</tr>
<tr>
<td>2.995</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s126/COUT</td>
</tr>
<tr>
<td>2.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s127/CIN</td>
</tr>
<tr>
<td>3.044</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s127/COUT</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s128/CIN</td>
</tr>
<tr>
<td>3.094</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s128/COUT</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s129/CIN</td>
</tr>
<tr>
<td>3.143</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s129/COUT</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s130/CIN</td>
</tr>
<tr>
<td>3.193</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s130/COUT</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s131/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s131/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s132/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s132/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s133/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s133/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s134/CIN</td>
</tr>
<tr>
<td>3.391</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s134/COUT</td>
</tr>
<tr>
<td>3.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s135/CIN</td>
</tr>
<tr>
<td>3.441</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s135/COUT</td>
</tr>
<tr>
<td>3.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s136/CIN</td>
</tr>
<tr>
<td>3.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s136/COUT</td>
</tr>
<tr>
<td>3.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s137/CIN</td>
</tr>
<tr>
<td>3.540</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s137/COUT</td>
</tr>
<tr>
<td>3.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s138/CIN</td>
</tr>
<tr>
<td>3.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s138/COUT</td>
</tr>
<tr>
<td>3.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s139/CIN</td>
</tr>
<tr>
<td>3.639</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s139/COUT</td>
</tr>
<tr>
<td>3.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s140/CIN</td>
</tr>
<tr>
<td>3.689</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s140/COUT</td>
</tr>
<tr>
<td>3.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s141/CIN</td>
</tr>
<tr>
<td>3.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s141/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s142/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s142/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s143/CIN</td>
</tr>
<tr>
<td>3.838</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s143/COUT</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s144/CIN</td>
</tr>
<tr>
<td>3.887</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s144/COUT</td>
</tr>
<tr>
<td>3.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s145/CIN</td>
</tr>
<tr>
<td>3.937</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s145/COUT</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s146/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s146/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s147/CIN</td>
</tr>
<tr>
<td>4.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s147/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s148/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s148/COUT</td>
</tr>
<tr>
<td>4.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s149/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s149/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s150/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s150/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s151/CIN</td>
</tr>
<tr>
<td>4.234</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s151/COUT</td>
</tr>
<tr>
<td>4.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s152/CIN</td>
</tr>
<tr>
<td>4.284</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s152/COUT</td>
</tr>
<tr>
<td>4.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s153/CIN</td>
</tr>
<tr>
<td>4.334</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s153/COUT</td>
</tr>
<tr>
<td>4.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s154/CIN</td>
</tr>
<tr>
<td>4.383</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s154/COUT</td>
</tr>
<tr>
<td>4.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s155/CIN</td>
</tr>
<tr>
<td>4.433</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s155/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s9/I3</td>
</tr>
<tr>
<td>5.395</td>
<td>0.545</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n935_s9/F</td>
</tr>
<tr>
<td>5.813</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s2/I1</td>
</tr>
<tr>
<td>6.769</td>
<td>0.956</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_fra_div/n935_s2/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/dividend_copy_30_s3/I1</td>
</tr>
<tr>
<td>8.109</td>
<td>0.923</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>u_fra_div/dividend_copy_30_s3/F</td>
</tr>
<tr>
<td>8.425</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_0_s1/CLK</td>
</tr>
<tr>
<td>11.132</td>
<td>-0.038</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_fra_div/dividend_copy_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.870, 67.128%; route: 1.986, 27.376%; tC2Q: 0.399, 5.496% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fra_div/divider_copy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fra_div/dividend_copy_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/divider_copy_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.399</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_fra_div/divider_copy_0_s0/Q</td>
</tr>
<tr>
<td>1.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s124/I1</td>
</tr>
<tr>
<td>2.896</td>
<td>0.909</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s124/COUT</td>
</tr>
<tr>
<td>2.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s125/CIN</td>
</tr>
<tr>
<td>2.945</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s125/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s126/CIN</td>
</tr>
<tr>
<td>2.995</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s126/COUT</td>
</tr>
<tr>
<td>2.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s127/CIN</td>
</tr>
<tr>
<td>3.044</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s127/COUT</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s128/CIN</td>
</tr>
<tr>
<td>3.094</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s128/COUT</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s129/CIN</td>
</tr>
<tr>
<td>3.143</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s129/COUT</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s130/CIN</td>
</tr>
<tr>
<td>3.193</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s130/COUT</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s131/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s131/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s132/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s132/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s133/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s133/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s134/CIN</td>
</tr>
<tr>
<td>3.391</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s134/COUT</td>
</tr>
<tr>
<td>3.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s135/CIN</td>
</tr>
<tr>
<td>3.441</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s135/COUT</td>
</tr>
<tr>
<td>3.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s136/CIN</td>
</tr>
<tr>
<td>3.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s136/COUT</td>
</tr>
<tr>
<td>3.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s137/CIN</td>
</tr>
<tr>
<td>3.540</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s137/COUT</td>
</tr>
<tr>
<td>3.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s138/CIN</td>
</tr>
<tr>
<td>3.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s138/COUT</td>
</tr>
<tr>
<td>3.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s139/CIN</td>
</tr>
<tr>
<td>3.639</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s139/COUT</td>
</tr>
<tr>
<td>3.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s140/CIN</td>
</tr>
<tr>
<td>3.689</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s140/COUT</td>
</tr>
<tr>
<td>3.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s141/CIN</td>
</tr>
<tr>
<td>3.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s141/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s142/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s142/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s143/CIN</td>
</tr>
<tr>
<td>3.838</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s143/COUT</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s144/CIN</td>
</tr>
<tr>
<td>3.887</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s144/COUT</td>
</tr>
<tr>
<td>3.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s145/CIN</td>
</tr>
<tr>
<td>3.937</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s145/COUT</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s146/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s146/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s147/CIN</td>
</tr>
<tr>
<td>4.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s147/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s148/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s148/COUT</td>
</tr>
<tr>
<td>4.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s149/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s149/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s150/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s150/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s151/CIN</td>
</tr>
<tr>
<td>4.234</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s151/COUT</td>
</tr>
<tr>
<td>4.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s152/CIN</td>
</tr>
<tr>
<td>4.284</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s152/COUT</td>
</tr>
<tr>
<td>4.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s153/CIN</td>
</tr>
<tr>
<td>4.334</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s153/COUT</td>
</tr>
<tr>
<td>4.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s154/CIN</td>
</tr>
<tr>
<td>4.383</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s154/COUT</td>
</tr>
<tr>
<td>4.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s155/CIN</td>
</tr>
<tr>
<td>4.433</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s155/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s9/I3</td>
</tr>
<tr>
<td>5.395</td>
<td>0.545</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n935_s9/F</td>
</tr>
<tr>
<td>5.813</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s2/I1</td>
</tr>
<tr>
<td>6.769</td>
<td>0.956</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_fra_div/n935_s2/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/dividend_copy_30_s3/I1</td>
</tr>
<tr>
<td>8.109</td>
<td>0.923</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>u_fra_div/dividend_copy_30_s3/F</td>
</tr>
<tr>
<td>8.425</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_1_s1/CLK</td>
</tr>
<tr>
<td>11.132</td>
<td>-0.038</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_fra_div/dividend_copy_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.870, 67.128%; route: 1.986, 27.376%; tC2Q: 0.399, 5.496% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fra_div/divider_copy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fra_div/dividend_copy_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/divider_copy_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.399</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_fra_div/divider_copy_0_s0/Q</td>
</tr>
<tr>
<td>1.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s124/I1</td>
</tr>
<tr>
<td>2.896</td>
<td>0.909</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s124/COUT</td>
</tr>
<tr>
<td>2.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s125/CIN</td>
</tr>
<tr>
<td>2.945</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s125/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s126/CIN</td>
</tr>
<tr>
<td>2.995</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s126/COUT</td>
</tr>
<tr>
<td>2.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s127/CIN</td>
</tr>
<tr>
<td>3.044</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s127/COUT</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s128/CIN</td>
</tr>
<tr>
<td>3.094</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s128/COUT</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s129/CIN</td>
</tr>
<tr>
<td>3.143</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s129/COUT</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s130/CIN</td>
</tr>
<tr>
<td>3.193</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s130/COUT</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s131/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s131/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s132/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s132/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s133/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s133/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s134/CIN</td>
</tr>
<tr>
<td>3.391</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s134/COUT</td>
</tr>
<tr>
<td>3.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s135/CIN</td>
</tr>
<tr>
<td>3.441</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s135/COUT</td>
</tr>
<tr>
<td>3.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s136/CIN</td>
</tr>
<tr>
<td>3.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s136/COUT</td>
</tr>
<tr>
<td>3.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s137/CIN</td>
</tr>
<tr>
<td>3.540</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s137/COUT</td>
</tr>
<tr>
<td>3.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s138/CIN</td>
</tr>
<tr>
<td>3.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s138/COUT</td>
</tr>
<tr>
<td>3.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s139/CIN</td>
</tr>
<tr>
<td>3.639</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s139/COUT</td>
</tr>
<tr>
<td>3.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s140/CIN</td>
</tr>
<tr>
<td>3.689</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s140/COUT</td>
</tr>
<tr>
<td>3.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s141/CIN</td>
</tr>
<tr>
<td>3.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s141/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s142/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s142/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s143/CIN</td>
</tr>
<tr>
<td>3.838</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s143/COUT</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s144/CIN</td>
</tr>
<tr>
<td>3.887</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s144/COUT</td>
</tr>
<tr>
<td>3.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s145/CIN</td>
</tr>
<tr>
<td>3.937</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s145/COUT</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s146/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s146/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s147/CIN</td>
</tr>
<tr>
<td>4.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s147/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s148/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s148/COUT</td>
</tr>
<tr>
<td>4.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s149/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s149/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s150/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s150/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s151/CIN</td>
</tr>
<tr>
<td>4.234</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s151/COUT</td>
</tr>
<tr>
<td>4.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s152/CIN</td>
</tr>
<tr>
<td>4.284</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s152/COUT</td>
</tr>
<tr>
<td>4.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s153/CIN</td>
</tr>
<tr>
<td>4.334</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s153/COUT</td>
</tr>
<tr>
<td>4.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s154/CIN</td>
</tr>
<tr>
<td>4.383</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s154/COUT</td>
</tr>
<tr>
<td>4.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s155/CIN</td>
</tr>
<tr>
<td>4.433</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s155/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s9/I3</td>
</tr>
<tr>
<td>5.395</td>
<td>0.545</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n935_s9/F</td>
</tr>
<tr>
<td>5.813</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s2/I1</td>
</tr>
<tr>
<td>6.769</td>
<td>0.956</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_fra_div/n935_s2/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/dividend_copy_30_s3/I1</td>
</tr>
<tr>
<td>8.109</td>
<td>0.923</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>u_fra_div/dividend_copy_30_s3/F</td>
</tr>
<tr>
<td>8.425</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_2_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_2_s1/CLK</td>
</tr>
<tr>
<td>11.132</td>
<td>-0.038</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_fra_div/dividend_copy_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.870, 67.128%; route: 1.986, 27.376%; tC2Q: 0.399, 5.496% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fra_div/divider_copy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fra_div/dividend_copy_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/divider_copy_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.399</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_fra_div/divider_copy_0_s0/Q</td>
</tr>
<tr>
<td>1.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s124/I1</td>
</tr>
<tr>
<td>2.896</td>
<td>0.909</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s124/COUT</td>
</tr>
<tr>
<td>2.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s125/CIN</td>
</tr>
<tr>
<td>2.945</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s125/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s126/CIN</td>
</tr>
<tr>
<td>2.995</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s126/COUT</td>
</tr>
<tr>
<td>2.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s127/CIN</td>
</tr>
<tr>
<td>3.044</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s127/COUT</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s128/CIN</td>
</tr>
<tr>
<td>3.094</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s128/COUT</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s129/CIN</td>
</tr>
<tr>
<td>3.143</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s129/COUT</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s130/CIN</td>
</tr>
<tr>
<td>3.193</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s130/COUT</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s131/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s131/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s132/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s132/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s133/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s133/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s134/CIN</td>
</tr>
<tr>
<td>3.391</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s134/COUT</td>
</tr>
<tr>
<td>3.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s135/CIN</td>
</tr>
<tr>
<td>3.441</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s135/COUT</td>
</tr>
<tr>
<td>3.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s136/CIN</td>
</tr>
<tr>
<td>3.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s136/COUT</td>
</tr>
<tr>
<td>3.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s137/CIN</td>
</tr>
<tr>
<td>3.540</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s137/COUT</td>
</tr>
<tr>
<td>3.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s138/CIN</td>
</tr>
<tr>
<td>3.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s138/COUT</td>
</tr>
<tr>
<td>3.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s139/CIN</td>
</tr>
<tr>
<td>3.639</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s139/COUT</td>
</tr>
<tr>
<td>3.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s140/CIN</td>
</tr>
<tr>
<td>3.689</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s140/COUT</td>
</tr>
<tr>
<td>3.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s141/CIN</td>
</tr>
<tr>
<td>3.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s141/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s142/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s142/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s143/CIN</td>
</tr>
<tr>
<td>3.838</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s143/COUT</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s144/CIN</td>
</tr>
<tr>
<td>3.887</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s144/COUT</td>
</tr>
<tr>
<td>3.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s145/CIN</td>
</tr>
<tr>
<td>3.937</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s145/COUT</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s146/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s146/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s147/CIN</td>
</tr>
<tr>
<td>4.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s147/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s148/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s148/COUT</td>
</tr>
<tr>
<td>4.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s149/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s149/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s150/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s150/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s151/CIN</td>
</tr>
<tr>
<td>4.234</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s151/COUT</td>
</tr>
<tr>
<td>4.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s152/CIN</td>
</tr>
<tr>
<td>4.284</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s152/COUT</td>
</tr>
<tr>
<td>4.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s153/CIN</td>
</tr>
<tr>
<td>4.334</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s153/COUT</td>
</tr>
<tr>
<td>4.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s154/CIN</td>
</tr>
<tr>
<td>4.383</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s154/COUT</td>
</tr>
<tr>
<td>4.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s155/CIN</td>
</tr>
<tr>
<td>4.433</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s155/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s9/I3</td>
</tr>
<tr>
<td>5.395</td>
<td>0.545</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n935_s9/F</td>
</tr>
<tr>
<td>5.813</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s2/I1</td>
</tr>
<tr>
<td>6.769</td>
<td>0.956</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_fra_div/n935_s2/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/dividend_copy_30_s3/I1</td>
</tr>
<tr>
<td>8.109</td>
<td>0.923</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>u_fra_div/dividend_copy_30_s3/F</td>
</tr>
<tr>
<td>8.425</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_3_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_3_s1/CLK</td>
</tr>
<tr>
<td>11.132</td>
<td>-0.038</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_fra_div/dividend_copy_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.870, 67.128%; route: 1.986, 27.376%; tC2Q: 0.399, 5.496% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fra_div/divider_copy_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fra_div/dividend_copy_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/divider_copy_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.399</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_fra_div/divider_copy_0_s0/Q</td>
</tr>
<tr>
<td>1.986</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s124/I1</td>
</tr>
<tr>
<td>2.896</td>
<td>0.909</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s124/COUT</td>
</tr>
<tr>
<td>2.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s125/CIN</td>
</tr>
<tr>
<td>2.945</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s125/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s126/CIN</td>
</tr>
<tr>
<td>2.995</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s126/COUT</td>
</tr>
<tr>
<td>2.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s127/CIN</td>
</tr>
<tr>
<td>3.044</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s127/COUT</td>
</tr>
<tr>
<td>3.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s128/CIN</td>
</tr>
<tr>
<td>3.094</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s128/COUT</td>
</tr>
<tr>
<td>3.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s129/CIN</td>
</tr>
<tr>
<td>3.143</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s129/COUT</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s130/CIN</td>
</tr>
<tr>
<td>3.193</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s130/COUT</td>
</tr>
<tr>
<td>3.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s131/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s131/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s132/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s132/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s133/CIN</td>
</tr>
<tr>
<td>3.342</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s133/COUT</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s134/CIN</td>
</tr>
<tr>
<td>3.391</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s134/COUT</td>
</tr>
<tr>
<td>3.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s135/CIN</td>
</tr>
<tr>
<td>3.441</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s135/COUT</td>
</tr>
<tr>
<td>3.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s136/CIN</td>
</tr>
<tr>
<td>3.491</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s136/COUT</td>
</tr>
<tr>
<td>3.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s137/CIN</td>
</tr>
<tr>
<td>3.540</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s137/COUT</td>
</tr>
<tr>
<td>3.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s138/CIN</td>
</tr>
<tr>
<td>3.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s138/COUT</td>
</tr>
<tr>
<td>3.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s139/CIN</td>
</tr>
<tr>
<td>3.639</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s139/COUT</td>
</tr>
<tr>
<td>3.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s140/CIN</td>
</tr>
<tr>
<td>3.689</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s140/COUT</td>
</tr>
<tr>
<td>3.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s141/CIN</td>
</tr>
<tr>
<td>3.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s141/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s142/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s142/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s143/CIN</td>
</tr>
<tr>
<td>3.838</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s143/COUT</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s144/CIN</td>
</tr>
<tr>
<td>3.887</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s144/COUT</td>
</tr>
<tr>
<td>3.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s145/CIN</td>
</tr>
<tr>
<td>3.937</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s145/COUT</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s146/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s146/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s147/CIN</td>
</tr>
<tr>
<td>4.036</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s147/COUT</td>
</tr>
<tr>
<td>4.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s148/CIN</td>
</tr>
<tr>
<td>4.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s148/COUT</td>
</tr>
<tr>
<td>4.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s149/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s149/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s150/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s150/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s151/CIN</td>
</tr>
<tr>
<td>4.234</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s151/COUT</td>
</tr>
<tr>
<td>4.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s152/CIN</td>
</tr>
<tr>
<td>4.284</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s152/COUT</td>
</tr>
<tr>
<td>4.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s153/CIN</td>
</tr>
<tr>
<td>4.334</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s153/COUT</td>
</tr>
<tr>
<td>4.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s154/CIN</td>
</tr>
<tr>
<td>4.383</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s154/COUT</td>
</tr>
<tr>
<td>4.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n48_s155/CIN</td>
</tr>
<tr>
<td>4.433</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n48_s155/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s9/I3</td>
</tr>
<tr>
<td>5.395</td>
<td>0.545</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_fra_div/n935_s9/F</td>
</tr>
<tr>
<td>5.813</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/n935_s2/I1</td>
</tr>
<tr>
<td>6.769</td>
<td>0.956</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_fra_div/n935_s2/F</td>
</tr>
<tr>
<td>7.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_fra_div/dividend_copy_30_s3/I1</td>
</tr>
<tr>
<td>8.109</td>
<td>0.923</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>u_fra_div/dividend_copy_30_s3/F</td>
</tr>
<tr>
<td>8.425</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_4_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.854</td>
<td>0.854</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.170</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_fra_div/dividend_copy_4_s1/CLK</td>
</tr>
<tr>
<td>11.132</td>
<td>-0.038</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_fra_div/dividend_copy_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.870, 67.128%; route: 1.986, 27.376%; tC2Q: 0.399, 5.496% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.854, 73.009%; route: 0.316, 26.991% </td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
