{"vcs1":{"timestamp_begin":1768399123.338197587, "rt":3.32, "ut":2.48, "st":0.33}}
{"vcselab":{"timestamp_begin":1768399126.762360865, "rt":0.85, "ut":0.29, "st":0.22}}
{"link":{"timestamp_begin":1768399127.708783782, "rt":0.52, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768399122.706248563}
{"VCS_COMP_START_TIME": 1768399122.706248563}
{"VCS_COMP_END_TIME": 1768399254.626938400}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331716}}
{"stitch_vcselab": {"peak_mem": 231536}}
