--- src/devdescr.cc_orig	Mon Aug  8 19:31:45 2011
+++ src/devdescr.cc	Tue Aug  2 18:24:29 2011
@@ -3186,7 +3186,7 @@
 	8, 512,	// 4096 bytes EEPROM
 	35 * 4,	// 35 interrupt vectors
 	DEVFL_MKII_ONLY,
-	NULL,	// registers not yet defined
+	atmega1284p_io_registers,	
         false,
 	{
 	    0	// no mkI support
--- src/ioreg.h_orig	Mon Aug  8 19:31:25 2011
+++ src/ioreg.h	Tue Aug  2 18:23:34 2011
@@ -38,5 +38,6 @@
 extern gdb_io_reg_def_type atmega32_io_registers[];
 extern gdb_io_reg_def_type atmega128_io_registers[];
 extern gdb_io_reg_def_type iocan128_io_registers[];
+extern gdb_io_reg_def_type atmega1284p_io_registers[];
 
 #endif /* INCLUDE_IOREG_H */

--- src/ioreg.cc_orig	Mon Aug  8 19:31:31 2011
+++ src/ioreg.cc	Tue Aug  2 18:24:15 2011
@@ -624,3 +624,123 @@
     { "CANMSG",  0xFA, 0x00 },
     { 0, 0, 0 }
 };
+
+gdb_io_reg_def_type atmega1284p_io_registers[] =
+{
+     { "PINA", 0x20, 0x00 },
+     { "DDRA", 0x21, 0x00 },
+     { "PORTA", 0x22, 0x00 },
+     { "PINB", 0x23, 0x00 },
+     { "DDRB", 0x24, 0x00 },
+     { "PORTB", 0x25, 0x00 },
+     { "PINC", 0x26, 0x00 },
+     { "DDRC", 0x27, 0x00 },
+     { "PORTC", 0x28, 0x00 },
+     { "PIND", 0x29, 0x00 },
+     { "DDRD", 0x2a, 0x00 },
+     { "PORTD", 0x2b, 0x00 },
+     { "TIFR0", 0x35, 0x00 },
+     { "TIFR1", 0x36, 0x00 },
+     { "TIFR2", 0x37, 0x00 },
+     { "TIFR3", 0x38, 0x00 },
+     { "PCIFR", 0x3b, 0x00 },
+     { "EIFR", 0x3c, 0x00 },
+     { "EIMSK", 0x3d, 0x00 },
+     { "GPIOR0", 0x3e, 0x00 },
+     { "EECR", 0x3f, 0x00 },
+     { "EEDR", 0x40, 0x00 },
+     { "EEARL", 0x41, 0x00 },
+     { "EEARH", 0x42, 0x00 },
+     { "GTCCR", 0x43, 0x00 },
+     { "TCCR0A", 0x44, 0x00 },
+     { "TCCR0B", 0x45, 0x00 },
+     { "TCNT0", 0x46, 0x00 },
+     { "OCR0A", 0x47, 0x00 },
+     { "OCR0B", 0x48, 0x00 },
+     { "GPIOR1", 0x4a, 0x00 },
+     { "GPIOR2", 0x4b, 0x00 },
+     { "SPCR", 0x4c, 0x00 },
+     { "SPSR", 0x4d, 0x00 },
+     { "SPDR", 0x4e, 0x00 },
+     { "ACSR", 0x50, 0x00 },
+     { "OCDR", 0x51, 0x00 },
+     { "SMCR", 0x53, 0x00 },
+     { "MCUSR", 0x54, 0x00 },
+     { "MCUCR", 0x55, 0x00 },
+     { "SPMCSR", 0x57, 0x00 },
+     { "RAMPZ", 0x5b, 0x00 },
+     { "SPL", 0x5d, 0x00 },
+     { "SPH", 0x5e, 0x00 },
+     { "SREG", 0x5f, 0x00 },
+     { "WDTCSR", 0x60, 0x00 },
+     { "CLKPR", 0x61, 0x00 },
+     { "PRR0", 0x64, 0x00 },
+     { "PRR1", 0x65, 0x00 },
+     { "OSCCAL", 0x66, 0x00 },
+     { "PCICR", 0x68, 0x00 },
+     { "EICRA", 0x69, 0x00 },
+     { "PCMSK0", 0x6b, 0x00 },
+     { "PCMSK1", 0x6c, 0x00 },
+     { "PCMSK2", 0x6d, 0x00 },
+     { "TIMSK0", 0x6e, 0x00 },
+     { "TIMSK1", 0x6f, 0x00 },
+     { "TIMSK2", 0x70, 0x00 },
+     { "TIMSK3", 0x71, 0x00 },
+     { "PCMSK3", 0x73, 0x00 },
+     { "ADCL", 0x78, IO_REG_RSE },
+     { "ADCH", 0x79, IO_REG_RSE },
+     { "ADCSRA", 0x7a, 0x00 },
+     { "ADCSRB", 0x7b, 0x00 },
+     { "ADMUX", 0x7c, 0x00 },
+     { "DIDR0", 0x7e, 0x00 },
+     { "DIDR1", 0x7f, 0x00 },
+     { "TCCR1A", 0x80, 0x00 },
+     { "TCCR1B", 0x81, 0x00 },
+     { "TCCR1C", 0x82, 0x00 },
+     { "TCNT1L", 0x84, 0x00 },
+     { "TCNT1H", 0x85, 0x00 },
+     { "ICR1L", 0x86, 0x00 },
+     { "ICR1H", 0x87, 0x00 },
+     { "OCR1AL", 0x88, 0x00 },
+     { "OCR1AH", 0x89, 0x00 },
+     { "OCR1BL", 0x8a, 0x00 },
+     { "OCR1BH", 0x8b, 0x00 },
+     { "TCCR3A", 0x90, 0x00 },
+     { "TCCR3B", 0x91, 0x00 },
+     { "TCCR3C", 0x92, 0x00 },
+     { "TCNT3L", 0x94, 0x00 },
+     { "TCNT3H", 0x95, 0x00 },
+     { "ICR3L", 0x96, 0x00 },
+     { "ICR3H", 0x97, 0x00 },
+     { "OCR3AL", 0x98, 0x00 },
+     { "OCR3AH", 0x99, 0x00 },
+     { "OCR3BL", 0x9a, 0x00 },
+     { "OCR3BH", 0x9b, 0x00 },
+     { "TCCR2A", 0xb0, 0x00 },
+     { "TCCR2B", 0xb1, 0x00 },
+     { "TCNT2", 0xb2, 0x00 },
+     { "OCR2A", 0xb3, 0x00 },
+     { "OCR2B", 0xb4, 0x00 },
+     { "ASSR", 0xb6, 0x00 },
+     { "TWBR", 0xb8, 0x00 },
+     { "TWSR", 0xb9, 0x00 },
+     { "TWAR", 0xba, 0x00 },
+     { "TWDR", 0xbb, 0x00 },
+     { "TWCR", 0xbc, 0x00 },
+     { "TWAMR", 0xbd, 0x00 },
+     { "UCSR0A", 0xc0, 0x00 },
+     { "UCSR0B", 0xc1, 0x00 },
+     { "UCSR0C", 0xc2, 0x00 },
+     { "UBRR0L", 0xc4, 0x00 },
+     { "UBRR0H", 0xc5, 0x00 },
+     { "UDR0", 0xc6, IO_REG_RSE },
+     { "UCSR1A", 0xc8, 0x00 },
+     { "UCSR1B", 0xc9, 0x00 },
+     { "UCSR1C", 0xca, 0x00 },
+     { "UBRR1L", 0xcc, 0x00 },
+     { "UBRR1H", 0xcd, 0x00 },
+     { "UDR1", 0xce, IO_REG_RSE },
+    { 0, 0, 0 }
+};
+
+
