Following VHDL code is the implementation of convolution. The project will be continued after February 25th due to the final exams.
