#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Apr 28 17:10:44 2014
# Process ID: 23213
# Log file: /home/raghu/work/projects/dma3/vivado.log
# Journal file: /home/raghu/work/projects/dma3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raghu/work/projects/dma3/dma3.xpr
report_ip_status -name ip_status_1 
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_0 ] ]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
assign_bd_address [get_bd_addr_segs {blkB/bram_ctrl_in_blk/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {blkA/bram_ctrl_in_blk/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {blkAB/bram_ctrl_outblk/S_AXI/Mem0 }]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_TARGET_ADDR {0xC0000000} CONFIG.C_M_AXI_B2_TARGET_ADDR {0xC1000000} CONFIG.C_M_AXI_B3_TARGET_ADDR {0xC2000000}] [get_bd_cells bmm_top_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
update_ip_catalkg -rebuild
update_ip_catalog -rebuild
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
update_ip_catalog -rebuild
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
update_ip_catalog -rebuild
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_perf_mon:5.0 axi_perf_mon_0
endgroup
delete_bd_objs [get_bd_cells axi_perf_mon_0]
update_ip_catalog -rebuild
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkB/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {4096}] [get_bd_cells blkAB/blk_mem_gen_outblk]
endgroup
set_property range 256K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 1M [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem01}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 1M [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
update_ip_catalog -rebuild
upgrade_bd_cells [get_bd_cells [list /bmm_top_0]]
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 blkAB/axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells blkAB/axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets blkAB/axi_bram_ctrl_0_bram_porta]
connect_bd_intf_net [get_bd_intf_pins blkAB/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blkAB/blk_mem_gen_outblk/BRAM_PORTA]
save_bd_design
startgroup
endgroup
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
reset_run synth_1
connect_bd_net -net [get_bd_nets blkAB/processing_system7_0_fclk_clk0] [get_bd_pins blkAB/s_axi_aclk] [get_bd_pins blkAB/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net -net [get_bd_nets blkAB/proc_sys_reset_peripheral_aresetn] [get_bd_pins blkAB/s_axi_aresetn] [get_bd_pins blkAB/axi_bram_ctrl_0/s_axi_aresetn]
delete_bd_objs [get_bd_intf_nets blkAB/axi_interconnect_0_m00_axi]
connect_bd_intf_net [get_bd_intf_pins blkAB/S_AXI] [get_bd_intf_pins blkAB/axi_bram_ctrl_0/S_AXI]
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
report_utilization -name utilization_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
delete_bd_objs [get_bd_intf_nets blkAB/s_axi_1]
connect_bd_intf_net [get_bd_intf_pins blkAB/S_AXI] [get_bd_intf_pins blkAB/bram_ctrl_outblk/S_AXI]
save_bd_design
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
assign_bd_address [get_bd_addr_segs {blkAB/bram_ctrl_outblk/S_AXI/Mem0 }]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
