// Seed: 2082258873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_6, id_7, id_8;
  assign id_5 = "";
  reg id_9, id_10;
  reg id_11 = id_9;
  assign id_6.id_6 = id_10 + id_11;
  reg id_12, id_13 = id_3, id_14 = id_3;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4
  );
  always $display(id_7);
  assign id_10 = 1;
  always id_10 <= (id_6);
  assign {1, id_3, id_8} = id_3;
endmodule
