# verilog [![Hackage version](https://img.shields.io/hackage/v/verilog.svg?style=flat)](http://hackage.haskell.org/package/verilog)

A parser and DSL supporting a small subset of Verilog-95. Intended for machine generated, synthesizable code.
