INFO: [VRFC 10-2263] Analyzing Verilog file "/home/npl/Learning_Vivado/seq_lab/seq_lab.srcs/sources_1/new/sel_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_case
