Simulator report for 3156lab2_qsim
Fri Jun 21 12:49:43 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 275 nodes    ;
; Simulation Coverage         ;      27.27 % ;
; Total Number of Transitions ; 440          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                 ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                                    ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                     ;               ;
; Vector input source                                                                        ; H:/qyang063/Documents/3156lab2/Waveform_mux8to1test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                      ; On            ;
; Check outputs                                                                              ; Off                                                     ; Off           ;
; Report simulation coverage                                                                 ; On                                                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                     ; Off           ;
; Detect glitches                                                                            ; Off                                                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                    ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                               ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                               ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      27.27 % ;
; Total nodes checked                                 ; 275          ;
; Total output ports checked                          ; 275          ;
; Total output ports with complete 1/0-value coverage ; 75           ;
; Total output ports with no 1/0-value coverage       ; 200          ;
; Total output ports with no 1-value coverage         ; 200          ;
; Total output ports with no 0-value coverage         ; 200          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                      ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |mux8to1test|o_O[7]                           ; |mux8to1test|o_O[7]                           ; pin_out          ;
; |mux8to1test|o_O[6]                           ; |mux8to1test|o_O[6]                           ; pin_out          ;
; |mux8to1test|o_O[5]                           ; |mux8to1test|o_O[5]                           ; pin_out          ;
; |mux8to1test|o_O[4]                           ; |mux8to1test|o_O[4]                           ; pin_out          ;
; |mux8to1test|o_O[3]                           ; |mux8to1test|o_O[3]                           ; pin_out          ;
; |mux8to1test|o_O[2]                           ; |mux8to1test|o_O[2]                           ; pin_out          ;
; |mux8to1test|o_O[1]                           ; |mux8to1test|o_O[1]                           ; pin_out          ;
; |mux8to1test|o_O[0]                           ; |mux8to1test|o_O[0]                           ; pin_out          ;
; |mux8to1test|S[2]                             ; |mux8to1test|S[2]                             ; out              ;
; |mux8to1test|S[1]                             ; |mux8to1test|S[1]                             ; out              ;
; |mux8to1test|S[0]                             ; |mux8to1test|S[0]                             ; out              ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~4   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~5   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~6   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~7   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~8   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~8   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~9   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~9   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~10  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~10  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~11  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~11  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[0]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[1]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[2]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[3]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[4]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[5]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[6]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[7]  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~2  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~2  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~3  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~3  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~9  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~9  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~10 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~10 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~11 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~11 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[0] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[0] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[1] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[1] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[2] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[2] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[3] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[3] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~4  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~4  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~5  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~5  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~6  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~6  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~7  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~7  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~12 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~12 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~13 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~13 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~14 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~14 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~15 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~15 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[4] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[4] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[5] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[5] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[6] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[6] ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |mux8to1test|i0[7]                            ; |mux8to1test|i0[7]                            ; out              ;
; |mux8to1test|i0[6]                            ; |mux8to1test|i0[6]                            ; out              ;
; |mux8to1test|i0[5]                            ; |mux8to1test|i0[5]                            ; out              ;
; |mux8to1test|i0[4]                            ; |mux8to1test|i0[4]                            ; out              ;
; |mux8to1test|i0[3]                            ; |mux8to1test|i0[3]                            ; out              ;
; |mux8to1test|i0[2]                            ; |mux8to1test|i0[2]                            ; out              ;
; |mux8to1test|i0[1]                            ; |mux8to1test|i0[1]                            ; out              ;
; |mux8to1test|i0[0]                            ; |mux8to1test|i0[0]                            ; out              ;
; |mux8to1test|i1[7]                            ; |mux8to1test|i1[7]                            ; out              ;
; |mux8to1test|i1[6]                            ; |mux8to1test|i1[6]                            ; out              ;
; |mux8to1test|i1[5]                            ; |mux8to1test|i1[5]                            ; out              ;
; |mux8to1test|i1[4]                            ; |mux8to1test|i1[4]                            ; out              ;
; |mux8to1test|i1[3]                            ; |mux8to1test|i1[3]                            ; out              ;
; |mux8to1test|i1[2]                            ; |mux8to1test|i1[2]                            ; out              ;
; |mux8to1test|i1[1]                            ; |mux8to1test|i1[1]                            ; out              ;
; |mux8to1test|i1[0]                            ; |mux8to1test|i1[0]                            ; out              ;
; |mux8to1test|i2[7]                            ; |mux8to1test|i2[7]                            ; out              ;
; |mux8to1test|i2[6]                            ; |mux8to1test|i2[6]                            ; out              ;
; |mux8to1test|i2[5]                            ; |mux8to1test|i2[5]                            ; out              ;
; |mux8to1test|i2[4]                            ; |mux8to1test|i2[4]                            ; out              ;
; |mux8to1test|i2[3]                            ; |mux8to1test|i2[3]                            ; out              ;
; |mux8to1test|i2[2]                            ; |mux8to1test|i2[2]                            ; out              ;
; |mux8to1test|i2[1]                            ; |mux8to1test|i2[1]                            ; out              ;
; |mux8to1test|i2[0]                            ; |mux8to1test|i2[0]                            ; out              ;
; |mux8to1test|i3[7]                            ; |mux8to1test|i3[7]                            ; out              ;
; |mux8to1test|i3[6]                            ; |mux8to1test|i3[6]                            ; out              ;
; |mux8to1test|i3[5]                            ; |mux8to1test|i3[5]                            ; out              ;
; |mux8to1test|i3[4]                            ; |mux8to1test|i3[4]                            ; out              ;
; |mux8to1test|i3[3]                            ; |mux8to1test|i3[3]                            ; out              ;
; |mux8to1test|i3[2]                            ; |mux8to1test|i3[2]                            ; out              ;
; |mux8to1test|i3[1]                            ; |mux8to1test|i3[1]                            ; out              ;
; |mux8to1test|i3[0]                            ; |mux8to1test|i3[0]                            ; out              ;
; |mux8to1test|i4[7]                            ; |mux8to1test|i4[7]                            ; out              ;
; |mux8to1test|i4[6]                            ; |mux8to1test|i4[6]                            ; out              ;
; |mux8to1test|i4[5]                            ; |mux8to1test|i4[5]                            ; out              ;
; |mux8to1test|i4[4]                            ; |mux8to1test|i4[4]                            ; out              ;
; |mux8to1test|i4[3]                            ; |mux8to1test|i4[3]                            ; out              ;
; |mux8to1test|i4[2]                            ; |mux8to1test|i4[2]                            ; out              ;
; |mux8to1test|i4[1]                            ; |mux8to1test|i4[1]                            ; out              ;
; |mux8to1test|i4[0]                            ; |mux8to1test|i4[0]                            ; out              ;
; |mux8to1test|i5[7]                            ; |mux8to1test|i5[7]                            ; out              ;
; |mux8to1test|i5[6]                            ; |mux8to1test|i5[6]                            ; out              ;
; |mux8to1test|i5[5]                            ; |mux8to1test|i5[5]                            ; out              ;
; |mux8to1test|i5[4]                            ; |mux8to1test|i5[4]                            ; out              ;
; |mux8to1test|i5[3]                            ; |mux8to1test|i5[3]                            ; out              ;
; |mux8to1test|i5[2]                            ; |mux8to1test|i5[2]                            ; out              ;
; |mux8to1test|i5[1]                            ; |mux8to1test|i5[1]                            ; out              ;
; |mux8to1test|i5[0]                            ; |mux8to1test|i5[0]                            ; out              ;
; |mux8to1test|i6[7]                            ; |mux8to1test|i6[7]                            ; out              ;
; |mux8to1test|i6[6]                            ; |mux8to1test|i6[6]                            ; out              ;
; |mux8to1test|i6[5]                            ; |mux8to1test|i6[5]                            ; out              ;
; |mux8to1test|i6[4]                            ; |mux8to1test|i6[4]                            ; out              ;
; |mux8to1test|i6[3]                            ; |mux8to1test|i6[3]                            ; out              ;
; |mux8to1test|i6[2]                            ; |mux8to1test|i6[2]                            ; out              ;
; |mux8to1test|i6[1]                            ; |mux8to1test|i6[1]                            ; out              ;
; |mux8to1test|i6[0]                            ; |mux8to1test|i6[0]                            ; out              ;
; |mux8to1test|i7[7]                            ; |mux8to1test|i7[7]                            ; out              ;
; |mux8to1test|i7[6]                            ; |mux8to1test|i7[6]                            ; out              ;
; |mux8to1test|i7[5]                            ; |mux8to1test|i7[5]                            ; out              ;
; |mux8to1test|i7[4]                            ; |mux8to1test|i7[4]                            ; out              ;
; |mux8to1test|i7[3]                            ; |mux8to1test|i7[3]                            ; out              ;
; |mux8to1test|i7[2]                            ; |mux8to1test|i7[2]                            ; out              ;
; |mux8to1test|i7[1]                            ; |mux8to1test|i7[1]                            ; out              ;
; |mux8to1test|i7[0]                            ; |mux8to1test|i7[0]                            ; out              ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~0   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~1   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~2   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~3   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~12  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~12  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~13  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~13  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~14  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~14  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~15  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~15  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~0  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~0  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~1  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~1  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~4  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~4  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~5  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~5  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~6  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~6  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~7  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~7  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~8  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~8  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~12 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~12 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~13 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~13 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~14 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~14 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~15 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~15 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[4] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[4] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[5] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[5] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[6] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[6] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[7] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[7] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~0  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~0  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~1  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~1  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~2  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~2  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~3  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~3  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~8  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~8  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~9  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~9  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~10 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~10 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~11 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~11 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[0] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[0] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[1] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[1] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[2] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[2] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[3] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[3] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[7] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[7] ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                         ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; Node Name                                     ; Output Port Name                              ; Output Port Type ;
+-----------------------------------------------+-----------------------------------------------+------------------+
; |mux8to1test|i0[7]                            ; |mux8to1test|i0[7]                            ; out              ;
; |mux8to1test|i0[6]                            ; |mux8to1test|i0[6]                            ; out              ;
; |mux8to1test|i0[5]                            ; |mux8to1test|i0[5]                            ; out              ;
; |mux8to1test|i0[4]                            ; |mux8to1test|i0[4]                            ; out              ;
; |mux8to1test|i0[3]                            ; |mux8to1test|i0[3]                            ; out              ;
; |mux8to1test|i0[2]                            ; |mux8to1test|i0[2]                            ; out              ;
; |mux8to1test|i0[1]                            ; |mux8to1test|i0[1]                            ; out              ;
; |mux8to1test|i0[0]                            ; |mux8to1test|i0[0]                            ; out              ;
; |mux8to1test|i1[7]                            ; |mux8to1test|i1[7]                            ; out              ;
; |mux8to1test|i1[6]                            ; |mux8to1test|i1[6]                            ; out              ;
; |mux8to1test|i1[5]                            ; |mux8to1test|i1[5]                            ; out              ;
; |mux8to1test|i1[4]                            ; |mux8to1test|i1[4]                            ; out              ;
; |mux8to1test|i1[3]                            ; |mux8to1test|i1[3]                            ; out              ;
; |mux8to1test|i1[2]                            ; |mux8to1test|i1[2]                            ; out              ;
; |mux8to1test|i1[1]                            ; |mux8to1test|i1[1]                            ; out              ;
; |mux8to1test|i1[0]                            ; |mux8to1test|i1[0]                            ; out              ;
; |mux8to1test|i2[7]                            ; |mux8to1test|i2[7]                            ; out              ;
; |mux8to1test|i2[6]                            ; |mux8to1test|i2[6]                            ; out              ;
; |mux8to1test|i2[5]                            ; |mux8to1test|i2[5]                            ; out              ;
; |mux8to1test|i2[4]                            ; |mux8to1test|i2[4]                            ; out              ;
; |mux8to1test|i2[3]                            ; |mux8to1test|i2[3]                            ; out              ;
; |mux8to1test|i2[2]                            ; |mux8to1test|i2[2]                            ; out              ;
; |mux8to1test|i2[1]                            ; |mux8to1test|i2[1]                            ; out              ;
; |mux8to1test|i2[0]                            ; |mux8to1test|i2[0]                            ; out              ;
; |mux8to1test|i3[7]                            ; |mux8to1test|i3[7]                            ; out              ;
; |mux8to1test|i3[6]                            ; |mux8to1test|i3[6]                            ; out              ;
; |mux8to1test|i3[5]                            ; |mux8to1test|i3[5]                            ; out              ;
; |mux8to1test|i3[4]                            ; |mux8to1test|i3[4]                            ; out              ;
; |mux8to1test|i3[3]                            ; |mux8to1test|i3[3]                            ; out              ;
; |mux8to1test|i3[2]                            ; |mux8to1test|i3[2]                            ; out              ;
; |mux8to1test|i3[1]                            ; |mux8to1test|i3[1]                            ; out              ;
; |mux8to1test|i3[0]                            ; |mux8to1test|i3[0]                            ; out              ;
; |mux8to1test|i4[7]                            ; |mux8to1test|i4[7]                            ; out              ;
; |mux8to1test|i4[6]                            ; |mux8to1test|i4[6]                            ; out              ;
; |mux8to1test|i4[5]                            ; |mux8to1test|i4[5]                            ; out              ;
; |mux8to1test|i4[4]                            ; |mux8to1test|i4[4]                            ; out              ;
; |mux8to1test|i4[3]                            ; |mux8to1test|i4[3]                            ; out              ;
; |mux8to1test|i4[2]                            ; |mux8to1test|i4[2]                            ; out              ;
; |mux8to1test|i4[1]                            ; |mux8to1test|i4[1]                            ; out              ;
; |mux8to1test|i4[0]                            ; |mux8to1test|i4[0]                            ; out              ;
; |mux8to1test|i5[7]                            ; |mux8to1test|i5[7]                            ; out              ;
; |mux8to1test|i5[6]                            ; |mux8to1test|i5[6]                            ; out              ;
; |mux8to1test|i5[5]                            ; |mux8to1test|i5[5]                            ; out              ;
; |mux8to1test|i5[4]                            ; |mux8to1test|i5[4]                            ; out              ;
; |mux8to1test|i5[3]                            ; |mux8to1test|i5[3]                            ; out              ;
; |mux8to1test|i5[2]                            ; |mux8to1test|i5[2]                            ; out              ;
; |mux8to1test|i5[1]                            ; |mux8to1test|i5[1]                            ; out              ;
; |mux8to1test|i5[0]                            ; |mux8to1test|i5[0]                            ; out              ;
; |mux8to1test|i6[7]                            ; |mux8to1test|i6[7]                            ; out              ;
; |mux8to1test|i6[6]                            ; |mux8to1test|i6[6]                            ; out              ;
; |mux8to1test|i6[5]                            ; |mux8to1test|i6[5]                            ; out              ;
; |mux8to1test|i6[4]                            ; |mux8to1test|i6[4]                            ; out              ;
; |mux8to1test|i6[3]                            ; |mux8to1test|i6[3]                            ; out              ;
; |mux8to1test|i6[2]                            ; |mux8to1test|i6[2]                            ; out              ;
; |mux8to1test|i6[1]                            ; |mux8to1test|i6[1]                            ; out              ;
; |mux8to1test|i6[0]                            ; |mux8to1test|i6[0]                            ; out              ;
; |mux8to1test|i7[7]                            ; |mux8to1test|i7[7]                            ; out              ;
; |mux8to1test|i7[6]                            ; |mux8to1test|i7[6]                            ; out              ;
; |mux8to1test|i7[5]                            ; |mux8to1test|i7[5]                            ; out              ;
; |mux8to1test|i7[4]                            ; |mux8to1test|i7[4]                            ; out              ;
; |mux8to1test|i7[3]                            ; |mux8to1test|i7[3]                            ; out              ;
; |mux8to1test|i7[2]                            ; |mux8to1test|i7[2]                            ; out              ;
; |mux8to1test|i7[1]                            ; |mux8to1test|i7[1]                            ; out              ;
; |mux8to1test|i7[0]                            ; |mux8to1test|i7[0]                            ; out              ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~0   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~1   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~2   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~3   ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~12  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~12  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~13  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~13  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~14  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~14  ; out0             ;
; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~15  ; |mux8to1test|mux8to1:inst|mux2to1:mux|o_O~15  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A3[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A2[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A1[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~7   ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0~7   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[7]  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|A0[7]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~0  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~0  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~1  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~1  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~4  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~4  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~5  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~5  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~6  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~6  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~7  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~7  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~8  ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~8  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~12 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~12 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~13 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~13 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~14 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~14 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~15 ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O~15 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[4] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[4] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[5] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[5] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[6] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[6] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[7] ; |mux8to1test|mux8to1:inst|mux4to1:mux0|o_O[7] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A3[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A2[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A1[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~0   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~0   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~1   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~1   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~2   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~2   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~3   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~3   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~4   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~4   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~5   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~5   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~6   ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0~6   ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[0]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[0]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[1]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[1]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[2]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[2]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[3]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[3]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[4]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[4]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[5]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[5]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[6]  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|A0[6]  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~0  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~0  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~1  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~1  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~2  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~2  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~3  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~3  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~8  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~8  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~9  ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~9  ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~10 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~10 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~11 ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O~11 ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[0] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[0] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[1] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[1] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[2] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[2] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[3] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[3] ; out0             ;
; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[7] ; |mux8to1test|mux8to1:inst|mux4to1:mux1|o_O[7] ; out0             ;
+-----------------------------------------------+-----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 21 12:49:41 2024
Info: Command: quartus_sim --simulation_results_format=VWF 3156lab2 -c 3156lab2_qsim
Info (324025): Using vector source file "H:/qyang063/Documents/3156lab2/Waveform_mux8to1test.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      27.27 %
Info (328052): Number of transitions in simulation is 440
Info (324045): Vector file 3156lab2_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4475 megabytes
    Info: Processing ended: Fri Jun 21 12:49:43 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


