INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/FA4bit_Sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA4bit_Sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/HA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/andgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/orgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sources_1/new/xorgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Lab1_Project/Lab1_Project.srcs/sim_1/new/tb_FA4bit_Sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FA4bit_Sub
