Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a9c85012015a4a1eb009d5d5476b9315 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maxFinderTB_behav xil_defaultlib.maxFinderTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture gate of entity xil_defaultlib.andGate_2_bit [andgate_2_bit_default]
Compiling architecture gate of entity xil_defaultlib.orGate_3_bit [orgate_3_bit_default]
Compiling architecture gate of entity xil_defaultlib.maxFinderModule_3_input [maxfindermodule_3_input_default]
Compiling architecture gate of entity xil_defaultlib.maxfindertb
Built simulation snapshot maxFinderTB_behav
