<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4759" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4759{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4759{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4759{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4759{left:190px;bottom:998px;letter-spacing:-0.18px;}
#t5_4759{left:540px;bottom:998px;letter-spacing:-0.11px;}
#t6_4759{left:540px;bottom:976px;letter-spacing:-0.11px;}
#t7_4759{left:540px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t8_4759{left:540px;bottom:938px;letter-spacing:-0.11px;}
#t9_4759{left:540px;bottom:921px;letter-spacing:-0.1px;}
#ta_4759{left:190px;bottom:897px;letter-spacing:-0.21px;}
#tb_4759{left:540px;bottom:897px;letter-spacing:-0.11px;word-spacing:-1.22px;}
#tc_4759{left:540px;bottom:875px;letter-spacing:-0.11px;}
#td_4759{left:540px;bottom:859px;letter-spacing:-0.11px;}
#te_4759{left:540px;bottom:842px;letter-spacing:-0.11px;}
#tf_4759{left:540px;bottom:820px;letter-spacing:-0.11px;}
#tg_4759{left:540px;bottom:804px;letter-spacing:-0.1px;}
#th_4759{left:190px;bottom:779px;letter-spacing:-0.2px;}
#ti_4759{left:540px;bottom:779px;letter-spacing:-0.12px;}
#tj_4759{left:540px;bottom:758px;letter-spacing:-0.12px;}
#tk_4759{left:540px;bottom:741px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_4759{left:540px;bottom:719px;letter-spacing:-0.11px;}
#tm_4759{left:540px;bottom:703px;letter-spacing:-0.1px;}
#tn_4759{left:190px;bottom:678px;letter-spacing:-0.2px;}
#to_4759{left:540px;bottom:678px;letter-spacing:-0.14px;}
#tp_4759{left:190px;bottom:654px;letter-spacing:-0.18px;}
#tq_4759{left:540px;bottom:654px;letter-spacing:-0.11px;}
#tr_4759{left:540px;bottom:632px;letter-spacing:-0.11px;}
#ts_4759{left:540px;bottom:616px;letter-spacing:-0.11px;}
#tt_4759{left:540px;bottom:594px;letter-spacing:-0.11px;}
#tu_4759{left:540px;bottom:577px;letter-spacing:-0.1px;}
#tv_4759{left:190px;bottom:553px;letter-spacing:-0.21px;}
#tw_4759{left:540px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_4759{left:540px;bottom:532px;letter-spacing:-0.11px;}
#ty_4759{left:540px;bottom:515px;letter-spacing:-0.11px;}
#tz_4759{left:540px;bottom:498px;letter-spacing:-0.12px;}
#t10_4759{left:540px;bottom:477px;letter-spacing:-0.11px;}
#t11_4759{left:540px;bottom:460px;letter-spacing:-0.1px;}
#t12_4759{left:190px;bottom:435px;letter-spacing:-0.17px;}
#t13_4759{left:540px;bottom:435px;letter-spacing:-0.12px;}
#t14_4759{left:540px;bottom:414px;letter-spacing:-0.11px;}
#t15_4759{left:540px;bottom:397px;letter-spacing:-0.11px;}
#t16_4759{left:540px;bottom:380px;letter-spacing:-0.11px;}
#t17_4759{left:540px;bottom:359px;letter-spacing:-0.11px;}
#t18_4759{left:540px;bottom:342px;letter-spacing:-0.1px;}
#t19_4759{left:190px;bottom:318px;letter-spacing:-0.17px;}
#t1a_4759{left:540px;bottom:318px;letter-spacing:-0.12px;}
#t1b_4759{left:540px;bottom:296px;letter-spacing:-0.11px;}
#t1c_4759{left:540px;bottom:279px;letter-spacing:-0.11px;}
#t1d_4759{left:540px;bottom:263px;letter-spacing:-0.11px;}
#t1e_4759{left:540px;bottom:241px;letter-spacing:-0.11px;}
#t1f_4759{left:540px;bottom:224px;letter-spacing:-0.1px;}
#t1g_4759{left:190px;bottom:200px;letter-spacing:-0.17px;}
#t1h_4759{left:540px;bottom:200px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_4759{left:540px;bottom:179px;letter-spacing:-0.11px;}
#t1j_4759{left:540px;bottom:162px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_4759{left:540px;bottom:140px;letter-spacing:-0.11px;}
#t1l_4759{left:540px;bottom:124px;letter-spacing:-0.1px;}
#t1m_4759{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_4759{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1o_4759{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1p_4759{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1q_4759{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1r_4759{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t1s_4759{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1t_4759{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1u_4759{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4759{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4759{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4759{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4759{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4759{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4759" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4759Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4759" style="-webkit-user-select: none;"><object width="935" height="1210" data="4759/4759.svg" type="image/svg+xml" id="pdf4759" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4759" class="t s1_4759">Vol. 4 </span><span id="t2_4759" class="t s1_4759">2-237 </span>
<span id="t3_4759" class="t s2_4759">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4759" class="t s3_4759">20 </span><span id="t5_4759" class="t s3_4759">Graphics Driver Log </span>
<span id="t6_4759" class="t s3_4759">When set, indicates that the Graphics Driver Status </span>
<span id="t7_4759" class="t s3_4759">bit has asserted since the log bit was last cleared. </span>
<span id="t8_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="t9_4759" class="t s3_4759">writing 0. </span>
<span id="ta_4759" class="t s3_4759">21 </span><span id="tb_4759" class="t s3_4759">Autonomous Utilization-Based Frequency Control Log </span>
<span id="tc_4759" class="t s3_4759">When set, indicates that the Autonomous Utilization- </span>
<span id="td_4759" class="t s3_4759">Based Frequency Control Status bit has asserted </span>
<span id="te_4759" class="t s3_4759">since the log bit was last cleared. </span>
<span id="tf_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="tg_4759" class="t s3_4759">writing 0. </span>
<span id="th_4759" class="t s3_4759">22 </span><span id="ti_4759" class="t s3_4759">VR Therm Alert Log </span>
<span id="tj_4759" class="t s3_4759">When set, indicates that the VR Therm Alert Status </span>
<span id="tk_4759" class="t s3_4759">bit has asserted since the log bit was last cleared. </span>
<span id="tl_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="tm_4759" class="t s3_4759">writing 0. </span>
<span id="tn_4759" class="t s3_4759">23 </span><span id="to_4759" class="t s3_4759">Reserved </span>
<span id="tp_4759" class="t s3_4759">24 </span><span id="tq_4759" class="t s3_4759">Electrical Design Point Log </span>
<span id="tr_4759" class="t s3_4759">When set, indicates that the EDP Status bit has </span>
<span id="ts_4759" class="t s3_4759">asserted since the log bit was last cleared. </span>
<span id="tt_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="tu_4759" class="t s3_4759">writing 0. </span>
<span id="tv_4759" class="t s3_4759">25 </span><span id="tw_4759" class="t s3_4759">Core Power Limiting Log </span>
<span id="tx_4759" class="t s3_4759">When set, indicates that the Core Power Limiting </span>
<span id="ty_4759" class="t s3_4759">Status bit has asserted since the log bit was last </span>
<span id="tz_4759" class="t s3_4759">cleared. </span>
<span id="t10_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="t11_4759" class="t s3_4759">writing 0. </span>
<span id="t12_4759" class="t s3_4759">26 </span><span id="t13_4759" class="t s3_4759">Package-Level PL1 Power Limiting Log </span>
<span id="t14_4759" class="t s3_4759">When set, indicates that the Package Level PL1 </span>
<span id="t15_4759" class="t s3_4759">Power Limiting Status bit has asserted since the log </span>
<span id="t16_4759" class="t s3_4759">bit was last cleared. </span>
<span id="t17_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="t18_4759" class="t s3_4759">writing 0. </span>
<span id="t19_4759" class="t s3_4759">27 </span><span id="t1a_4759" class="t s3_4759">Package-Level PL2 Power Limiting Log </span>
<span id="t1b_4759" class="t s3_4759">When set, indicates that the Package Level PL2 </span>
<span id="t1c_4759" class="t s3_4759">Power Limiting Status bit has asserted since the log </span>
<span id="t1d_4759" class="t s3_4759">bit was last cleared. </span>
<span id="t1e_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="t1f_4759" class="t s3_4759">writing 0. </span>
<span id="t1g_4759" class="t s3_4759">28 </span><span id="t1h_4759" class="t s3_4759">Max Turbo Limit Log </span>
<span id="t1i_4759" class="t s3_4759">When set, indicates that the Max Turbo Limit Status </span>
<span id="t1j_4759" class="t s3_4759">bit has asserted since the log bit was last cleared. </span>
<span id="t1k_4759" class="t s3_4759">This log bit will remain set until cleared by software </span>
<span id="t1l_4759" class="t s3_4759">writing 0. </span>
<span id="t1m_4759" class="t s4_4759">Table 2-30. </span><span id="t1n_4759" class="t s4_4759">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1o_4759" class="t s5_4759">Register </span>
<span id="t1p_4759" class="t s5_4759">Address </span><span id="t1q_4759" class="t s5_4759">Register Name / Bit Fields </span><span id="t1r_4759" class="t s5_4759">Scope </span><span id="t1s_4759" class="t s5_4759">Bit Description </span>
<span id="t1t_4759" class="t s5_4759">Hex </span><span id="t1u_4759" class="t s5_4759">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
