

================================================================
== Vitis HLS Report for 'twoNormSquared'
================================================================
* Date:           Fri Jan  9 14:24:14 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.300 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 200
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.57>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_loc54 = alloca i64 1"   --->   Operation 201 'alloca' 'p_loc54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_loc53 = alloca i64 1"   --->   Operation 202 'alloca' 'p_loc53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_loc52 = alloca i64 1"   --->   Operation 203 'alloca' 'p_loc52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_loc51 = alloca i64 1"   --->   Operation 204 'alloca' 'p_loc51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_loc50 = alloca i64 1"   --->   Operation 205 'alloca' 'p_loc50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_loc49 = alloca i64 1"   --->   Operation 206 'alloca' 'p_loc49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_loc48 = alloca i64 1"   --->   Operation 207 'alloca' 'p_loc48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_loc47 = alloca i64 1"   --->   Operation 208 'alloca' 'p_loc47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_loc46 = alloca i64 1"   --->   Operation 209 'alloca' 'p_loc46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_loc45 = alloca i64 1"   --->   Operation 210 'alloca' 'p_loc45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_loc44 = alloca i64 1"   --->   Operation 211 'alloca' 'p_loc44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_loc43 = alloca i64 1"   --->   Operation 212 'alloca' 'p_loc43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_loc42 = alloca i64 1"   --->   Operation 213 'alloca' 'p_loc42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_loc41 = alloca i64 1"   --->   Operation 214 'alloca' 'p_loc41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_loc40 = alloca i64 1"   --->   Operation 215 'alloca' 'p_loc40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%p_loc39 = alloca i64 1"   --->   Operation 216 'alloca' 'p_loc39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_loc38 = alloca i64 1"   --->   Operation 217 'alloca' 'p_loc38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%p_loc37 = alloca i64 1"   --->   Operation 218 'alloca' 'p_loc37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%p_loc36 = alloca i64 1"   --->   Operation 219 'alloca' 'p_loc36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_loc35 = alloca i64 1"   --->   Operation 220 'alloca' 'p_loc35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_loc34 = alloca i64 1"   --->   Operation 221 'alloca' 'p_loc34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 222 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%p_loc32 = alloca i64 1"   --->   Operation 223 'alloca' 'p_loc32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_loc31 = alloca i64 1"   --->   Operation 224 'alloca' 'p_loc31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_loc30 = alloca i64 1"   --->   Operation 225 'alloca' 'p_loc30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 226 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 227 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 228 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 229 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.57ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %n"   --->   Operation 230 'read' 'n_read' <Predicate = true> <Delay = 0.57> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 231 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (1.06ns)   --->   "%call_ln0 = call void @twoNormSquared_Pipeline_accum_loop, i32 %n_read, i512 %temp, i64 %p_loc, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34, i64 %p_loc35, i64 %p_loc36, i64 %p_loc37, i64 %p_loc38, i64 %p_loc39, i64 %p_loc40, i64 %p_loc41, i64 %p_loc42, i64 %p_loc43, i64 %p_loc44, i64 %p_loc45, i64 %p_loc46, i64 %p_loc47, i64 %p_loc48, i64 %p_loc49, i64 %p_loc50, i64 %p_loc51, i64 %p_loc52, i64 %p_loc53, i64 %p_loc54"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln0 = call void @twoNormSquared_Pipeline_accum_loop, i32 %n_read, i512 %temp, i64 %p_loc, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34, i64 %p_loc35, i64 %p_loc36, i64 %p_loc37, i64 %p_loc38, i64 %p_loc39, i64 %p_loc40, i64 %p_loc41, i64 %p_loc42, i64 %p_loc43, i64 %p_loc44, i64 %p_loc45, i64 %p_loc46, i64 %p_loc47, i64 %p_loc48, i64 %p_loc49, i64 %p_loc50, i64 %p_loc51, i64 %p_loc52, i64 %p_loc53, i64 %p_loc54"   --->   Operation 233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc48_load = muxlogic i64 %p_loc48"   --->   Operation 234 'muxlogic' 'MuxLogicAddr_to_p_loc48_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%p_loc48_load = load i64 %p_loc48"   --->   Operation 235 'load' 'p_loc48_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres = muxlogic i64 %p_loc48_load"   --->   Operation 236 'muxlogic' 'muxLogicI0_to_dres' <Predicate = true> <Delay = 1.16>
ST_4 : Operation 237 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres = muxlogic i64 0"   --->   Operation 237 'muxlogic' 'muxLogicI1_to_dres' <Predicate = true> <Delay = 1.16>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 238 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres = muxlogic i64 %p_loc48_load"   --->   Operation 238 'muxlogic' 'muxLogicI0_to_dres' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres = muxlogic i64 0"   --->   Operation 239 'muxlogic' 'muxLogicI1_to_dres' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [7/7] (2.02ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 240 'dadd' 'dres' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 241 [6/7] (2.19ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 241 'dadd' 'dres' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 242 [5/7] (2.19ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 242 'dadd' 'dres' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 243 [4/7] (2.19ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 243 'dadd' 'dres' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 244 [3/7] (2.19ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 244 'dadd' 'dres' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 245 [2/7] (2.19ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 245 'dadd' 'dres' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.25>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc49_load = muxlogic i64 %p_loc49"   --->   Operation 246 'muxlogic' 'MuxLogicAddr_to_p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%p_loc49_load = load i64 %p_loc49"   --->   Operation 247 'load' 'p_loc49_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/7] (0.09ns)   --->   "%dres = dadd i64 %p_loc48_load, i64 0" [./basic_helper.hpp:145]   --->   Operation 248 'dadd' 'dres' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_136 = muxlogic i64 %dres"   --->   Operation 249 'muxlogic' 'muxLogicI0_to_dres_136' <Predicate = true> <Delay = 1.16>
ST_11 : Operation 250 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_136 = muxlogic i64 %p_loc49_load"   --->   Operation 250 'muxlogic' 'muxLogicI1_to_dres_136' <Predicate = true> <Delay = 1.16>

State 12 <SV = 11> <Delay = 2.02>
ST_12 : Operation 251 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_136 = muxlogic i64 %dres"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_dres_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_136 = muxlogic i64 %p_loc49_load"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_dres_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [7/7] (2.02ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 253 'dadd' 'dres_136' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 254 [6/7] (2.19ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 254 'dadd' 'dres_136' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.19>
ST_14 : Operation 255 [5/7] (2.19ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 255 'dadd' 'dres_136' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 256 [4/7] (2.19ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 256 'dadd' 'dres_136' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 257 [3/7] (2.19ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 257 'dadd' 'dres_136' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 258 [2/7] (2.19ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 258 'dadd' 'dres_136' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.25>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc50_load = muxlogic i64 %p_loc50"   --->   Operation 259 'muxlogic' 'MuxLogicAddr_to_p_loc50_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%p_loc50_load = load i64 %p_loc50"   --->   Operation 260 'load' 'p_loc50_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/7] (0.09ns)   --->   "%dres_136 = dadd i64 %dres, i64 %p_loc49_load" [./basic_helper.hpp:145]   --->   Operation 261 'dadd' 'dres_136' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_137 = muxlogic i64 %dres_136"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_dres_137' <Predicate = true> <Delay = 1.16>
ST_18 : Operation 263 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_137 = muxlogic i64 %p_loc50_load"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_dres_137' <Predicate = true> <Delay = 1.16>

State 19 <SV = 18> <Delay = 2.02>
ST_19 : Operation 264 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_137 = muxlogic i64 %dres_136"   --->   Operation 264 'muxlogic' 'muxLogicI0_to_dres_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_137 = muxlogic i64 %p_loc50_load"   --->   Operation 265 'muxlogic' 'muxLogicI1_to_dres_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [7/7] (2.02ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 266 'dadd' 'dres_137' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 267 [6/7] (2.19ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 267 'dadd' 'dres_137' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.19>
ST_21 : Operation 268 [5/7] (2.19ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 268 'dadd' 'dres_137' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.19>
ST_22 : Operation 269 [4/7] (2.19ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 269 'dadd' 'dres_137' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.19>
ST_23 : Operation 270 [3/7] (2.19ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 270 'dadd' 'dres_137' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.19>
ST_24 : Operation 271 [2/7] (2.19ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 271 'dadd' 'dres_137' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.25>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc51_load = muxlogic i64 %p_loc51"   --->   Operation 272 'muxlogic' 'MuxLogicAddr_to_p_loc51_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%p_loc51_load = load i64 %p_loc51"   --->   Operation 273 'load' 'p_loc51_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/7] (0.09ns)   --->   "%dres_137 = dadd i64 %dres_136, i64 %p_loc50_load" [./basic_helper.hpp:145]   --->   Operation 274 'dadd' 'dres_137' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 275 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_138 = muxlogic i64 %dres_137"   --->   Operation 275 'muxlogic' 'muxLogicI0_to_dres_138' <Predicate = true> <Delay = 1.16>
ST_25 : Operation 276 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_138 = muxlogic i64 %p_loc51_load"   --->   Operation 276 'muxlogic' 'muxLogicI1_to_dres_138' <Predicate = true> <Delay = 1.16>

State 26 <SV = 25> <Delay = 2.02>
ST_26 : Operation 277 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_138 = muxlogic i64 %dres_137"   --->   Operation 277 'muxlogic' 'muxLogicI0_to_dres_138' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_138 = muxlogic i64 %p_loc51_load"   --->   Operation 278 'muxlogic' 'muxLogicI1_to_dres_138' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [7/7] (2.02ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 279 'dadd' 'dres_138' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.19>
ST_27 : Operation 280 [6/7] (2.19ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 280 'dadd' 'dres_138' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.19>
ST_28 : Operation 281 [5/7] (2.19ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 281 'dadd' 'dres_138' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.19>
ST_29 : Operation 282 [4/7] (2.19ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 282 'dadd' 'dres_138' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.19>
ST_30 : Operation 283 [3/7] (2.19ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 283 'dadd' 'dres_138' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.19>
ST_31 : Operation 284 [2/7] (2.19ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 284 'dadd' 'dres_138' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.25>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc52_load = muxlogic i64 %p_loc52"   --->   Operation 285 'muxlogic' 'MuxLogicAddr_to_p_loc52_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%p_loc52_load = load i64 %p_loc52"   --->   Operation 286 'load' 'p_loc52_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 287 [1/7] (0.09ns)   --->   "%dres_138 = dadd i64 %dres_137, i64 %p_loc51_load" [./basic_helper.hpp:145]   --->   Operation 287 'dadd' 'dres_138' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 288 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_139 = muxlogic i64 %dres_138"   --->   Operation 288 'muxlogic' 'muxLogicI0_to_dres_139' <Predicate = true> <Delay = 1.16>
ST_32 : Operation 289 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_139 = muxlogic i64 %p_loc52_load"   --->   Operation 289 'muxlogic' 'muxLogicI1_to_dres_139' <Predicate = true> <Delay = 1.16>

State 33 <SV = 32> <Delay = 2.02>
ST_33 : Operation 290 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_139 = muxlogic i64 %dres_138"   --->   Operation 290 'muxlogic' 'muxLogicI0_to_dres_139' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_139 = muxlogic i64 %p_loc52_load"   --->   Operation 291 'muxlogic' 'muxLogicI1_to_dres_139' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 292 [7/7] (2.02ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 292 'dadd' 'dres_139' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.19>
ST_34 : Operation 293 [6/7] (2.19ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 293 'dadd' 'dres_139' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.19>
ST_35 : Operation 294 [5/7] (2.19ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 294 'dadd' 'dres_139' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.19>
ST_36 : Operation 295 [4/7] (2.19ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 295 'dadd' 'dres_139' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.19>
ST_37 : Operation 296 [3/7] (2.19ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 296 'dadd' 'dres_139' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.19>
ST_38 : Operation 297 [2/7] (2.19ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 297 'dadd' 'dres_139' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.25>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc53_load = muxlogic i64 %p_loc53"   --->   Operation 298 'muxlogic' 'MuxLogicAddr_to_p_loc53_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 299 [1/1] (0.00ns)   --->   "%p_loc53_load = load i64 %p_loc53"   --->   Operation 299 'load' 'p_loc53_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 300 [1/7] (0.09ns)   --->   "%dres_139 = dadd i64 %dres_138, i64 %p_loc52_load" [./basic_helper.hpp:145]   --->   Operation 300 'dadd' 'dres_139' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 301 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_140 = muxlogic i64 %dres_139"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_dres_140' <Predicate = true> <Delay = 1.16>
ST_39 : Operation 302 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_140 = muxlogic i64 %p_loc53_load"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_dres_140' <Predicate = true> <Delay = 1.16>

State 40 <SV = 39> <Delay = 2.02>
ST_40 : Operation 303 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_140 = muxlogic i64 %dres_139"   --->   Operation 303 'muxlogic' 'muxLogicI0_to_dres_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 304 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_140 = muxlogic i64 %p_loc53_load"   --->   Operation 304 'muxlogic' 'muxLogicI1_to_dres_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 305 [7/7] (2.02ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 305 'dadd' 'dres_140' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.19>
ST_41 : Operation 306 [6/7] (2.19ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 306 'dadd' 'dres_140' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.19>
ST_42 : Operation 307 [5/7] (2.19ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 307 'dadd' 'dres_140' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.19>
ST_43 : Operation 308 [4/7] (2.19ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 308 'dadd' 'dres_140' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.19>
ST_44 : Operation 309 [3/7] (2.19ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 309 'dadd' 'dres_140' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.19>
ST_45 : Operation 310 [2/7] (2.19ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 310 'dadd' 'dres_140' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.25>
ST_46 : Operation 311 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc54_load = muxlogic i64 %p_loc54"   --->   Operation 311 'muxlogic' 'MuxLogicAddr_to_p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%p_loc54_load = load i64 %p_loc54"   --->   Operation 312 'load' 'p_loc54_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 313 [1/7] (0.09ns)   --->   "%dres_140 = dadd i64 %dres_139, i64 %p_loc53_load" [./basic_helper.hpp:145]   --->   Operation 313 'dadd' 'dres_140' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 314 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_141 = muxlogic i64 %dres_140"   --->   Operation 314 'muxlogic' 'muxLogicI0_to_dres_141' <Predicate = true> <Delay = 1.16>
ST_46 : Operation 315 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_141 = muxlogic i64 %p_loc54_load"   --->   Operation 315 'muxlogic' 'muxLogicI1_to_dres_141' <Predicate = true> <Delay = 1.16>

State 47 <SV = 46> <Delay = 2.02>
ST_47 : Operation 316 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_141 = muxlogic i64 %dres_140"   --->   Operation 316 'muxlogic' 'muxLogicI0_to_dres_141' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 317 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_141 = muxlogic i64 %p_loc54_load"   --->   Operation 317 'muxlogic' 'muxLogicI1_to_dres_141' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 318 [7/7] (2.02ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 318 'dadd' 'dres_141' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.19>
ST_48 : Operation 319 [6/7] (2.19ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 319 'dadd' 'dres_141' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.19>
ST_49 : Operation 320 [5/7] (2.19ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 320 'dadd' 'dres_141' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.19>
ST_50 : Operation 321 [4/7] (2.19ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 321 'dadd' 'dres_141' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.19>
ST_51 : Operation 322 [3/7] (2.19ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 322 'dadd' 'dres_141' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.19>
ST_52 : Operation 323 [2/7] (2.19ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 323 'dadd' 'dres_141' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.25>
ST_53 : Operation 324 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc41_load = muxlogic i64 %p_loc41"   --->   Operation 324 'muxlogic' 'MuxLogicAddr_to_p_loc41_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 325 [1/1] (0.00ns)   --->   "%p_loc41_load = load i64 %p_loc41"   --->   Operation 325 'load' 'p_loc41_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 326 [1/7] (0.09ns)   --->   "%dres_141 = dadd i64 %dres_140, i64 %p_loc54_load" [./basic_helper.hpp:145]   --->   Operation 326 'dadd' 'dres_141' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 327 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_142 = muxlogic i64 %dres_141"   --->   Operation 327 'muxlogic' 'muxLogicI0_to_dres_142' <Predicate = true> <Delay = 1.16>
ST_53 : Operation 328 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_142 = muxlogic i64 %p_loc41_load"   --->   Operation 328 'muxlogic' 'muxLogicI1_to_dres_142' <Predicate = true> <Delay = 1.16>

State 54 <SV = 53> <Delay = 2.02>
ST_54 : Operation 329 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_142 = muxlogic i64 %dres_141"   --->   Operation 329 'muxlogic' 'muxLogicI0_to_dres_142' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 330 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_142 = muxlogic i64 %p_loc41_load"   --->   Operation 330 'muxlogic' 'muxLogicI1_to_dres_142' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 331 [7/7] (2.02ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 331 'dadd' 'dres_142' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.19>
ST_55 : Operation 332 [6/7] (2.19ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 332 'dadd' 'dres_142' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.19>
ST_56 : Operation 333 [5/7] (2.19ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 333 'dadd' 'dres_142' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.19>
ST_57 : Operation 334 [4/7] (2.19ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 334 'dadd' 'dres_142' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.19>
ST_58 : Operation 335 [3/7] (2.19ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 335 'dadd' 'dres_142' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.19>
ST_59 : Operation 336 [2/7] (2.19ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 336 'dadd' 'dres_142' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.25>
ST_60 : Operation 337 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc42_load = muxlogic i64 %p_loc42"   --->   Operation 337 'muxlogic' 'MuxLogicAddr_to_p_loc42_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 338 [1/1] (0.00ns)   --->   "%p_loc42_load = load i64 %p_loc42"   --->   Operation 338 'load' 'p_loc42_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 339 [1/7] (0.09ns)   --->   "%dres_142 = dadd i64 %dres_141, i64 %p_loc41_load" [./basic_helper.hpp:145]   --->   Operation 339 'dadd' 'dres_142' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 340 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_143 = muxlogic i64 %dres_142"   --->   Operation 340 'muxlogic' 'muxLogicI0_to_dres_143' <Predicate = true> <Delay = 1.16>
ST_60 : Operation 341 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_143 = muxlogic i64 %p_loc42_load"   --->   Operation 341 'muxlogic' 'muxLogicI1_to_dres_143' <Predicate = true> <Delay = 1.16>

State 61 <SV = 60> <Delay = 2.02>
ST_61 : Operation 342 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_143 = muxlogic i64 %dres_142"   --->   Operation 342 'muxlogic' 'muxLogicI0_to_dres_143' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 343 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_143 = muxlogic i64 %p_loc42_load"   --->   Operation 343 'muxlogic' 'muxLogicI1_to_dres_143' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 344 [7/7] (2.02ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 344 'dadd' 'dres_143' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.19>
ST_62 : Operation 345 [6/7] (2.19ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 345 'dadd' 'dres_143' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.19>
ST_63 : Operation 346 [5/7] (2.19ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 346 'dadd' 'dres_143' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.19>
ST_64 : Operation 347 [4/7] (2.19ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 347 'dadd' 'dres_143' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.19>
ST_65 : Operation 348 [3/7] (2.19ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 348 'dadd' 'dres_143' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.19>
ST_66 : Operation 349 [2/7] (2.19ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 349 'dadd' 'dres_143' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.25>
ST_67 : Operation 350 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc43_load = muxlogic i64 %p_loc43"   --->   Operation 350 'muxlogic' 'MuxLogicAddr_to_p_loc43_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 351 [1/1] (0.00ns)   --->   "%p_loc43_load = load i64 %p_loc43"   --->   Operation 351 'load' 'p_loc43_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 352 [1/7] (0.09ns)   --->   "%dres_143 = dadd i64 %dres_142, i64 %p_loc42_load" [./basic_helper.hpp:145]   --->   Operation 352 'dadd' 'dres_143' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 353 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_144 = muxlogic i64 %dres_143"   --->   Operation 353 'muxlogic' 'muxLogicI0_to_dres_144' <Predicate = true> <Delay = 1.16>
ST_67 : Operation 354 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_144 = muxlogic i64 %p_loc43_load"   --->   Operation 354 'muxlogic' 'muxLogicI1_to_dres_144' <Predicate = true> <Delay = 1.16>

State 68 <SV = 67> <Delay = 2.02>
ST_68 : Operation 355 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_144 = muxlogic i64 %dres_143"   --->   Operation 355 'muxlogic' 'muxLogicI0_to_dres_144' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 356 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_144 = muxlogic i64 %p_loc43_load"   --->   Operation 356 'muxlogic' 'muxLogicI1_to_dres_144' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 357 [7/7] (2.02ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 357 'dadd' 'dres_144' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.19>
ST_69 : Operation 358 [6/7] (2.19ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 358 'dadd' 'dres_144' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.19>
ST_70 : Operation 359 [5/7] (2.19ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 359 'dadd' 'dres_144' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.19>
ST_71 : Operation 360 [4/7] (2.19ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 360 'dadd' 'dres_144' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.19>
ST_72 : Operation 361 [3/7] (2.19ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 361 'dadd' 'dres_144' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.19>
ST_73 : Operation 362 [2/7] (2.19ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 362 'dadd' 'dres_144' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.25>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc44_load = muxlogic i64 %p_loc44"   --->   Operation 363 'muxlogic' 'MuxLogicAddr_to_p_loc44_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 364 [1/1] (0.00ns)   --->   "%p_loc44_load = load i64 %p_loc44"   --->   Operation 364 'load' 'p_loc44_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 365 [1/7] (0.09ns)   --->   "%dres_144 = dadd i64 %dres_143, i64 %p_loc43_load" [./basic_helper.hpp:145]   --->   Operation 365 'dadd' 'dres_144' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 366 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_145 = muxlogic i64 %dres_144"   --->   Operation 366 'muxlogic' 'muxLogicI0_to_dres_145' <Predicate = true> <Delay = 1.16>
ST_74 : Operation 367 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_145 = muxlogic i64 %p_loc44_load"   --->   Operation 367 'muxlogic' 'muxLogicI1_to_dres_145' <Predicate = true> <Delay = 1.16>

State 75 <SV = 74> <Delay = 2.02>
ST_75 : Operation 368 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_145 = muxlogic i64 %dres_144"   --->   Operation 368 'muxlogic' 'muxLogicI0_to_dres_145' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 369 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_145 = muxlogic i64 %p_loc44_load"   --->   Operation 369 'muxlogic' 'muxLogicI1_to_dres_145' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 370 [7/7] (2.02ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 370 'dadd' 'dres_145' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.19>
ST_76 : Operation 371 [6/7] (2.19ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 371 'dadd' 'dres_145' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.19>
ST_77 : Operation 372 [5/7] (2.19ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 372 'dadd' 'dres_145' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.19>
ST_78 : Operation 373 [4/7] (2.19ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 373 'dadd' 'dres_145' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.19>
ST_79 : Operation 374 [3/7] (2.19ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 374 'dadd' 'dres_145' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.19>
ST_80 : Operation 375 [2/7] (2.19ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 375 'dadd' 'dres_145' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.25>
ST_81 : Operation 376 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc45_load = muxlogic i64 %p_loc45"   --->   Operation 376 'muxlogic' 'MuxLogicAddr_to_p_loc45_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 377 [1/1] (0.00ns)   --->   "%p_loc45_load = load i64 %p_loc45"   --->   Operation 377 'load' 'p_loc45_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 378 [1/7] (0.09ns)   --->   "%dres_145 = dadd i64 %dres_144, i64 %p_loc44_load" [./basic_helper.hpp:145]   --->   Operation 378 'dadd' 'dres_145' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 379 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_146 = muxlogic i64 %dres_145"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_dres_146' <Predicate = true> <Delay = 1.16>
ST_81 : Operation 380 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_146 = muxlogic i64 %p_loc45_load"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_dres_146' <Predicate = true> <Delay = 1.16>

State 82 <SV = 81> <Delay = 2.02>
ST_82 : Operation 381 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_146 = muxlogic i64 %dres_145"   --->   Operation 381 'muxlogic' 'muxLogicI0_to_dres_146' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 382 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_146 = muxlogic i64 %p_loc45_load"   --->   Operation 382 'muxlogic' 'muxLogicI1_to_dres_146' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 383 [7/7] (2.02ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 383 'dadd' 'dres_146' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.19>
ST_83 : Operation 384 [6/7] (2.19ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 384 'dadd' 'dres_146' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.19>
ST_84 : Operation 385 [5/7] (2.19ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 385 'dadd' 'dres_146' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.19>
ST_85 : Operation 386 [4/7] (2.19ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 386 'dadd' 'dres_146' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.19>
ST_86 : Operation 387 [3/7] (2.19ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 387 'dadd' 'dres_146' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.19>
ST_87 : Operation 388 [2/7] (2.19ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 388 'dadd' 'dres_146' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.25>
ST_88 : Operation 389 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc46_load = muxlogic i64 %p_loc46"   --->   Operation 389 'muxlogic' 'MuxLogicAddr_to_p_loc46_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 390 [1/1] (0.00ns)   --->   "%p_loc46_load = load i64 %p_loc46"   --->   Operation 390 'load' 'p_loc46_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 391 [1/7] (0.09ns)   --->   "%dres_146 = dadd i64 %dres_145, i64 %p_loc45_load" [./basic_helper.hpp:145]   --->   Operation 391 'dadd' 'dres_146' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 392 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_147 = muxlogic i64 %dres_146"   --->   Operation 392 'muxlogic' 'muxLogicI0_to_dres_147' <Predicate = true> <Delay = 1.16>
ST_88 : Operation 393 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_147 = muxlogic i64 %p_loc46_load"   --->   Operation 393 'muxlogic' 'muxLogicI1_to_dres_147' <Predicate = true> <Delay = 1.16>

State 89 <SV = 88> <Delay = 2.02>
ST_89 : Operation 394 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_147 = muxlogic i64 %dres_146"   --->   Operation 394 'muxlogic' 'muxLogicI0_to_dres_147' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 395 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_147 = muxlogic i64 %p_loc46_load"   --->   Operation 395 'muxlogic' 'muxLogicI1_to_dres_147' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 396 [7/7] (2.02ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 396 'dadd' 'dres_147' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.19>
ST_90 : Operation 397 [6/7] (2.19ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 397 'dadd' 'dres_147' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.19>
ST_91 : Operation 398 [5/7] (2.19ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 398 'dadd' 'dres_147' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.19>
ST_92 : Operation 399 [4/7] (2.19ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 399 'dadd' 'dres_147' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.19>
ST_93 : Operation 400 [3/7] (2.19ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 400 'dadd' 'dres_147' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.19>
ST_94 : Operation 401 [2/7] (2.19ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 401 'dadd' 'dres_147' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.25>
ST_95 : Operation 402 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc47_load = muxlogic i64 %p_loc47"   --->   Operation 402 'muxlogic' 'MuxLogicAddr_to_p_loc47_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 403 [1/1] (0.00ns)   --->   "%p_loc47_load = load i64 %p_loc47"   --->   Operation 403 'load' 'p_loc47_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 404 [1/7] (0.09ns)   --->   "%dres_147 = dadd i64 %dres_146, i64 %p_loc46_load" [./basic_helper.hpp:145]   --->   Operation 404 'dadd' 'dres_147' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 405 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_148 = muxlogic i64 %dres_147"   --->   Operation 405 'muxlogic' 'muxLogicI0_to_dres_148' <Predicate = true> <Delay = 1.16>
ST_95 : Operation 406 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_148 = muxlogic i64 %p_loc47_load"   --->   Operation 406 'muxlogic' 'muxLogicI1_to_dres_148' <Predicate = true> <Delay = 1.16>

State 96 <SV = 95> <Delay = 2.02>
ST_96 : Operation 407 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_148 = muxlogic i64 %dres_147"   --->   Operation 407 'muxlogic' 'muxLogicI0_to_dres_148' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 408 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_148 = muxlogic i64 %p_loc47_load"   --->   Operation 408 'muxlogic' 'muxLogicI1_to_dres_148' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 409 [7/7] (2.02ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 409 'dadd' 'dres_148' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.19>
ST_97 : Operation 410 [6/7] (2.19ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 410 'dadd' 'dres_148' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.19>
ST_98 : Operation 411 [5/7] (2.19ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 411 'dadd' 'dres_148' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.19>
ST_99 : Operation 412 [4/7] (2.19ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 412 'dadd' 'dres_148' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.19>
ST_100 : Operation 413 [3/7] (2.19ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 413 'dadd' 'dres_148' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.19>
ST_101 : Operation 414 [2/7] (2.19ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 414 'dadd' 'dres_148' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.25>
ST_102 : Operation 415 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc34_load = muxlogic i64 %p_loc34"   --->   Operation 415 'muxlogic' 'MuxLogicAddr_to_p_loc34_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 416 [1/1] (0.00ns)   --->   "%p_loc34_load = load i64 %p_loc34"   --->   Operation 416 'load' 'p_loc34_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 417 [1/7] (0.09ns)   --->   "%dres_148 = dadd i64 %dres_147, i64 %p_loc47_load" [./basic_helper.hpp:145]   --->   Operation 417 'dadd' 'dres_148' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 418 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_149 = muxlogic i64 %dres_148"   --->   Operation 418 'muxlogic' 'muxLogicI0_to_dres_149' <Predicate = true> <Delay = 1.16>
ST_102 : Operation 419 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_149 = muxlogic i64 %p_loc34_load"   --->   Operation 419 'muxlogic' 'muxLogicI1_to_dres_149' <Predicate = true> <Delay = 1.16>

State 103 <SV = 102> <Delay = 2.02>
ST_103 : Operation 420 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_149 = muxlogic i64 %dres_148"   --->   Operation 420 'muxlogic' 'muxLogicI0_to_dres_149' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 421 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_149 = muxlogic i64 %p_loc34_load"   --->   Operation 421 'muxlogic' 'muxLogicI1_to_dres_149' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 422 [7/7] (2.02ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 422 'dadd' 'dres_149' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.19>
ST_104 : Operation 423 [6/7] (2.19ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 423 'dadd' 'dres_149' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.19>
ST_105 : Operation 424 [5/7] (2.19ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 424 'dadd' 'dres_149' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.19>
ST_106 : Operation 425 [4/7] (2.19ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 425 'dadd' 'dres_149' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.19>
ST_107 : Operation 426 [3/7] (2.19ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 426 'dadd' 'dres_149' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.19>
ST_108 : Operation 427 [2/7] (2.19ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 427 'dadd' 'dres_149' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.25>
ST_109 : Operation 428 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc35_load = muxlogic i64 %p_loc35"   --->   Operation 428 'muxlogic' 'MuxLogicAddr_to_p_loc35_load' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 429 [1/1] (0.00ns)   --->   "%p_loc35_load = load i64 %p_loc35"   --->   Operation 429 'load' 'p_loc35_load' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 430 [1/7] (0.09ns)   --->   "%dres_149 = dadd i64 %dres_148, i64 %p_loc34_load" [./basic_helper.hpp:145]   --->   Operation 430 'dadd' 'dres_149' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 431 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_150 = muxlogic i64 %dres_149"   --->   Operation 431 'muxlogic' 'muxLogicI0_to_dres_150' <Predicate = true> <Delay = 1.16>
ST_109 : Operation 432 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_150 = muxlogic i64 %p_loc35_load"   --->   Operation 432 'muxlogic' 'muxLogicI1_to_dres_150' <Predicate = true> <Delay = 1.16>

State 110 <SV = 109> <Delay = 2.02>
ST_110 : Operation 433 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_150 = muxlogic i64 %dres_149"   --->   Operation 433 'muxlogic' 'muxLogicI0_to_dres_150' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 434 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_150 = muxlogic i64 %p_loc35_load"   --->   Operation 434 'muxlogic' 'muxLogicI1_to_dres_150' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 435 [7/7] (2.02ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 435 'dadd' 'dres_150' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.19>
ST_111 : Operation 436 [6/7] (2.19ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 436 'dadd' 'dres_150' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.19>
ST_112 : Operation 437 [5/7] (2.19ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 437 'dadd' 'dres_150' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.19>
ST_113 : Operation 438 [4/7] (2.19ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 438 'dadd' 'dres_150' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.19>
ST_114 : Operation 439 [3/7] (2.19ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 439 'dadd' 'dres_150' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.19>
ST_115 : Operation 440 [2/7] (2.19ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 440 'dadd' 'dres_150' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 1.25>
ST_116 : Operation 441 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc36_load = muxlogic i64 %p_loc36"   --->   Operation 441 'muxlogic' 'MuxLogicAddr_to_p_loc36_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 442 [1/1] (0.00ns)   --->   "%p_loc36_load = load i64 %p_loc36"   --->   Operation 442 'load' 'p_loc36_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 443 [1/7] (0.09ns)   --->   "%dres_150 = dadd i64 %dres_149, i64 %p_loc35_load" [./basic_helper.hpp:145]   --->   Operation 443 'dadd' 'dres_150' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 444 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_151 = muxlogic i64 %dres_150"   --->   Operation 444 'muxlogic' 'muxLogicI0_to_dres_151' <Predicate = true> <Delay = 1.16>
ST_116 : Operation 445 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_151 = muxlogic i64 %p_loc36_load"   --->   Operation 445 'muxlogic' 'muxLogicI1_to_dres_151' <Predicate = true> <Delay = 1.16>

State 117 <SV = 116> <Delay = 2.02>
ST_117 : Operation 446 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_151 = muxlogic i64 %dres_150"   --->   Operation 446 'muxlogic' 'muxLogicI0_to_dres_151' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 447 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_151 = muxlogic i64 %p_loc36_load"   --->   Operation 447 'muxlogic' 'muxLogicI1_to_dres_151' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 448 [7/7] (2.02ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 448 'dadd' 'dres_151' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.19>
ST_118 : Operation 449 [6/7] (2.19ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 449 'dadd' 'dres_151' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.19>
ST_119 : Operation 450 [5/7] (2.19ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 450 'dadd' 'dres_151' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.19>
ST_120 : Operation 451 [4/7] (2.19ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 451 'dadd' 'dres_151' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.19>
ST_121 : Operation 452 [3/7] (2.19ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 452 'dadd' 'dres_151' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.19>
ST_122 : Operation 453 [2/7] (2.19ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 453 'dadd' 'dres_151' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 1.25>
ST_123 : Operation 454 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc37_load = muxlogic i64 %p_loc37"   --->   Operation 454 'muxlogic' 'MuxLogicAddr_to_p_loc37_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 455 [1/1] (0.00ns)   --->   "%p_loc37_load = load i64 %p_loc37"   --->   Operation 455 'load' 'p_loc37_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 456 [1/7] (0.09ns)   --->   "%dres_151 = dadd i64 %dres_150, i64 %p_loc36_load" [./basic_helper.hpp:145]   --->   Operation 456 'dadd' 'dres_151' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 457 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_152 = muxlogic i64 %dres_151"   --->   Operation 457 'muxlogic' 'muxLogicI0_to_dres_152' <Predicate = true> <Delay = 1.16>
ST_123 : Operation 458 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_152 = muxlogic i64 %p_loc37_load"   --->   Operation 458 'muxlogic' 'muxLogicI1_to_dres_152' <Predicate = true> <Delay = 1.16>

State 124 <SV = 123> <Delay = 2.02>
ST_124 : Operation 459 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_152 = muxlogic i64 %dres_151"   --->   Operation 459 'muxlogic' 'muxLogicI0_to_dres_152' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 460 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_152 = muxlogic i64 %p_loc37_load"   --->   Operation 460 'muxlogic' 'muxLogicI1_to_dres_152' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 461 [7/7] (2.02ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 461 'dadd' 'dres_152' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.19>
ST_125 : Operation 462 [6/7] (2.19ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 462 'dadd' 'dres_152' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.19>
ST_126 : Operation 463 [5/7] (2.19ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 463 'dadd' 'dres_152' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.19>
ST_127 : Operation 464 [4/7] (2.19ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 464 'dadd' 'dres_152' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.19>
ST_128 : Operation 465 [3/7] (2.19ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 465 'dadd' 'dres_152' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.19>
ST_129 : Operation 466 [2/7] (2.19ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 466 'dadd' 'dres_152' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 1.25>
ST_130 : Operation 467 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc38_load = muxlogic i64 %p_loc38"   --->   Operation 467 'muxlogic' 'MuxLogicAddr_to_p_loc38_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 468 [1/1] (0.00ns)   --->   "%p_loc38_load = load i64 %p_loc38"   --->   Operation 468 'load' 'p_loc38_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 469 [1/7] (0.09ns)   --->   "%dres_152 = dadd i64 %dres_151, i64 %p_loc37_load" [./basic_helper.hpp:145]   --->   Operation 469 'dadd' 'dres_152' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 470 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_153 = muxlogic i64 %dres_152"   --->   Operation 470 'muxlogic' 'muxLogicI0_to_dres_153' <Predicate = true> <Delay = 1.16>
ST_130 : Operation 471 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_153 = muxlogic i64 %p_loc38_load"   --->   Operation 471 'muxlogic' 'muxLogicI1_to_dres_153' <Predicate = true> <Delay = 1.16>

State 131 <SV = 130> <Delay = 2.02>
ST_131 : Operation 472 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_153 = muxlogic i64 %dres_152"   --->   Operation 472 'muxlogic' 'muxLogicI0_to_dres_153' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 473 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_153 = muxlogic i64 %p_loc38_load"   --->   Operation 473 'muxlogic' 'muxLogicI1_to_dres_153' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 474 [7/7] (2.02ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 474 'dadd' 'dres_153' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.19>
ST_132 : Operation 475 [6/7] (2.19ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 475 'dadd' 'dres_153' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.19>
ST_133 : Operation 476 [5/7] (2.19ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 476 'dadd' 'dres_153' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.19>
ST_134 : Operation 477 [4/7] (2.19ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 477 'dadd' 'dres_153' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.19>
ST_135 : Operation 478 [3/7] (2.19ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 478 'dadd' 'dres_153' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.19>
ST_136 : Operation 479 [2/7] (2.19ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 479 'dadd' 'dres_153' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 1.25>
ST_137 : Operation 480 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc39_load = muxlogic i64 %p_loc39"   --->   Operation 480 'muxlogic' 'MuxLogicAddr_to_p_loc39_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 481 [1/1] (0.00ns)   --->   "%p_loc39_load = load i64 %p_loc39"   --->   Operation 481 'load' 'p_loc39_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 482 [1/7] (0.09ns)   --->   "%dres_153 = dadd i64 %dres_152, i64 %p_loc38_load" [./basic_helper.hpp:145]   --->   Operation 482 'dadd' 'dres_153' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 483 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_154 = muxlogic i64 %dres_153"   --->   Operation 483 'muxlogic' 'muxLogicI0_to_dres_154' <Predicate = true> <Delay = 1.16>
ST_137 : Operation 484 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_154 = muxlogic i64 %p_loc39_load"   --->   Operation 484 'muxlogic' 'muxLogicI1_to_dres_154' <Predicate = true> <Delay = 1.16>

State 138 <SV = 137> <Delay = 2.02>
ST_138 : Operation 485 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_154 = muxlogic i64 %dres_153"   --->   Operation 485 'muxlogic' 'muxLogicI0_to_dres_154' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 486 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_154 = muxlogic i64 %p_loc39_load"   --->   Operation 486 'muxlogic' 'muxLogicI1_to_dres_154' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 487 [7/7] (2.02ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 487 'dadd' 'dres_154' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.19>
ST_139 : Operation 488 [6/7] (2.19ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 488 'dadd' 'dres_154' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.19>
ST_140 : Operation 489 [5/7] (2.19ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 489 'dadd' 'dres_154' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.19>
ST_141 : Operation 490 [4/7] (2.19ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 490 'dadd' 'dres_154' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.19>
ST_142 : Operation 491 [3/7] (2.19ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 491 'dadd' 'dres_154' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.19>
ST_143 : Operation 492 [2/7] (2.19ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 492 'dadd' 'dres_154' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 1.25>
ST_144 : Operation 493 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc40_load = muxlogic i64 %p_loc40"   --->   Operation 493 'muxlogic' 'MuxLogicAddr_to_p_loc40_load' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 494 [1/1] (0.00ns)   --->   "%p_loc40_load = load i64 %p_loc40"   --->   Operation 494 'load' 'p_loc40_load' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 495 [1/7] (0.09ns)   --->   "%dres_154 = dadd i64 %dres_153, i64 %p_loc39_load" [./basic_helper.hpp:145]   --->   Operation 495 'dadd' 'dres_154' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 496 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_155 = muxlogic i64 %dres_154"   --->   Operation 496 'muxlogic' 'muxLogicI0_to_dres_155' <Predicate = true> <Delay = 1.16>
ST_144 : Operation 497 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_155 = muxlogic i64 %p_loc40_load"   --->   Operation 497 'muxlogic' 'muxLogicI1_to_dres_155' <Predicate = true> <Delay = 1.16>

State 145 <SV = 144> <Delay = 2.02>
ST_145 : Operation 498 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_155 = muxlogic i64 %dres_154"   --->   Operation 498 'muxlogic' 'muxLogicI0_to_dres_155' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 499 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_155 = muxlogic i64 %p_loc40_load"   --->   Operation 499 'muxlogic' 'muxLogicI1_to_dres_155' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 500 [7/7] (2.02ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 500 'dadd' 'dres_155' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.19>
ST_146 : Operation 501 [6/7] (2.19ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 501 'dadd' 'dres_155' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.19>
ST_147 : Operation 502 [5/7] (2.19ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 502 'dadd' 'dres_155' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.19>
ST_148 : Operation 503 [4/7] (2.19ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 503 'dadd' 'dres_155' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.19>
ST_149 : Operation 504 [3/7] (2.19ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 504 'dadd' 'dres_155' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.19>
ST_150 : Operation 505 [2/7] (2.19ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 505 'dadd' 'dres_155' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 1.25>
ST_151 : Operation 506 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc_load = muxlogic i64 %p_loc"   --->   Operation 506 'muxlogic' 'MuxLogicAddr_to_p_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 507 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 507 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 508 [1/7] (0.09ns)   --->   "%dres_155 = dadd i64 %dres_154, i64 %p_loc40_load" [./basic_helper.hpp:145]   --->   Operation 508 'dadd' 'dres_155' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 509 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_156 = muxlogic i64 %dres_155"   --->   Operation 509 'muxlogic' 'muxLogicI0_to_dres_156' <Predicate = true> <Delay = 1.16>
ST_151 : Operation 510 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_156 = muxlogic i64 %p_loc_load"   --->   Operation 510 'muxlogic' 'muxLogicI1_to_dres_156' <Predicate = true> <Delay = 1.16>

State 152 <SV = 151> <Delay = 2.02>
ST_152 : Operation 511 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_156 = muxlogic i64 %dres_155"   --->   Operation 511 'muxlogic' 'muxLogicI0_to_dres_156' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 512 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_156 = muxlogic i64 %p_loc_load"   --->   Operation 512 'muxlogic' 'muxLogicI1_to_dres_156' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 513 [7/7] (2.02ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 513 'dadd' 'dres_156' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.19>
ST_153 : Operation 514 [6/7] (2.19ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 514 'dadd' 'dres_156' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.19>
ST_154 : Operation 515 [5/7] (2.19ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 515 'dadd' 'dres_156' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.19>
ST_155 : Operation 516 [4/7] (2.19ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 516 'dadd' 'dres_156' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.19>
ST_156 : Operation 517 [3/7] (2.19ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 517 'dadd' 'dres_156' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.19>
ST_157 : Operation 518 [2/7] (2.19ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 518 'dadd' 'dres_156' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 1.25>
ST_158 : Operation 519 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc28_load = muxlogic i64 %p_loc28"   --->   Operation 519 'muxlogic' 'MuxLogicAddr_to_p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 520 [1/1] (0.00ns)   --->   "%p_loc28_load = load i64 %p_loc28"   --->   Operation 520 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 521 [1/7] (0.09ns)   --->   "%dres_156 = dadd i64 %dres_155, i64 %p_loc_load" [./basic_helper.hpp:145]   --->   Operation 521 'dadd' 'dres_156' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 522 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_157 = muxlogic i64 %dres_156"   --->   Operation 522 'muxlogic' 'muxLogicI0_to_dres_157' <Predicate = true> <Delay = 1.16>
ST_158 : Operation 523 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_157 = muxlogic i64 %p_loc28_load"   --->   Operation 523 'muxlogic' 'muxLogicI1_to_dres_157' <Predicate = true> <Delay = 1.16>

State 159 <SV = 158> <Delay = 2.02>
ST_159 : Operation 524 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_157 = muxlogic i64 %dres_156"   --->   Operation 524 'muxlogic' 'muxLogicI0_to_dres_157' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 525 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_157 = muxlogic i64 %p_loc28_load"   --->   Operation 525 'muxlogic' 'muxLogicI1_to_dres_157' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 526 [7/7] (2.02ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 526 'dadd' 'dres_157' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.19>
ST_160 : Operation 527 [6/7] (2.19ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 527 'dadd' 'dres_157' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.19>
ST_161 : Operation 528 [5/7] (2.19ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 528 'dadd' 'dres_157' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.19>
ST_162 : Operation 529 [4/7] (2.19ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 529 'dadd' 'dres_157' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.19>
ST_163 : Operation 530 [3/7] (2.19ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 530 'dadd' 'dres_157' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.19>
ST_164 : Operation 531 [2/7] (2.19ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 531 'dadd' 'dres_157' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 1.25>
ST_165 : Operation 532 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc29_load = muxlogic i64 %p_loc29"   --->   Operation 532 'muxlogic' 'MuxLogicAddr_to_p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 533 [1/1] (0.00ns)   --->   "%p_loc29_load = load i64 %p_loc29"   --->   Operation 533 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 534 [1/7] (0.09ns)   --->   "%dres_157 = dadd i64 %dres_156, i64 %p_loc28_load" [./basic_helper.hpp:145]   --->   Operation 534 'dadd' 'dres_157' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 535 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_158 = muxlogic i64 %dres_157"   --->   Operation 535 'muxlogic' 'muxLogicI0_to_dres_158' <Predicate = true> <Delay = 1.16>
ST_165 : Operation 536 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_158 = muxlogic i64 %p_loc29_load"   --->   Operation 536 'muxlogic' 'muxLogicI1_to_dres_158' <Predicate = true> <Delay = 1.16>

State 166 <SV = 165> <Delay = 2.02>
ST_166 : Operation 537 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_158 = muxlogic i64 %dres_157"   --->   Operation 537 'muxlogic' 'muxLogicI0_to_dres_158' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 538 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_158 = muxlogic i64 %p_loc29_load"   --->   Operation 538 'muxlogic' 'muxLogicI1_to_dres_158' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 539 [7/7] (2.02ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 539 'dadd' 'dres_158' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.19>
ST_167 : Operation 540 [6/7] (2.19ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 540 'dadd' 'dres_158' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.19>
ST_168 : Operation 541 [5/7] (2.19ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 541 'dadd' 'dres_158' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.19>
ST_169 : Operation 542 [4/7] (2.19ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 542 'dadd' 'dres_158' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.19>
ST_170 : Operation 543 [3/7] (2.19ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 543 'dadd' 'dres_158' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.19>
ST_171 : Operation 544 [2/7] (2.19ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 544 'dadd' 'dres_158' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 1.25>
ST_172 : Operation 545 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc30_load = muxlogic i64 %p_loc30"   --->   Operation 545 'muxlogic' 'MuxLogicAddr_to_p_loc30_load' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 546 [1/1] (0.00ns)   --->   "%p_loc30_load = load i64 %p_loc30"   --->   Operation 546 'load' 'p_loc30_load' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 547 [1/7] (0.09ns)   --->   "%dres_158 = dadd i64 %dres_157, i64 %p_loc29_load" [./basic_helper.hpp:145]   --->   Operation 547 'dadd' 'dres_158' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 548 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_159 = muxlogic i64 %dres_158"   --->   Operation 548 'muxlogic' 'muxLogicI0_to_dres_159' <Predicate = true> <Delay = 1.16>
ST_172 : Operation 549 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_159 = muxlogic i64 %p_loc30_load"   --->   Operation 549 'muxlogic' 'muxLogicI1_to_dres_159' <Predicate = true> <Delay = 1.16>

State 173 <SV = 172> <Delay = 2.02>
ST_173 : Operation 550 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_159 = muxlogic i64 %dres_158"   --->   Operation 550 'muxlogic' 'muxLogicI0_to_dres_159' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 551 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_159 = muxlogic i64 %p_loc30_load"   --->   Operation 551 'muxlogic' 'muxLogicI1_to_dres_159' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 552 [7/7] (2.02ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 552 'dadd' 'dres_159' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.19>
ST_174 : Operation 553 [6/7] (2.19ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 553 'dadd' 'dres_159' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.19>
ST_175 : Operation 554 [5/7] (2.19ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 554 'dadd' 'dres_159' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.19>
ST_176 : Operation 555 [4/7] (2.19ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 555 'dadd' 'dres_159' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.19>
ST_177 : Operation 556 [3/7] (2.19ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 556 'dadd' 'dres_159' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.19>
ST_178 : Operation 557 [2/7] (2.19ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 557 'dadd' 'dres_159' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 1.25>
ST_179 : Operation 558 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc31_load = muxlogic i64 %p_loc31"   --->   Operation 558 'muxlogic' 'MuxLogicAddr_to_p_loc31_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 559 [1/1] (0.00ns)   --->   "%p_loc31_load = load i64 %p_loc31"   --->   Operation 559 'load' 'p_loc31_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 560 [1/7] (0.09ns)   --->   "%dres_159 = dadd i64 %dres_158, i64 %p_loc30_load" [./basic_helper.hpp:145]   --->   Operation 560 'dadd' 'dres_159' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 561 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_160 = muxlogic i64 %dres_159"   --->   Operation 561 'muxlogic' 'muxLogicI0_to_dres_160' <Predicate = true> <Delay = 1.16>
ST_179 : Operation 562 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_160 = muxlogic i64 %p_loc31_load"   --->   Operation 562 'muxlogic' 'muxLogicI1_to_dres_160' <Predicate = true> <Delay = 1.16>

State 180 <SV = 179> <Delay = 2.02>
ST_180 : Operation 563 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_160 = muxlogic i64 %dres_159"   --->   Operation 563 'muxlogic' 'muxLogicI0_to_dres_160' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 564 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_160 = muxlogic i64 %p_loc31_load"   --->   Operation 564 'muxlogic' 'muxLogicI1_to_dres_160' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 565 [7/7] (2.02ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 565 'dadd' 'dres_160' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.19>
ST_181 : Operation 566 [6/7] (2.19ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 566 'dadd' 'dres_160' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.19>
ST_182 : Operation 567 [5/7] (2.19ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 567 'dadd' 'dres_160' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.19>
ST_183 : Operation 568 [4/7] (2.19ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 568 'dadd' 'dres_160' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.19>
ST_184 : Operation 569 [3/7] (2.19ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 569 'dadd' 'dres_160' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.19>
ST_185 : Operation 570 [2/7] (2.19ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 570 'dadd' 'dres_160' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 1.25>
ST_186 : Operation 571 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc32_load = muxlogic i64 %p_loc32"   --->   Operation 571 'muxlogic' 'MuxLogicAddr_to_p_loc32_load' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 572 [1/1] (0.00ns)   --->   "%p_loc32_load = load i64 %p_loc32"   --->   Operation 572 'load' 'p_loc32_load' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 573 [1/7] (0.09ns)   --->   "%dres_160 = dadd i64 %dres_159, i64 %p_loc31_load" [./basic_helper.hpp:145]   --->   Operation 573 'dadd' 'dres_160' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 574 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_161 = muxlogic i64 %dres_160"   --->   Operation 574 'muxlogic' 'muxLogicI0_to_dres_161' <Predicate = true> <Delay = 1.16>
ST_186 : Operation 575 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_161 = muxlogic i64 %p_loc32_load"   --->   Operation 575 'muxlogic' 'muxLogicI1_to_dres_161' <Predicate = true> <Delay = 1.16>

State 187 <SV = 186> <Delay = 2.02>
ST_187 : Operation 576 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_161 = muxlogic i64 %dres_160"   --->   Operation 576 'muxlogic' 'muxLogicI0_to_dres_161' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 577 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_161 = muxlogic i64 %p_loc32_load"   --->   Operation 577 'muxlogic' 'muxLogicI1_to_dres_161' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 578 [7/7] (2.02ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 578 'dadd' 'dres_161' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.19>
ST_188 : Operation 579 [6/7] (2.19ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 579 'dadd' 'dres_161' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.19>
ST_189 : Operation 580 [5/7] (2.19ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 580 'dadd' 'dres_161' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.19>
ST_190 : Operation 581 [4/7] (2.19ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 581 'dadd' 'dres_161' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.19>
ST_191 : Operation 582 [3/7] (2.19ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 582 'dadd' 'dres_161' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.19>
ST_192 : Operation 583 [2/7] (2.19ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 583 'dadd' 'dres_161' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 1.25>
ST_193 : Operation 584 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_loc33_load = muxlogic i64 %p_loc33"   --->   Operation 584 'muxlogic' 'MuxLogicAddr_to_p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 585 [1/1] (0.00ns)   --->   "%p_loc33_load = load i64 %p_loc33"   --->   Operation 585 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 586 [1/7] (0.09ns)   --->   "%dres_161 = dadd i64 %dres_160, i64 %p_loc32_load" [./basic_helper.hpp:145]   --->   Operation 586 'dadd' 'dres_161' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 587 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_162 = muxlogic i64 %dres_161"   --->   Operation 587 'muxlogic' 'muxLogicI0_to_dres_162' <Predicate = true> <Delay = 1.16>
ST_193 : Operation 588 [2/2] (1.16ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_162 = muxlogic i64 %p_loc33_load"   --->   Operation 588 'muxlogic' 'muxLogicI1_to_dres_162' <Predicate = true> <Delay = 1.16>

State 194 <SV = 193> <Delay = 2.02>
ST_194 : Operation 589 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI0_to_dres_162 = muxlogic i64 %dres_161"   --->   Operation 589 'muxlogic' 'muxLogicI0_to_dres_162' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 590 [1/2] (0.00ns) (share mux size 32)   --->   "%muxLogicI1_to_dres_162 = muxlogic i64 %p_loc33_load"   --->   Operation 590 'muxlogic' 'muxLogicI1_to_dres_162' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 591 [7/7] (2.02ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 591 'dadd' 'dres_162' <Predicate = true> <Delay = 2.02> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.19>
ST_195 : Operation 592 [6/7] (2.19ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 592 'dadd' 'dres_162' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.19>
ST_196 : Operation 593 [5/7] (2.19ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 593 'dadd' 'dres_162' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.19>
ST_197 : Operation 594 [4/7] (2.19ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 594 'dadd' 'dres_162' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.19>
ST_198 : Operation 595 [3/7] (2.19ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 595 'dadd' 'dres_162' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.19>
ST_199 : Operation 596 [2/7] (2.19ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 596 'dadd' 'dres_162' <Predicate = true> <Delay = 2.19> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 0.09>
ST_200 : Operation 597 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 597 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 598 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 598 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 599 [1/7] (0.09ns)   --->   "%dres_162 = dadd i64 %dres_161, i64 %p_loc33_load" [./basic_helper.hpp:145]   --->   Operation 599 'dadd' 'dres_162' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 600 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln149 = muxlogic i64 %dres_162"   --->   Operation 600 'muxlogic' 'muxLogicData_to_write_ln149' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 601 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %res, i64 %dres_162" [./basic_helper.hpp:149]   --->   Operation 601 'write' 'write_ln149' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 602 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [./basic_helper.hpp:150]   --->   Operation 602 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.577ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_n_read') [33]  (0.000 ns)
	fifo read operation ('n_read') on port 'n' [34]  (0.577 ns)

 <State 2>: 1.061ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'twoNormSquared_Pipeline_accum_loop' [37]  (1.061 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.160ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('MuxLogicAddr_to_p_loc48_load') [80]  (0.000 ns)
	'load' operation 64 bit ('p_loc48_load') on local variable 'p_loc48' [81]  (0.000 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres') [94]  (1.160 ns)

 <State 5>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres') [94]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.029 ns)

 <State 6>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.190 ns)

 <State 7>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.190 ns)

 <State 8>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.190 ns)

 <State 9>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.190 ns)

 <State 10>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (2.190 ns)

 <State 11>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [96]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_136') [97]  (1.160 ns)

 <State 12>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_136') [97]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.029 ns)

 <State 13>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.190 ns)

 <State 14>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.190 ns)

 <State 15>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.190 ns)

 <State 16>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.190 ns)

 <State 17>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (2.190 ns)

 <State 18>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [99]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_137') [100]  (1.160 ns)

 <State 19>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_137') [100]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.029 ns)

 <State 20>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.190 ns)

 <State 21>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.190 ns)

 <State 22>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.190 ns)

 <State 23>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.190 ns)

 <State 24>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (2.190 ns)

 <State 25>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [102]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_138') [103]  (1.160 ns)

 <State 26>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_138') [103]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.029 ns)

 <State 27>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.190 ns)

 <State 28>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.190 ns)

 <State 29>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.190 ns)

 <State 30>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.190 ns)

 <State 31>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (2.190 ns)

 <State 32>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [105]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_139') [106]  (1.160 ns)

 <State 33>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_139') [106]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.029 ns)

 <State 34>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.190 ns)

 <State 35>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.190 ns)

 <State 36>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.190 ns)

 <State 37>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.190 ns)

 <State 38>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (2.190 ns)

 <State 39>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [108]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_140') [109]  (1.160 ns)

 <State 40>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_140') [109]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.029 ns)

 <State 41>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.190 ns)

 <State 42>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.190 ns)

 <State 43>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.190 ns)

 <State 44>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.190 ns)

 <State 45>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (2.190 ns)

 <State 46>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [111]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_141') [112]  (1.160 ns)

 <State 47>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_141') [112]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.029 ns)

 <State 48>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.190 ns)

 <State 49>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.190 ns)

 <State 50>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.190 ns)

 <State 51>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.190 ns)

 <State 52>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (2.190 ns)

 <State 53>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [114]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_142') [115]  (1.160 ns)

 <State 54>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_142') [115]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.029 ns)

 <State 55>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.190 ns)

 <State 56>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.190 ns)

 <State 57>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.190 ns)

 <State 58>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.190 ns)

 <State 59>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (2.190 ns)

 <State 60>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [117]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_143') [118]  (1.160 ns)

 <State 61>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_143') [118]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.029 ns)

 <State 62>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.190 ns)

 <State 63>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.190 ns)

 <State 64>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.190 ns)

 <State 65>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.190 ns)

 <State 66>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (2.190 ns)

 <State 67>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [120]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_144') [121]  (1.160 ns)

 <State 68>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_144') [121]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.029 ns)

 <State 69>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.190 ns)

 <State 70>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.190 ns)

 <State 71>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.190 ns)

 <State 72>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.190 ns)

 <State 73>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (2.190 ns)

 <State 74>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [123]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_145') [124]  (1.160 ns)

 <State 75>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_145') [124]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.029 ns)

 <State 76>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.190 ns)

 <State 77>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.190 ns)

 <State 78>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.190 ns)

 <State 79>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.190 ns)

 <State 80>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (2.190 ns)

 <State 81>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [126]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_146') [127]  (1.160 ns)

 <State 82>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_146') [127]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.029 ns)

 <State 83>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.190 ns)

 <State 84>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.190 ns)

 <State 85>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.190 ns)

 <State 86>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.190 ns)

 <State 87>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (2.190 ns)

 <State 88>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [129]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_147') [130]  (1.160 ns)

 <State 89>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_147') [130]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.029 ns)

 <State 90>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.190 ns)

 <State 91>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.190 ns)

 <State 92>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.190 ns)

 <State 93>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.190 ns)

 <State 94>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (2.190 ns)

 <State 95>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [132]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_148') [133]  (1.160 ns)

 <State 96>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_148') [133]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.029 ns)

 <State 97>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.190 ns)

 <State 98>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.190 ns)

 <State 99>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.190 ns)

 <State 100>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.190 ns)

 <State 101>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (2.190 ns)

 <State 102>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [135]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_149') [136]  (1.160 ns)

 <State 103>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_149') [136]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.029 ns)

 <State 104>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.190 ns)

 <State 105>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.190 ns)

 <State 106>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.190 ns)

 <State 107>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.190 ns)

 <State 108>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (2.190 ns)

 <State 109>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [138]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_150') [139]  (1.160 ns)

 <State 110>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_150') [139]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.029 ns)

 <State 111>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.190 ns)

 <State 112>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.190 ns)

 <State 113>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.190 ns)

 <State 114>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.190 ns)

 <State 115>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (2.190 ns)

 <State 116>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [141]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_151') [142]  (1.160 ns)

 <State 117>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_151') [142]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.029 ns)

 <State 118>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.190 ns)

 <State 119>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.190 ns)

 <State 120>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.190 ns)

 <State 121>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.190 ns)

 <State 122>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (2.190 ns)

 <State 123>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [144]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_152') [145]  (1.160 ns)

 <State 124>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_152') [145]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.029 ns)

 <State 125>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.190 ns)

 <State 126>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.190 ns)

 <State 127>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.190 ns)

 <State 128>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.190 ns)

 <State 129>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (2.190 ns)

 <State 130>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [147]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_153') [148]  (1.160 ns)

 <State 131>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_153') [148]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.029 ns)

 <State 132>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.190 ns)

 <State 133>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.190 ns)

 <State 134>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.190 ns)

 <State 135>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.190 ns)

 <State 136>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (2.190 ns)

 <State 137>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [150]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_154') [151]  (1.160 ns)

 <State 138>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_154') [151]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.029 ns)

 <State 139>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.190 ns)

 <State 140>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.190 ns)

 <State 141>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.190 ns)

 <State 142>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.190 ns)

 <State 143>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (2.190 ns)

 <State 144>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [153]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_155') [154]  (1.160 ns)

 <State 145>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_155') [154]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.029 ns)

 <State 146>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.190 ns)

 <State 147>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.190 ns)

 <State 148>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.190 ns)

 <State 149>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.190 ns)

 <State 150>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (2.190 ns)

 <State 151>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [156]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_156') [157]  (1.160 ns)

 <State 152>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_156') [157]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.029 ns)

 <State 153>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.190 ns)

 <State 154>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.190 ns)

 <State 155>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.190 ns)

 <State 156>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.190 ns)

 <State 157>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (2.190 ns)

 <State 158>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [159]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_157') [160]  (1.160 ns)

 <State 159>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_157') [160]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.029 ns)

 <State 160>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.190 ns)

 <State 161>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.190 ns)

 <State 162>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.190 ns)

 <State 163>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.190 ns)

 <State 164>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (2.190 ns)

 <State 165>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [162]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_158') [163]  (1.160 ns)

 <State 166>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_158') [163]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.029 ns)

 <State 167>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.190 ns)

 <State 168>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.190 ns)

 <State 169>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.190 ns)

 <State 170>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.190 ns)

 <State 171>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (2.190 ns)

 <State 172>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [165]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_159') [166]  (1.160 ns)

 <State 173>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_159') [166]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.029 ns)

 <State 174>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.190 ns)

 <State 175>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.190 ns)

 <State 176>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.190 ns)

 <State 177>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.190 ns)

 <State 178>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (2.190 ns)

 <State 179>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [168]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_160') [169]  (1.160 ns)

 <State 180>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_160') [169]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.029 ns)

 <State 181>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.190 ns)

 <State 182>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.190 ns)

 <State 183>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.190 ns)

 <State 184>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.190 ns)

 <State 185>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (2.190 ns)

 <State 186>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [171]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_161') [172]  (1.160 ns)

 <State 187>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_161') [172]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.029 ns)

 <State 188>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.190 ns)

 <State 189>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.190 ns)

 <State 190>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.190 ns)

 <State 191>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.190 ns)

 <State 192>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (2.190 ns)

 <State 193>: 1.251ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [174]  (0.091 ns)
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_162') [175]  (1.160 ns)

 <State 194>: 2.029ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicI0_to_dres_162') [175]  (0.000 ns)
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.029 ns)

 <State 195>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.190 ns)

 <State 196>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.190 ns)

 <State 197>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.190 ns)

 <State 198>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.190 ns)

 <State 199>: 2.190ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (2.190 ns)

 <State 200>: 0.091ns
The critical path consists of the following:
	'dadd' operation 64 bit ('dres', ./basic_helper.hpp:145) [177]  (0.091 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
