
// time scale
`timescale 1ns/1ps

// no undeclared nets
//`default_nettype none

module DigitalCore_Subtractor(
    a,
    b,
    c,
    bypass

    );

    //-----------------------------------------------------------------------------------
    //  Parameters
    //-----------------------------------------------------------------------------------

    parameter               Width =             5;
    parameter               Bypass_Input_Is_b = "TRUE";

    //-----------------------------------------------------------------------------------
    //  Ports
    //-----------------------------------------------------------------------------------
    input wire                          bypass;
    input wire      [Width-1:0]         a;
    input wire      [Width-1:0]         b;
    output reg      [Width-1:0]         c;

    //-----------------------------------------------------------------------------------
    //  Internal Wires
    //-----------------------------------------------------------------------------------
    //-----------------------------------------------------------------------------------

    //-----------------------------------------------------------------------------------
    //  Gen Variables
    //-----------------------------------------------------------------------------------
    genvar                                  i;
    //-----------------------------------------------------------------------------------

    //-----------------------------------------------------------------------------------
    //  Assigns
    //-----------------------------------------------------------------------------------
    always @(*) begin
        if (bypass) begin
            if (Bypass_Input_Is_b == "TRUE") begin
                c <= b;
            end else begin
                c <= a;
            end
        end else begin
            if (b > a) begin
                c <= {Width{1'b0}};
            end else begin
                c <= a - b;
            end
        end
    end
    //-----------------------------------------------------------------------------------


endmodule

