<?xml version="1.0"?>
<dblpperson name="Tarun Vatwani" pid="177/6048" n="12">
<person key="homepages/177/6048" mdate="2016-03-21">
<author pid="177/6048">Tarun Vatwani</author>
</person>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design.</title>
<pages>64-69</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00030</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNNL19a" mdate="2019-05-20">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Applying Modified Householder Transform to Kalman Filter.</title>
<pages>431-436</pages>
<year>2019</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2019.00092</ee>
<crossref>conf/vlsid/2019</crossref>
<url>db/conf/vlsid/vlsid2019.html#MerchantVCRNNL19a</url>
</inproceedings>
</r>
<r><article key="journals/tbcas/DebVCBF18" mdate="2020-09-24">
<author orcid="0000-0001-7631-9163" pid="128/3106">Suman Deb</author>
<author pid="177/6048">Tarun Vatwani</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0003-1035-8770" pid="95/2418">Arindam Basu</author>
<author pid="31/3524">Xuanyao Fong</author>
<title>Domain Wall Motion-Based Dual-Threshold Activation Unit for Low-Power Classification of Non-Linearly Separable Functions.</title>
<pages>1410-1421</pages>
<year>2018</year>
<volume>12</volume>
<journal>IEEE Trans. Biomed. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TBCAS.2018.2867038</ee>
<ee>https://www.wikidata.org/entity/Q91272915</ee>
<url>db/journals/tbcas/tbcas12.html#DebVCBF18</url>
</article>
</r>
<r><article key="journals/tpds/MerchantVCRNN18" mdate="2020-10-02">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author orcid="0000-0002-8818-6983" pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform Through Algorithm-Architecture Co-Design for Acceleration of QR Factorization.</title>
<pages>1707-1720</pages>
<year>2018</year>
<volume>29</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TPDS.2018.2803820</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2803820</ee>
<url>db/journals/tpds/tpds29.html#MerchantVCRNN18</url>
</article>
</r>
<r><inproceedings key="conf/arc/MerchantVCRNN18" mdate="2018-04-26">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA Through Algorithm-Architecture Co-design.</title>
<pages>119-131</pages>
<year>2018</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-78890-6_10</ee>
<crossref>conf/arc/2018</crossref>
<url>db/conf/arc/arc2018.html#MerchantVCRNN18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ijcnn/DebVCBF18" mdate="2018-10-22">
<author pid="128/3106">Suman Deb</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="95/2418">Arindam Basu</author>
<author pid="31/3524">Xuanyao Fong</author>
<title>Domain Wall Motion-based XOR-like Activation Unit With A Programmable Threshold.</title>
<pages>1-8</pages>
<year>2018</year>
<booktitle>IJCNN</booktitle>
<ee>https://doi.org/10.1109/IJCNN.2018.8489146</ee>
<crossref>conf/ijcnn/2018</crossref>
<url>db/conf/ijcnn/ijcnn2018.html#DebVCBF18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/VatwaniDBC18" mdate="2020-06-15">
<author pid="177/6048">Tarun Vatwani</author>
<author pid="192/7994">Arko Dutt</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<title>Floating Point Multiplication Mapping on ReRAM Based In-memory Computing Architecture.</title>
<pages>439-444</pages>
<year>2018</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2018.104</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2018.104</ee>
<crossref>conf/vlsid/2018</crossref>
<url>db/conf/vlsid/vlsid2018.html#VatwaniDBC18</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1802-03650" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design.</title>
<year>2018</year>
<volume>abs/1802.03650</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1802.03650</ee>
<url>db/journals/corr/corr1802.html#abs-1802-03650</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1803-05320" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<author pid="14/6306">Rainer Leupers</author>
<title>Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2018</year>
<volume>abs/1803.05320</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1803.05320</ee>
<url>db/journals/corr/corr1803.html#abs-1803-05320</url>
</article>
</r>
<r><inproceedings key="conf/vlsid/MerchantVCRNN16" mdate="2017-06-05">
<author orcid="0000-0002-3708-5621" pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Achieving Efficient QR Factorization by Algorithm-Architecture Co-design of Householder Transformation.</title>
<pages>98-103</pages>
<year>2016</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2016.109</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2016.109</ee>
<crossref>conf/vlsid/2016</crossref>
<url>db/conf/vlsid/vlsid2016.html#MerchantVCRNN16</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Accelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design.</title>
<year>2016</year>
<volume>abs/1610.06385</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1610.06385</ee>
<url>db/journals/corr/corr1610.html#MerchantVCRNN16</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/MerchantVCRNN16a" mdate="2018-08-13">
<author pid="141/0649">Farhad Merchant</author>
<author pid="177/6048">Tarun Vatwani</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author pid="57/4634">Soumyendu Raha</author>
<author pid="n/SKNandy">S. K. Nandy</author>
<author pid="56/10">Ranjani Narayan</author>
<title>Efficient Realization of Householder Transform through Algorithm-Architecture Co-design for Acceleration of QR Factorization.</title>
<year>2016</year>
<volume>abs/1612.04470</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1612.04470</ee>
<url>db/journals/corr/corr1612.html#MerchantVCRNN16a</url>
</article>
</r>
<coauthors n="11" nc="1">
<co c="0"><na f="b/Basu:Arindam" pid="95/2418">Arindam Basu</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="d/Deb:Suman" pid="128/3106">Suman Deb</na></co>
<co c="0"><na f="d/Dutt:Arko" pid="192/7994">Arko Dutt</na></co>
<co c="0"><na f="f/Fong:Xuanyao" pid="31/3524">Xuanyao Fong</na></co>
<co c="0"><na f="l/Leupers:Rainer" pid="14/6306">Rainer Leupers</na></co>
<co c="0"><na f="m/Merchant:Farhad" pid="141/0649">Farhad Merchant</na></co>
<co c="0"><na f="n/Nandy:S=_K=" pid="n/SKNandy">S. K. Nandy</na></co>
<co c="0"><na f="n/Narayan:Ranjani" pid="56/10">Ranjani Narayan</na></co>
<co c="0"><na f="r/Raha:Soumyendu" pid="57/4634">Soumyendu Raha</na></co>
</coauthors>
</dblpperson>

