<stg><name>llama_layer</name>


<trans_list>

<trans id="562" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="14" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="118" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %layer = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position

]]></Node>
<StgValue><ssdm name="position_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache

]]></Node>
<StgValue><ssdm name="value_cache_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache

]]></Node>
<StgValue><ssdm name="key_cache_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %all_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %all_weights

]]></Node>
<StgValue><ssdm name="all_weights_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %output_logits_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_logits

]]></Node>
<StgValue><ssdm name="output_logits_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %token_embed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %token_embed

]]></Node>
<StgValue><ssdm name="token_embed_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %sum_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_local_loc"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %sum_local_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_local_4_loc"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %sum_local_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_local_2_loc"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %token_embed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="62">
<![CDATA[
entry:37 %sext_ln100 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:38 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32">
<![CDATA[
entry:39 %muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="64">
<![CDATA[
entry:40 %muxLogicAXIMBurst_to_empty = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:91 %store_ln107 = store i4 0, i4 %layer

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:92 %store_ln0 = store i29 0, i29 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="180" st_id="2" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="182" st_id="4" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="183" st_id="5" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="184" st_id="6" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:41 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="190" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0">
<![CDATA[
entry:42 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_100_1, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_70

]]></Node>
<StgValue><ssdm name="spectopmodule_ln73"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_52, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_54, void @empty_53, void @empty_107, i32 16, i32 16, i32 16, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %token_embed, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_60, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %token_embed, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_logits, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_63, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_logits, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %all_weights, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_64, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %all_weights, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_65, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_59, void @empty_66, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_62, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_61, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_58, i32 4294967295, i32 4294967295, void @empty_67, i32 0, i32 0, void @empty_68, void @empty_60, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_62, i32 4294967295, i32 4294967295, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_58, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_68, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0">
<![CDATA[
entry:42 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_100_1, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:46 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:64 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:66 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:67 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:68 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:70 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:71 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:72 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:73 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:74 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:76 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:78 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:79 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:80 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:82 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:83 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:84 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:86 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:87 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:88 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:89 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:90 %specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln129"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
entry:93 %br_ln107 = br void %VITIS_LOOP_124_2

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2:0 %phi_mul_load = load i29 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2:1 %layer_1 = load i4 %layer

]]></Node>
<StgValue><ssdm name="layer_1"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_124_2:2 %add_ln107 = add i4 %layer_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2:3 %add_ln107_1 = add i29 %phi_mul_load, i29 37754880

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_124_2:4 %icmp_ln107 = icmp_eq  i4 %layer_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_124_2:5 %br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_124_2.split, void %for.inc.i71.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:2 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_1, i32 %sum_local_2_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:82 %store_ln107 = store i4 %add_ln107, i4 %layer

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:83 %store_ln107 = store i29 %add_ln107_1, i29 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
for.inc.i71.preheader:0 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_13, i32 %sum_local_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="276" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:2 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_1, i32 %sum_local_2_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:3 %sum_local_2_loc_load = load i32 %sum_local_2_loc

]]></Node>
<StgValue><ssdm name="sum_local_2_loc_load"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:6 %muxLogicI0_to_div_i = muxlogic i32 %sum_local_2_loc_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div_i"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:7 %muxLogicI1_to_div_i = muxlogic i32 768

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="280" st_id="17" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="281" st_id="18" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="282" st_id="19" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="284" st_id="21" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="285" st_id="22" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="286" st_id="23" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="287" st_id="24" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="288" st_id="25" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="289" st_id="26" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="290" st_id="27" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:8 %div_i = fdiv i32 %sum_local_2_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:9 %muxLogicI0_to_p_x_assign_1 = muxlogic i32 %div_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_p_x_assign_1"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:10 %muxLogicI1_to_p_x_assign_1 = muxlogic i32 1e-06

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_p_x_assign_1"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:11 %p_x_assign_1 = fadd i32 %div_i, i32 1e-06

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:12 %muxLogicI0_to_tmp_s = muxlogic i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_s"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="15" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="296" st_id="29" stage="14" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="297" st_id="30" stage="13" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="298" st_id="31" stage="12" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="299" st_id="32" stage="11" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="300" st_id="33" stage="10" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="301" st_id="34" stage="9" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="302" st_id="35" stage="8" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="303" st_id="36" stage="7" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="304" st_id="37" stage="6" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="305" st_id="38" stage="5" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="306" st_id="39" stage="4" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="307" st_id="40" stage="3" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="308" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:4 %zext_ln37 = zext i29 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:5 %add_ln37 = add i64 %zext_ln37, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="310" st_id="41" stage="2" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="311" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:17 %trunc_ln27_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="312" st_id="42" stage="1" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:13 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="313" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:14 %muxLogicI0_to_norm_1 = muxlogic i32 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_norm_1"/></StgValue>
</operation>

<operation id="314" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:15 %muxLogicI1_to_norm_1 = muxlogic i32 %tmp_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_norm_1"/></StgValue>
</operation>

<operation id="315" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_124_2.split:18 %sext_ln27_1 = sext i62 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:19 %gmem2_addr_76 = getelementptr i32 %gmem2, i64 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="gmem2_addr_76"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:20 %muxLogicAXIMAddr_to_empty_254 = muxlogic i32 %gmem2_addr_76

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_254"/></StgValue>
</operation>

<operation id="318" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:21 %muxLogicAXIMBurst_to_empty_254 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_254"/></StgValue>
</operation>

<operation id="319" st_id="42" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="320" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:38 %muxLogicAXIMAddr_to_empty_255 = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_255"/></StgValue>
</operation>

<operation id="321" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:39 %muxLogicAXIMBurst_to_empty_255 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_255"/></StgValue>
</operation>

<operation id="322" st_id="42" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="323" st_id="43" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="324" st_id="43" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="325" st_id="43" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="326" st_id="44" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="328" st_id="44" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="329" st_id="45" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="332" st_id="46" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="333" st_id="46" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="334" st_id="46" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="335" st_id="47" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="338" st_id="48" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="339" st_id="48" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="340" st_id="48" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="341" st_id="49" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="342" st_id="49" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="343" st_id="49" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="344" st_id="50" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="345" st_id="50" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="346" st_id="50" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="347" st_id="51" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="350" st_id="52" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:22 %empty_254 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_76, i64 768

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:40 %empty_255 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="353" st_id="53" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:16 %norm_1 = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:23 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_2, i32 %gmem2, i62 %trunc_ln27_1, i32 %norm_1, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="355" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:23 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_2, i32 %gmem2, i62 %trunc_ln27_1, i32 %norm_1, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="356" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:24 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_124_2, i32 %current_token, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="357" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:24 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_124_2, i32 %current_token, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="358" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:25 %add_ln47 = add i29 %phi_mul_load, i29 3072

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:26 %zext_ln47 = zext i29 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="360" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:27 %wq = add i64 %zext_ln47, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="wq"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:28 %add_ln48 = add i29 %phi_mul_load, i29 2362368

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:29 %zext_ln48 = zext i29 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="363" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:30 %wk = add i64 %zext_ln48, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="wk"/></StgValue>
</operation>

<operation id="364" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:31 %add_ln49 = add i29 %phi_mul_load, i29 4721664

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:32 %zext_ln49 = zext i29 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:33 %wv = add i64 %zext_ln49, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="wv"/></StgValue>
</operation>

<operation id="367" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:34 %add_ln50 = add i29 %phi_mul_load, i29 7080960

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="368" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:35 %zext_ln50 = zext i29 %add_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="369" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:36 %wo = add i64 %zext_ln50, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="wo"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="370" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="4" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="27" op_29_bw="8" op_30_bw="100" op_31_bw="28" op_32_bw="22" op_33_bw="14" op_34_bw="29" op_35_bw="21" op_36_bw="13" op_37_bw="100" op_38_bw="28" op_39_bw="22" op_40_bw="14" op_41_bw="29" op_42_bw="21" op_43_bw="13" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:37 %call_ln129 = call void @kernel_mhsa.1, i32 %position_read, i32 %gmem2, i64 %wq, i64 %wk, i64 %wv, i64 %wo, i32 %gmem3, i64 %key_cache_read, i32 %gmem4, i64 %value_cache_read, i4 %layer_1, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="371" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="64" op_11_bw="4" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="27" op_29_bw="8" op_30_bw="100" op_31_bw="28" op_32_bw="22" op_33_bw="14" op_34_bw="29" op_35_bw="21" op_36_bw="13" op_37_bw="100" op_38_bw="28" op_39_bw="22" op_40_bw="14" op_41_bw="29" op_42_bw="21" op_43_bw="13" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:37 %call_ln129 = call void @kernel_mhsa.1, i32 %position_read, i32 %gmem2, i64 %wq, i64 %wk, i64 %wv, i64 %wo, i32 %gmem3, i64 %key_cache_read, i32 %gmem4, i64 %value_cache_read, i4 %layer_1, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="372" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:41 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_132_3, i32 %gmem0, i62 %trunc_ln, i32 %layer_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="373" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:41 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_132_3, i32 %gmem0, i62 %trunc_ln, i32 %layer_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="374" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:42 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_11, i32 %sum_local_4_loc, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:76 %muxLogicAXIMAddr_to_empty_257 = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_257"/></StgValue>
</operation>

<operation id="376" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:77 %muxLogicAXIMBurst_to_empty_257 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_257"/></StgValue>
</operation>

<operation id="377" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:78 %empty_257 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="378" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:42 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_11, i32 %sum_local_4_loc, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="379" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:43 %sum_local_4_loc_load = load i32 %sum_local_4_loc

]]></Node>
<StgValue><ssdm name="sum_local_4_loc_load"/></StgValue>
</operation>

<operation id="380" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:47 %muxLogicI0_to_div_i2 = muxlogic i32 %sum_local_4_loc_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div_i2"/></StgValue>
</operation>

<operation id="381" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:48 %muxLogicI1_to_div_i2 = muxlogic i32 768

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div_i2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="382" st_id="64" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="383" st_id="65" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="384" st_id="66" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="385" st_id="67" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="386" st_id="68" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="387" st_id="69" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="388" st_id="70" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="389" st_id="71" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="390" st_id="72" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="391" st_id="73" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="392" st_id="74" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:49 %div_i2 = fdiv i32 %sum_local_4_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i2"/></StgValue>
</operation>

<operation id="393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:50 %muxLogicI0_to_p_x_assign_2 = muxlogic i32 %div_i2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_p_x_assign_2"/></StgValue>
</operation>

<operation id="394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:51 %muxLogicI1_to_p_x_assign_2 = muxlogic i32 1e-06

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_p_x_assign_2"/></StgValue>
</operation>

<operation id="395" st_id="74" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:52 %p_x_assign_2 = fadd i32 %div_i2, i32 1e-06

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="396" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:53 %muxLogicI0_to_tmp_6 = muxlogic i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_6"/></StgValue>
</operation>

<operation id="397" st_id="75" stage="15" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="398" st_id="76" stage="14" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="399" st_id="77" stage="13" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="400" st_id="78" stage="12" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="401" st_id="79" stage="11" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="402" st_id="80" stage="10" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="403" st_id="81" stage="9" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="404" st_id="82" stage="8" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="405" st_id="83" stage="7" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="406" st_id="84" stage="6" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="407" st_id="85" stage="5" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="408" st_id="86" stage="4" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="409" st_id="87" stage="3" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="410" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:44 %add_ln37_1 = add i29 %phi_mul_load, i29 9440256

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="411" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:45 %zext_ln37_1 = zext i29 %add_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="412" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:46 %add_ln37_2 = add i64 %zext_ln37_1, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="413" st_id="88" stage="2" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="414" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:58 %trunc_ln27_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln37_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="415" st_id="89" stage="1" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:54 %tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="416" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:55 %muxLogicI0_to_norm_2 = muxlogic i32 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_norm_2"/></StgValue>
</operation>

<operation id="417" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:56 %muxLogicI1_to_norm_2 = muxlogic i32 %tmp_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_norm_2"/></StgValue>
</operation>

<operation id="418" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_124_2.split:59 %sext_ln27_2 = sext i62 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="419" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:60 %gmem2_addr_77 = getelementptr i32 %gmem2, i64 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="gmem2_addr_77"/></StgValue>
</operation>

<operation id="420" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:61 %muxLogicAXIMAddr_to_empty_256 = muxlogic i32 %gmem2_addr_77

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_256"/></StgValue>
</operation>

<operation id="421" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:62 %muxLogicAXIMBurst_to_empty_256 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_256"/></StgValue>
</operation>

<operation id="422" st_id="89" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="423" st_id="90" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="424" st_id="90" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="425" st_id="91" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="426" st_id="91" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="427" st_id="92" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="428" st_id="92" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="429" st_id="93" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="430" st_id="93" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="431" st_id="94" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="432" st_id="94" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="433" st_id="95" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="434" st_id="95" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="435" st_id="96" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="436" st_id="96" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="437" st_id="97" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="438" st_id="97" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="439" st_id="98" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="440" st_id="98" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="441" st_id="99" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="442" st_id="99" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:63 %empty_256 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr_77, i64 768

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="443" st_id="100" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_124_2.split:57 %norm_2 = fdiv i32 1, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="444" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:64 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_22, i32 %gmem2, i62 %trunc_ln27_4, i32 %norm_2, i32 %ffn_input, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="445" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:64 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_22, i32 %gmem2, i62 %trunc_ln27_4, i32 %norm_2, i32 %ffn_input, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="446" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:65 %add_ln52 = add i29 %phi_mul_load, i29 9443328

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="447" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:66 %zext_ln52 = zext i29 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="448" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:67 %w1 = add i64 %zext_ln52, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="w1"/></StgValue>
</operation>

<operation id="449" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:68 %add_ln53 = add i29 %phi_mul_load, i29 18880512

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="450" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:69 %zext_ln53 = zext i29 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="451" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:70 %w2 = add i64 %zext_ln53, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="452" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:71 %add_ln54 = add i29 %phi_mul_load, i29 28317696

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="453" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="29">
<![CDATA[
VITIS_LOOP_124_2.split:72 %zext_ln54 = zext i29 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="454" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:73 %w3 = add i64 %zext_ln54, i64 %all_weights_read

]]></Node>
<StgValue><ssdm name="w3"/></StgValue>
</operation>

<operation id="455" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:74 %call_ln141 = call void @FFN.1, i32 %gmem2, i64 %w1, i64 %w2, i64 %w3, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="456" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:74 %call_ln141 = call void @FFN.1, i32 %gmem2, i64 %w1, i64 %w2, i64 %w3, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="457" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:75 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_144_4, i32 %current_token, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="458" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:75 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_144_4, i32 %current_token, i32 %layer_output, i32 %layer_output_28, i32 %layer_output_29, i32 %layer_output_30, i32 %layer_output_31, i32 %layer_output_32, i32 %layer_output_33, i32 %layer_output_34, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="459" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:79 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_150_5, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="460" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:79 %call_ln100 = call void @llama_layer_Pipeline_VITIS_LOOP_150_5, i32 %gmem0, i62 %trunc_ln, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="461" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1">
<![CDATA[
VITIS_LOOP_124_2.split:80 %muxLogicAXIMCE_to_empty_258 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_258"/></StgValue>
</operation>

<operation id="462" st_id="108" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="463" st_id="109" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="464" st_id="110" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="465" st_id="111" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="466" st_id="112" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="467" st_id="113" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="468" st_id="114" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="469" st_id="115" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="470" st_id="116" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="471" st_id="117" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="472" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:0 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="473" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:1 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="474" st_id="118" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:81 %empty_258 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="475" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:84 %br_ln107 = br void %VITIS_LOOP_124_2

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="476" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
for.inc.i71.preheader:0 %call_ln0 = call void @llama_layer_Pipeline_VITIS_LOOP_19_13, i32 %sum_local_loc, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="477" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i71.preheader:1 %sum_local_loc_load = load i32 %sum_local_loc

]]></Node>
<StgValue><ssdm name="sum_local_loc_load"/></StgValue>
</operation>

<operation id="478" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:2 %muxLogicI0_to_div_i1 = muxlogic i32 %sum_local_loc_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div_i1"/></StgValue>
</operation>

<operation id="479" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:3 %muxLogicI1_to_div_i1 = muxlogic i32 768

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div_i1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="480" st_id="121" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="481" st_id="122" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="482" st_id="123" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="483" st_id="124" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="484" st_id="125" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="485" st_id="126" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="486" st_id="127" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="487" st_id="128" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="488" st_id="129" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="489" st_id="130" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="490" st_id="131" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:4 %div_i1 = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>

<operation id="491" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:5 %muxLogicI0_to_p_x_assign = muxlogic i32 %div_i1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_p_x_assign"/></StgValue>
</operation>

<operation id="492" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:6 %muxLogicI1_to_p_x_assign = muxlogic i32 1e-06

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_p_x_assign"/></StgValue>
</operation>

<operation id="493" st_id="131" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:7 %p_x_assign = fadd i32 %div_i1, i32 1e-06

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="494" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:8 %muxLogicI0_to_tmp = muxlogic i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp"/></StgValue>
</operation>

<operation id="495" st_id="132" stage="15" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="496" st_id="133" stage="14" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="497" st_id="134" stage="13" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="498" st_id="135" stage="12" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="499" st_id="136" stage="11" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="500" st_id="137" stage="10" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="501" st_id="138" stage="9" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="502" st_id="139" stage="8" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="503" st_id="140" stage="7" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="504" st_id="141" stage="6" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="505" st_id="142" stage="5" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="506" st_id="143" stage="4" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="507" st_id="144" stage="3" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="508" st_id="145" stage="2" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="509" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i71.preheader:13 %add_ln27 = add i64 %all_weights_read, i64 453058560

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="510" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i71.preheader:14 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="511" st_id="146" stage="1" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:9 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="512" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:10 %muxLogicI0_to_norm = muxlogic i32 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_norm"/></StgValue>
</operation>

<operation id="513" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:11 %muxLogicI1_to_norm = muxlogic i32 %tmp

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_norm"/></StgValue>
</operation>

<operation id="514" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i71.preheader:15 %sext_ln27 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="515" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i71.preheader:16 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="516" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32">
<![CDATA[
for.inc.i71.preheader:17 %muxLogicAXIMAddr_to_empty_253 = muxlogic i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_253"/></StgValue>
</operation>

<operation id="517" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="64">
<![CDATA[
for.inc.i71.preheader:18 %muxLogicAXIMBurst_to_empty_253 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_253"/></StgValue>
</operation>

<operation id="518" st_id="146" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="519" st_id="147" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="520" st_id="147" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="521" st_id="148" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="522" st_id="148" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="523" st_id="149" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="524" st_id="149" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="525" st_id="150" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="526" st_id="150" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="527" st_id="151" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="528" st_id="151" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="529" st_id="152" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="530" st_id="152" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="531" st_id="153" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="532" st_id="153" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="533" st_id="154" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="534" st_id="154" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="535" st_id="155" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="536" st_id="155" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="537" st_id="156" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="538" st_id="156" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc.i71.preheader:19 %empty_253 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="539" st_id="157" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i71.preheader:12 %norm = fdiv i32 1, i32 %tmp

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="540" st_id="157" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
for.inc.i71.preheader:20 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_24, i32 %gmem2, i62 %trunc_ln3, i32 %norm, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="541" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
for.inc.i71.preheader:20 %call_ln27 = call void @llama_layer_Pipeline_VITIS_LOOP_27_24, i32 %gmem2, i62 %trunc_ln3, i32 %norm, i32 %norm_output, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="542" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i71.preheader:21 %lm_head_weight = add i64 %all_weights_read, i64 453061632

]]></Node>
<StgValue><ssdm name="lm_head_weight"/></StgValue>
</operation>

<operation id="543" st_id="159" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc.i71.preheader:38 %call_ln163 = call void @matmul.1, i32 %gmem1, i64 %output_logits_read, i32 %gmem2, i64 %lm_head_weight, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="544" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:22 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="545" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:23 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="546" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:24 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="547" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:25 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="548" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:26 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="549" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:27 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="550" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:28 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="551" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:29 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="552" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:30 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="553" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:31 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="554" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:32 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="555" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:33 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="556" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:34 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="557" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:35 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="558" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:36 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="559" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
for.inc.i71.preheader:37 %specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln163"/></StgValue>
</operation>

<operation id="560" st_id="160" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
for.inc.i71.preheader:38 %call_ln163 = call void @matmul.1, i32 %gmem1, i64 %output_logits_read, i32 %gmem2, i64 %lm_head_weight, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="561" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0">
<![CDATA[
for.inc.i71.preheader:39 %ret_ln164 = ret

]]></Node>
<StgValue><ssdm name="ret_ln164"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
