

================================================================
== Vitis HLS Report for 'cp_insertion'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2208|     2208|  7.353 us|  7.353 us|  2209|  2209|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_data = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 11 'alloca' 'buf_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_data_1 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 12 'alloca' 'buf_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_data_2 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 13 'alloca' 'buf_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_data_3 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 14 'alloca' 'buf_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_strb = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 15 'alloca' 'buf_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_strb_1 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 16 'alloca' 'buf_strb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_strb_2 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 17 'alloca' 'buf_strb_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_strb_3 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 18 'alloca' 'buf_strb_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 20 [2/2] (0.07ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_buf_fill, i4 %buf_strb_3, i4 %buf_strb_2, i4 %buf_strb_1, i4 %buf_strb, i32 %buf_data_3, i32 %buf_data_2, i32 %buf_data_1, i32 %buf_data, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 21 [1/2] (1.65ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_buf_fill, i4 %buf_strb_3, i4 %buf_strb_2, i4 %buf_strb_1, i4 %buf_strb, i32 %buf_data_3, i32 %buf_data_2, i32 %buf_data_1, i32 %buf_data, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty_17 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_cp_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.25>
ST_6 : Operation 25 [1/2] (2.25ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_cp_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty_18 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_data_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 29 [1/2] (2.25ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_data_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [cp_insertion.cpp:42]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [cp_insertion.cpp:42]   --->   Operation 31 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln56 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_2" [cp_insertion.cpp:56]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln56 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_3" [cp_insertion.cpp:56]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [cp_insertion.cpp:87]   --->   Operation 44 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.079ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cp_insertion_Pipeline_buf_fill' [32]  (0.079 ns)

 <State 3>: 1.652ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cp_insertion_Pipeline_buf_fill' [32]  (1.652 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.259ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cp_insertion_Pipeline_cp_out' [35]  (2.259 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 2.259ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'cp_insertion_Pipeline_data_out' [38]  (2.259 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
