#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 18 11:17:14 2023
# Process ID: 49236
# Current directory: D:/my_project/COS/3/MIPS_multi_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48052 D:\my_project\COS\3\MIPS_multi_cycle\MIPS_multi_cycle.xpr
# Log file: D:/my_project/COS/3/MIPS_multi_cycle/vivado.log
# Journal file: D:/my_project/COS/3/MIPS_multi_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/controlunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol zeroext, assumed default net type wire [D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/signextend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xelab -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3352] formal port 'pcen' expects a modport or interface instance actual [D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv:6]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/controlunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/signextend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xelab -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.flopenr(x=32)
Compiling module xil_defaultlib.mux2(W=32)
Compiling module xil_defaultlib.mux2(W=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.254 ; gain = 17.918
INFO: [Common 17-206] Exiting Webtalk at Thu May 18 11:24:06 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 754.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/my_project/COS/3/MIPS_multi_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/my_project/COS/3/MIPS_multi_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
success
$stop called at time : 205 ns : File "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 807.078 ; gain = 52.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 807.078 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim/memfile_moreinstra.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/controlunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/signextend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
"xelab -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 55ddd6a6b9d2407fb200e6896d4adf2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.flopenr(x=32)
Compiling module xil_defaultlib.mux2(W=32)
Compiling module xil_defaultlib.mux2(W=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/my_project/COS/3/MIPS_multi_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/my_project/COS/3/MIPS_multi_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
success
$stop called at time : 635 ns : File "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 807.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 11:30:05 2023...
