
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    42604500                       # Number of ticks simulated
final_tick                                   42604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107542                       # Simulator instruction rate (inst/s)
host_op_rate                                   118215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83823904                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658708                       # Number of bytes of host memory used
host_seconds                                     0.51                       # Real time elapsed on the host
sim_insts                                       54655                       # Number of instructions simulated
sim_ops                                         60082                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              71360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         922343884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         447652243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          79616003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          21030642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          81118192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21030642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          79616003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          22532831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1674940441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    922343884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     79616003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     81118192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     79616003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1162694082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6008755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6008755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6008755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        922343884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        447652243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         79616003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         21030642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         81118192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21030642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         79616003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         22532831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1680949196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  71424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      42602000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.408696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.492146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.360358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           87     37.83%     37.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     23.04%     60.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     10.43%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      7.39%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.65%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.17%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.30%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.74%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24     10.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          230                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13221500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34146500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11847.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30597.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1676.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1676.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38037.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   771375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6770400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26597340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               191250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               38286885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            976.612824                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       193750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37723500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1115400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22226580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4017750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30229710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.338245                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6664250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31348000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   7232                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             5128                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1154                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                2190                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   1464                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            66.849315                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    719                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  64                       # Number of system calls
system.cpu0.numCycles                           85210                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         35868                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       7232                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              2183                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        30281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2375                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          443                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    11521                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  358                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             47265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.908114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.226902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   27435     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    7247     15.33%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2074      4.39%     77.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   10509     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               47265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.084873                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.420937                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13125                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16319                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    16334                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  621                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   866                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 842                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  344                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 34651                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 3893                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   866                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15975                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2261                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6238                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    14076                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 7849                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 31812                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1269                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   72                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  7422                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              35899                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               148819                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           38258                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                25961                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    9938                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               106                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           104                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1627                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                5039                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               4833                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     30269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                238                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    27409                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              406                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           7792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        19382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        47265                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.957794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              32218     68.16%     68.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               6042     12.78%     80.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               5848     12.37%     93.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2960      6.26%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                194      0.41%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          47265                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2291     39.18%     39.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.03%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1214     20.76%     59.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2340     40.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                18241     66.55%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 104      0.38%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                4675     17.06%     84.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4386     16.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 27409                       # Type of FU issued
system.cpu0.iq.rate                          0.321664                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       5847                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.213324                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            108260                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            38287                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        25683                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 33208                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              59                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1667                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          870                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   866                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    560                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  382                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              30522                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 5039                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                4833                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               102                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  377                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          862                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 889                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                26214                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4278                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1195                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                        8494                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4270                       # Number of branches executed
system.cpu0.iew.exec_stores                      4216                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.307640                       # Inst execution rate
system.cpu0.iew.wb_sent                         25839                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        25711                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    12436                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    23470                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.301737                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.529868                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6604                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              833                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        45942                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.494428                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.183241                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35022     76.23%     76.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5958     12.97%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2113      4.60%     93.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1044      2.27%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          637      1.39%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          608      1.32%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          274      0.60%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          121      0.26%     99.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          165      0.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        45942                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               18738                       # Number of instructions committed
system.cpu0.commit.committedOps                 22715                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7335                       # Number of memory references committed
system.cpu0.commit.loads                         3372                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      3722                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    19503                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           15273     67.24%     67.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            104      0.46%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     67.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3372     14.84%     82.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          3963     17.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            22715                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  165                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       74822                       # The number of ROB reads
system.cpu0.rob.rob_writes                      59965                       # The number of ROB writes
system.cpu0.timesIdled                            451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      18738                       # Number of Instructions Simulated
system.cpu0.committedOps                        22715                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.547444                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.547444                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.219904                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.219904                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   29688                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  14546                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    90358                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   14526                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                   9713                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               13                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          159.711442                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               6916                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              289                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.930796                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   159.711442                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.155968                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.155968                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            16305                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           16305                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         3852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           3852                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2981                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         6833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            6833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         6835                       # number of overall hits
system.cpu0.dcache.overall_hits::total           6835                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          228                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          831                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1059                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13588505                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13588505                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     44977478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     44977478                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     58565983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     58565983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     58565983                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     58565983                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3812                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         7892                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         7892                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         7894                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         7894                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.055882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055882                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.217996                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.217996                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.134187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.134153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134153                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59598.706140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59598.706140                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54124.522262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54124.522262                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55303.100094                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55303.100094                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55303.100094                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55303.100094                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6998                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.309524                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           75                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          680                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          680                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          755                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          304                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          304                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          304                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9312749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9312749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8128253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8128253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17441002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17441002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17441002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17441002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.037500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039612                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039612                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.038520                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038520                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.038510                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038510                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60867.640523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60867.640523                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53829.490066                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53829.490066                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57371.717105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57371.717105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57371.717105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57371.717105                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              237                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.516163                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              10754                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              614                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.514658                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.516163                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.473664                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.473664                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            23646                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           23646                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        10754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          10754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        10754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           10754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        10754                       # number of overall hits
system.cpu0.icache.overall_hits::total          10754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          762                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          762                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           762                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          762                       # number of overall misses
system.cpu0.icache.overall_misses::total          762                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     41068989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41068989                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     41068989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41068989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     41068989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41068989                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        11516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        11516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        11516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        11516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        11516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        11516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.066169                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.066169                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.066169                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.066169                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.066169                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.066169                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53896.311024                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53896.311024                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53896.311024                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53896.311024                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53896.311024                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53896.311024                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11819                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.280255                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          147                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          147                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33881242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33881242                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33881242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33881242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33881242                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33881242                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.053404                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053404                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.053404                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053404                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.053404                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053404                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55091.450407                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55091.450407                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55091.450407                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55091.450407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55091.450407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55091.450407                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3536                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3226                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              111                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                1722                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1647                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.644599                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           13372                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         14972                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3536                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1764                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    257                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     3994                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   37                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              9942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.627942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.223811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2152     21.65%     21.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    3526     35.47%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     133      1.34%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    4131     41.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                9942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.264433                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.119653                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1459                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1136                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     7161                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                   85                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   101                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 14937                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  417                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   101                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    1779                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    101                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           953                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     6916                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                   92                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 14549                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  121                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   71                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              24838                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                70391                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           19426                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                23608                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1219                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      251                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2141                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                473                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     14378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 41                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    14117                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               34                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined            980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         2259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         9942                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.419936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.084489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2839     28.56%     28.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1850     18.61%     47.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               3527     35.48%     82.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1691     17.01%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 35      0.35%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           9942                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1870     76.39%     76.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.04%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     76.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   274     11.19%     87.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  303     12.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                11522     81.62%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.36%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2126     15.06%     97.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                418      2.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 14117                       # Type of FU issued
system.cpu1.iq.rate                          1.055713                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2448                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.173408                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             40655                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            15401                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        13837                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 16565                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          230                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          132                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   101                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              14421                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2141                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 473                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                  88                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                13944                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2072                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              170                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2465                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3179                       # Number of branches executed
system.cpu1.iew.exec_stores                       393                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.042776                       # Inst execution rate
system.cpu1.iew.wb_sent                         13865                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        13837                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     9581                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    16255                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.034774                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.589419                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts            796                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               84                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         9790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.372727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.769104                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3335     34.07%     34.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4544     46.41%     80.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          233      2.38%     82.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          129      1.32%     84.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           48      0.49%     84.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1292     13.20%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          117      1.20%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           48      0.49%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           44      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         9790                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               12945                       # Number of instructions committed
system.cpu1.commit.committedOps                 13439                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2252                       # Number of memory references committed
system.cpu1.commit.loads                         1911                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      3121                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    10405                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  55                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           11136     82.86%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.38%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1911     14.22%     97.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           341      2.54%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            13439                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   44                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       23799                       # The number of ROB reads
system.cpu1.rob.rob_writes                      28634                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       71837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      12945                       # Number of Instructions Simulated
system.cpu1.committedOps                        13439                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.032986                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.032986                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.968068                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.968068                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   18530                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   6128                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    47808                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   18007                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   2842                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            3.884050                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2308                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            76.933333                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     3.884050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.003793                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.003793                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             4819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            4819                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         1991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           312                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2303                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2303                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2304                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2304                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           54                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           77                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           78                       # number of overall misses
system.cpu1.dcache.overall_misses::total           78                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1803746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1803746                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1221750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1221750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        36500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3025496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3025496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3025496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3025496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2380                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2380                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2382                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026406                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026406                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.068657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068657                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032746                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032746                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 33402.703704                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33402.703704                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53119.565217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53119.565217                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 39292.155844                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39292.155844                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 38788.410256                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38788.410256                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           23                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           37                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           37                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           41                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       892001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       892001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       355000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       355000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1247001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1247001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1256501                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1256501                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016807                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016807                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.017212                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017212                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 28774.225806                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28774.225806                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 39444.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39444.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 31175.025000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31175.025000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 30646.365854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30646.365854                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.050090                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3925                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            74.056604                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.050090                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.011817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8037                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8037                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3925                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3925                       # number of overall hits
system.cpu1.icache.overall_hits::total           3925                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4728999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4728999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4728999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4728999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4728999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4728999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3992                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3992                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3992                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016784                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016784                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016784                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016784                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016784                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016784                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 70582.074627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70582.074627                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 70582.074627                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70582.074627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 70582.074627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70582.074627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1776                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   126.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3623749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3623749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3623749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3623749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3623749                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3623749                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013277                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013277                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013277                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013277                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013277                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 68372.622642                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68372.622642                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 68372.622642                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68372.622642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 68372.622642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68372.622642                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3296                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             2997                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              111                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1606                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1531                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.330012                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           12844                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         13991                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3296                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1640                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         7513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    253                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     3739                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples              9329                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.623647                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.226390                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2051     21.99%     21.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    3278     35.14%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     131      1.40%     58.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    3869     41.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                9329                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.256618                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.089302                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1452                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1025                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     6672                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                   81                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                    99                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 125                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 13951                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  389                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                    99                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1761                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    111                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           833                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     6434                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                   91                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 13578                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  110                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   71                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              23060                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                65705                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           18126                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                21843                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    1206                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      252                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2005                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                468                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     13408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    13150                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               40                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined            973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         2238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples         9329                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.409583                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.085436                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               2710     29.05%     29.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1716     18.39%     47.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3304     35.42%     82.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1570     16.83%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 29      0.31%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           9329                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1767     75.74%     75.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.04%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     75.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   265     11.36%     87.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  300     12.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                10700     81.37%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.39%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                1993     15.16%     96.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                406      3.09%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 13150                       # Type of FU issued
system.cpu2.iq.rate                          1.023824                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2333                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.177414                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             37999                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            14422                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        12880                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 15483                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          218                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          140                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                    99                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              13450                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2005                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 468                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                  90                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                12984                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 1943                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              163                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2321                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    2945                       # Number of branches executed
system.cpu2.iew.exec_stores                       378                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.010900                       # Inst execution rate
system.cpu2.iew.wb_sent                         12908                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        12880                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                     8894                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    15121                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.002803                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.588189                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts            794                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts               84                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         9175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.359673                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.766605                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3196     34.83%     34.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         4192     45.69%     80.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          224      2.44%     82.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          128      1.40%     84.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           53      0.58%     84.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1179     12.85%     97.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          119      1.30%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           42      0.46%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           42      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         9175                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               12001                       # Number of instructions committed
system.cpu2.commit.committedOps                 12475                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2115                       # Number of memory references committed
system.cpu2.commit.loads                         1787                       # Number of loads committed
system.cpu2.commit.membars                         23                       # Number of memory barriers committed
system.cpu2.commit.branches                      2887                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                     9671                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           10309     82.64%     82.64% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.41%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1787     14.32%     97.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           328      2.63%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            12475                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   42                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       22233                       # The number of ROB reads
system.cpu2.rob.rob_writes                      26704                       # The number of ROB writes
system.cpu2.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       72365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      12001                       # Number of Instructions Simulated
system.cpu2.committedOps                        12475                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.070244                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.070244                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.934366                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.934366                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   17233                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   5741                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    44553                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   16675                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   2696                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            3.482420                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2166                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               27                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.222222                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     3.482420                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003401                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.003401                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4535                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4535                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         1868                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1868                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           299                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2167                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2167                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2168                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2168                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           49                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           72                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           73                       # number of overall misses
system.cpu2.dcache.overall_misses::total           73                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      1734000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1734000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1244750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1244750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        39000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        39000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      2978750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      2978750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      2978750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      2978750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         1917                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1917                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2239                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2239                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2241                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2241                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025561                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025561                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.071429                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.071429                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032157                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032157                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032575                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032575                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 35387.755102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35387.755102                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 54119.565217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54119.565217                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 41371.527778                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41371.527778                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 40804.794521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40804.794521                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           20                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           34                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           34                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           38                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           39                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       889750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       889750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       352500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       352500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1242250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1242250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1251750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1251750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015128                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015128                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.027950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016972                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016972                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.017403                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017403                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 30681.034483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30681.034483                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39166.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39166.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32690.789474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32690.789474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 32096.153846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32096.153846                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            5.951773                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3668                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            67.925926                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     5.951773                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.011625                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.011625                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             7528                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            7528                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3668                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3668                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3668                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3668                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3668                       # number of overall hits
system.cpu2.icache.overall_hits::total           3668                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           69                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           69                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           69                       # number of overall misses
system.cpu2.icache.overall_misses::total           69                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4613999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4613999                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4613999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4613999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4613999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4613999                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.018464                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.018464                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.018464                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.018464                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.018464                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.018464                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 66869.550725                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66869.550725                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 66869.550725                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66869.550725                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 66869.550725                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66869.550725                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1912                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   112.470588                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3826999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3826999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3826999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3826999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3826999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3826999                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.014450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.014450                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.014450                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.014450                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.014450                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.014450                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70870.351852                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70870.351852                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70870.351852                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70870.351852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70870.351852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70870.351852                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   3001                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             2723                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              102                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                1455                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1379                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.776632                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           12500                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         12785                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       3001                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1488                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         7020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    241                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     3427                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              8969                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.543427                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.243150                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2296     25.60%     25.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    3024     33.72%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     128      1.43%     60.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    3521     39.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8969                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.240080                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.022800                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1428                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1305                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     6065                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                   79                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                    92                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 118                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 12691                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  351                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                    92                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1711                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                     76                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1148                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     5852                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                   90                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 12375                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                   81                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                   69                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands              20965                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                59835                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           16485                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                19911                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1046                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      249                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                1865                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                417                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              120                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     12227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    12005                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               39                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined            816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         1911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         8969                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.338499                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.102280                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2929     32.66%     32.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1560     17.39%     50.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3025     33.73%     83.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1425     15.89%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 30      0.33%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8969                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1599     75.14%     75.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     1      0.05%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     75.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   259     12.17%     87.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  269     12.64%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 9725     81.01%     81.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  51      0.42%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                1845     15.37%     96.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                384      3.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 12005                       # Type of FU issued
system.cpu3.iq.rate                          0.960400                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2128                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.177259                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             35144                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            13087                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        11764                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 14133                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          209                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores           79                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                    92                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     44                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              12272                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 1865                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 417                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  77                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                11861                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 1797                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              142                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2169                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    2665                       # Number of branches executed
system.cpu3.iew.exec_stores                       372                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.948880                       # Inst execution rate
system.cpu3.iew.wb_sent                         11786                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        11764                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     8057                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    13700                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.941120                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.588102                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts            670                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               74                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         8833                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.296615                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.755196                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3360     38.04%     38.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         3825     43.30%     81.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          217      2.46%     83.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          123      1.39%     85.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           41      0.46%     85.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1067     12.08%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          119      1.35%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           36      0.41%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           45      0.51%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8833                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               10971                       # Number of instructions committed
system.cpu3.commit.committedOps                 11453                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          1994                       # Number of memory references committed
system.cpu3.commit.loads                         1656                       # Number of loads committed
system.cpu3.commit.membars                         23                       # Number of memory barriers committed
system.cpu3.commit.branches                      2623                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                     8913                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  53                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            9408     82.14%     82.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.45%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.59% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1656     14.46%     97.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           338      2.95%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            11453                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   45                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       20716                       # The number of ROB reads
system.cpu3.rob.rob_writes                      24398                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       72709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      10971                       # Number of Instructions Simulated
system.cpu3.committedOps                        11453                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.139367                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.139367                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.877680                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.877680                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   15723                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5309                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    40746                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   15027                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   2552                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            3.831104                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2038                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            63.687500                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     3.831104                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.003741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.003741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             4263                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            4263                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         1723                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1723                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          310                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           310                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2033                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2033                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2034                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2034                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           49                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           22                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           71                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           72                       # number of overall misses
system.cpu3.dcache.overall_misses::total           72                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2178000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2178000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1105000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1105000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3283000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3283000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3283000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3283000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         1772                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1772                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          332                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          332                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2104                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2106                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027652                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027652                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.066265                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.066265                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.033745                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033745                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034188                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034188                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 44448.979592                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44448.979592                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 50227.272727                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50227.272727                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 46239.436620                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46239.436620                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 45597.222222                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45597.222222                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           20                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           32                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           32                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           40                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1061750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1061750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       336000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       336000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1397750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1397750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1407250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1407250                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016366                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.016366                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.030120                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.030120                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.018536                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018536                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018993                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018993                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 36612.068966                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36612.068966                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        33600                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        33600                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 35839.743590                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35839.743590                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 35181.250000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35181.250000                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            5.715876                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3354                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            63.283019                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.715876                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.011164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6905                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6905                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3354                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3354                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3354                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3354                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3354                       # number of overall hits
system.cpu3.icache.overall_hits::total           3354                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4410500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4410500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4410500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4410500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4410500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4410500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3426                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3426                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3426                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3426                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3426                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3426                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.021016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021016                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.021016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.021016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021016                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61256.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61256.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61256.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61256.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61256.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61256.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1268                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   105.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3468500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3468500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3468500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3468500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3468500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3468500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.015470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.015470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.015470                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.015470                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.015470                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.015470                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 65443.396226                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65443.396226                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 65443.396226                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65443.396226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 65443.396226                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65443.396226                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1031                       # Transaction distribution
system.membus.trans_dist::ReadResp               1030                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              168                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               97                       # Total snoops (count)
system.membus.snoop_fanout::samples              1224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1224                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1561999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1633744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             285500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             226999                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer9.occupancy             291250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            215250                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            208250                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
