static uint32_t imxrt1020_eth_read_phy(uint8_t addr, uint8_t reg) {
  ENET->EIR |= BIT(23); // MII interrupt clear
  uint32_t mask_phy_adr_reg = 0x1f; // 0b00011111: Ensure we write 5 bits (Phy address & register)
  uint32_t phy_transaction = 0x00;
  phy_transaction = (0x1 << 30) \
                  | (0x2 << 28) \
                  | ((uint32_t)(addr & mask_phy_adr_reg) << 23) \
                  | ((uint32_t)(reg & mask_phy_adr_reg)  << 18) \
                  | (0x2 << 16);

  ENET->MMFR = phy_transaction;
  wait_phy_complete();

  return (ENET->MMFR & 0x0000ffff);
}
