--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test_fixed_melexis.twx test_fixed_melexis.ncd
-o test_fixed_melexis.twr test_fixed_melexis.pcf -ucf test_fixed_melexis.ucf

Design file:              test_fixed_melexis.ncd
Physical constraint file: test_fixed_melexis.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
i2c_mem_douta<0>|    4.532(R)|    3.277(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<1>|    4.279(R)|    3.690(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<2>|    3.322(R)|    3.503(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<3>|    2.075(R)|    3.196(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<4>|    3.970(R)|    3.747(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<5>|    3.330(R)|    3.778(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<6>|    3.839(R)|    3.210(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<7>|    3.226(R)|    3.739(R)|i_clock_IBUF      |   0.000|
i_addr<0>       |   -0.902(R)|    3.217(R)|i_clock_IBUF      |   0.000|
i_addr<1>       |   -0.450(R)|    2.813(R)|i_clock_IBUF      |   0.000|
i_addr<2>       |   -0.550(R)|    2.961(R)|i_clock_IBUF      |   0.000|
i_addr<3>       |   -0.849(R)|    3.162(R)|i_clock_IBUF      |   0.000|
i_addr<4>       |   -0.977(R)|    3.332(R)|i_clock_IBUF      |   0.000|
i_addr<5>       |   -0.393(R)|    2.748(R)|i_clock_IBUF      |   0.000|
i_addr<6>       |   -0.585(R)|    2.938(R)|i_clock_IBUF      |   0.000|
i_addr<7>       |   -1.275(R)|    3.546(R)|i_clock_IBUF      |   0.000|
i_addr<8>       |   -0.836(R)|    2.917(R)|i_clock_IBUF      |   0.000|
i_addr<9>       |   -0.244(R)|    2.857(R)|i_clock_IBUF      |   0.000|
i_reset         |    9.081(R)|    3.049(R)|i_clock_IBUF      |   0.000|
i_run           |   -2.011(R)|    3.658(R)|i_clock_IBUF      |   0.000|
----------------+------------+------------+------------------+--------+

Clock i_clock to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
i2c_mem_addra<0> |   20.248(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<1> |   19.682(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<2> |   19.395(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<3> |   19.103(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<4> |   20.130(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<5> |   20.805(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<6> |   21.101(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<7> |   18.065(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<8> |   17.798(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<9> |   17.887(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<10>|   17.975(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<11>|   18.174(R)|i_clock_IBUF      |   0.000|
i2c_mem_ena      |   19.463(R)|i_clock_IBUF      |   0.000|
o_do<0>          |   14.902(R)|i_clock_IBUF      |   0.000|
o_do<1>          |   14.656(R)|i_clock_IBUF      |   0.000|
o_do<2>          |   14.950(R)|i_clock_IBUF      |   0.000|
o_do<3>          |   14.330(R)|i_clock_IBUF      |   0.000|
o_do<4>          |   14.679(R)|i_clock_IBUF      |   0.000|
o_do<5>          |   14.640(R)|i_clock_IBUF      |   0.000|
o_do<6>          |   14.629(R)|i_clock_IBUF      |   0.000|
o_do<7>          |   14.743(R)|i_clock_IBUF      |   0.000|
o_do<8>          |   14.672(R)|i_clock_IBUF      |   0.000|
o_do<9>          |   14.520(R)|i_clock_IBUF      |   0.000|
o_do<10>         |   14.584(R)|i_clock_IBUF      |   0.000|
o_do<11>         |   14.403(R)|i_clock_IBUF      |   0.000|
o_do<12>         |   14.457(R)|i_clock_IBUF      |   0.000|
o_do<13>         |   14.810(R)|i_clock_IBUF      |   0.000|
o_do<14>         |   14.116(R)|i_clock_IBUF      |   0.000|
o_do<15>         |   14.339(R)|i_clock_IBUF      |   0.000|
o_do<16>         |   14.437(R)|i_clock_IBUF      |   0.000|
o_do<17>         |   14.070(R)|i_clock_IBUF      |   0.000|
o_do<18>         |   14.893(R)|i_clock_IBUF      |   0.000|
o_do<19>         |   14.530(R)|i_clock_IBUF      |   0.000|
o_do<20>         |   14.427(R)|i_clock_IBUF      |   0.000|
o_do<21>         |   14.276(R)|i_clock_IBUF      |   0.000|
o_do<22>         |   15.126(R)|i_clock_IBUF      |   0.000|
o_do<23>         |   14.320(R)|i_clock_IBUF      |   0.000|
o_do<24>         |   14.051(R)|i_clock_IBUF      |   0.000|
o_do<25>         |   14.319(R)|i_clock_IBUF      |   0.000|
o_do<26>         |   14.509(R)|i_clock_IBUF      |   0.000|
o_do<27>         |   14.655(R)|i_clock_IBUF      |   0.000|
o_do<28>         |   14.480(R)|i_clock_IBUF      |   0.000|
o_do<29>         |   14.461(R)|i_clock_IBUF      |   0.000|
o_do<30>         |   14.335(R)|i_clock_IBUF      |   0.000|
o_do<31>         |   14.630(R)|i_clock_IBUF      |   0.000|
o_rdy            |   10.355(R)|i_clock_IBUF      |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |   11.931|    0.636|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct  6 17:06:32 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



