\hypertarget{group__DAC__Peripheral__Access__Layer}{}\section{D\+AC Peripheral Access Layer}
\label{group__DAC__Peripheral__Access__Layer}\index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__DAC__Register__Accessor__Macros}{D\+A\+C -\/ Register accessor macros}
\item 
\hyperlink{group__DAC__Register__Masks}{D\+A\+C Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE}~(0x400\+C\+C000u)
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0}~((\hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$)\hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+A\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0})\hypertarget{group__DAC__Peripheral__Access__Layer_gabe3b30df06ec04e5c899efd6e49f1800}{}\label{group__DAC__Peripheral__Access__Layer_gabe3b30df06ec04e5c899efd6e49f1800}

\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE}~(0x400\+C\+D000u)
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1}~((\hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$)\hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+A\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1})\hypertarget{group__DAC__Peripheral__Access__Layer_gab3af24d21edf756c3f794c52b5789847}{}\label{group__DAC__Peripheral__Access__Layer_gab3af24d21edf756c3f794c52b5789847}

\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0}, \hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1} \}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}{D\+A\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927}{D\+A\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e}{D\+A\+C1\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE}~(0x400\+C\+C000u)
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0}~((\hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$)\hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+A\+C0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0})\hypertarget{group__DAC__Peripheral__Access__Layer_gabe3b30df06ec04e5c899efd6e49f1800}{}\label{group__DAC__Peripheral__Access__Layer_gabe3b30df06ec04e5c899efd6e49f1800}

\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE}~(0x400\+C\+D000u)
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1}~((\hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$)\hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+A\+C1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1})\hypertarget{group__DAC__Peripheral__Access__Layer_gab3af24d21edf756c3f794c52b5789847}{}\label{group__DAC__Peripheral__Access__Layer_gab3af24d21edf756c3f794c52b5789847}

\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{D\+A\+C0\+\_\+\+B\+A\+SE}, \hyperlink{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{D\+A\+C1\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{D\+A\+C0}, \hyperlink{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1} \}
\item 
\#define \hyperlink{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}{D\+A\+C\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927}{D\+A\+C0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af10966fc3931d5e75c0b53bf8eacf84e}{D\+A\+C1\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$ {\bfseries D\+A\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__DAC__Peripheral__Access__Layer_ga152d467d7102d2350a94cd165abdcbcf}{}\label{group__DAC__Peripheral__Access__Layer_ga152d467d7102d2350a94cd165abdcbcf}

\item 
typedef struct \hyperlink{structDAC__Type}{D\+A\+C\+\_\+\+Type} $\ast$ {\bfseries D\+A\+C\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__DAC__Peripheral__Access__Layer_ga152d467d7102d2350a94cd165abdcbcf}{}\label{group__DAC__Peripheral__Access__Layer_ga152d467d7102d2350a94cd165abdcbcf}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C0@{D\+A\+C0}}
\index{D\+A\+C0@{D\+A\+C0}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C0}{DAC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C0~(({\bf D\+A\+C\+\_\+\+Type} $\ast$){\bf D\+A\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{}\label{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}
Peripheral D\+A\+C0 base pointer \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C0@{D\+A\+C0}}
\index{D\+A\+C0@{D\+A\+C0}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C0}{DAC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C0~(({\bf D\+A\+C\+\_\+\+Type} $\ast$){\bf D\+A\+C0\+\_\+\+B\+A\+SE})}\hypertarget{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}{}\label{group__DAC__Peripheral__Access__Layer_gadfe0025fe66918c644e110c3b055c955}
Peripheral D\+A\+C0 base pointer \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C0\+\_\+\+B\+A\+SE@{D\+A\+C0\+\_\+\+B\+A\+SE}}
\index{D\+A\+C0\+\_\+\+B\+A\+SE@{D\+A\+C0\+\_\+\+B\+A\+SE}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C0\+\_\+\+B\+A\+SE}{DAC0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C0\+\_\+\+B\+A\+SE~(0x400\+C\+C000u)}\hypertarget{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{}\label{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}
Peripheral D\+A\+C0 base address \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C0\+\_\+\+B\+A\+SE@{D\+A\+C0\+\_\+\+B\+A\+SE}}
\index{D\+A\+C0\+\_\+\+B\+A\+SE@{D\+A\+C0\+\_\+\+B\+A\+SE}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C0\+\_\+\+B\+A\+SE}{DAC0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C0\+\_\+\+B\+A\+SE~(0x400\+C\+C000u)}\hypertarget{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}{}\label{group__DAC__Peripheral__Access__Layer_gada12ca8452e773fd8f38041872934efc}
Peripheral D\+A\+C0 base address \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C1@{D\+A\+C1}}
\index{D\+A\+C1@{D\+A\+C1}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C1}{DAC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C1~(({\bf D\+A\+C\+\_\+\+Type} $\ast$){\bf D\+A\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{}\label{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}
Peripheral D\+A\+C1 base pointer \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C1@{D\+A\+C1}}
\index{D\+A\+C1@{D\+A\+C1}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C1}{DAC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C1~(({\bf D\+A\+C\+\_\+\+Type} $\ast$){\bf D\+A\+C1\+\_\+\+B\+A\+SE})}\hypertarget{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}{}\label{group__DAC__Peripheral__Access__Layer_gaffb5ff8779fa698f3c7165a617d56e4f}
Peripheral D\+A\+C1 base pointer \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C1\+\_\+\+B\+A\+SE@{D\+A\+C1\+\_\+\+B\+A\+SE}}
\index{D\+A\+C1\+\_\+\+B\+A\+SE@{D\+A\+C1\+\_\+\+B\+A\+SE}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C1\+\_\+\+B\+A\+SE}{DAC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C1\+\_\+\+B\+A\+SE~(0x400\+C\+D000u)}\hypertarget{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{}\label{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}
Peripheral D\+A\+C1 base address \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C1\+\_\+\+B\+A\+SE@{D\+A\+C1\+\_\+\+B\+A\+SE}}
\index{D\+A\+C1\+\_\+\+B\+A\+SE@{D\+A\+C1\+\_\+\+B\+A\+SE}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C1\+\_\+\+B\+A\+SE}{DAC1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C1\+\_\+\+B\+A\+SE~(0x400\+C\+D000u)}\hypertarget{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}{}\label{group__DAC__Peripheral__Access__Layer_ga3383b83a296ce0a5386a0d94195e8a99}
Peripheral D\+A\+C1 base address \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{DAC_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf D\+A\+C0\+\_\+\+B\+A\+SE}, {\bf D\+A\+C1\+\_\+\+B\+A\+SE} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}{}\label{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}
Array initializer of D\+AC peripheral base addresses \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{DAC_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf D\+A\+C0\+\_\+\+B\+A\+SE}, {\bf D\+A\+C1\+\_\+\+B\+A\+SE} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}{}\label{group__DAC__Peripheral__Access__Layer_ga2e056d497cd21aa7a51e188e005e9b37}
Array initializer of D\+AC peripheral base addresses \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{DAC_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf D\+A\+C0}, {\bf D\+A\+C1} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}{}\label{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}
Array initializer of D\+AC peripheral base pointers \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{DAC_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf D\+A\+C0}, {\bf D\+A\+C1} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}{}\label{group__DAC__Peripheral__Access__Layer_gab47690040e4d63adc4f324358c27157a}
Array initializer of D\+AC peripheral base pointers \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+I\+R\+QS@{D\+A\+C\+\_\+\+I\+R\+QS}}
\index{D\+A\+C\+\_\+\+I\+R\+QS@{D\+A\+C\+\_\+\+I\+R\+QS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+I\+R\+QS}{DAC_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+I\+R\+QS~\{ {\bf D\+A\+C0\+\_\+\+I\+R\+Qn}, {\bf D\+A\+C1\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}{}\label{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}
Interrupt vectors for the D\+AC peripheral type \index{D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}!D\+A\+C\+\_\+\+I\+R\+QS@{D\+A\+C\+\_\+\+I\+R\+QS}}
\index{D\+A\+C\+\_\+\+I\+R\+QS@{D\+A\+C\+\_\+\+I\+R\+QS}!D\+A\+C Peripheral Access Layer@{D\+A\+C Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+A\+C\+\_\+\+I\+R\+QS}{DAC_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+A\+C\+\_\+\+I\+R\+QS~\{ {\bf D\+A\+C0\+\_\+\+I\+R\+Qn}, {\bf D\+A\+C1\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}{}\label{group__DAC__Peripheral__Access__Layer_gac003cc87c636841f96fbf9084f536c43}
Interrupt vectors for the D\+AC peripheral type 