

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j'
================================================================
* Date:           Sat Sep  2 22:24:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589837|   589837|  5.898 ms|  5.898 ms|  589837|  589837|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_k_0_k_l_j  |   589835|   589835|        13|          1|          1|  589824|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    157|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     143|    321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     384|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     527|    596|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U4  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_214_p2     |         +|   0|  0|  17|          14|          14|
    |add_ln33_2_fu_147_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln33_fu_159_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln34_fu_187_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln37_fu_248_p2       |         +|   0|  0|  20|          20|          20|
    |sub_ln37_fu_242_p2       |         -|   0|  0|  20|          20|          20|
    |icmp_ln33_fu_141_p2      |      icmp|   0|  0|  14|          20|          20|
    |icmp_ln34_fu_165_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln33_1_fu_179_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln33_fu_171_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 157|         127|         100|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62    |   9|          2|   20|         40|
    |j_fu_54                  |   9|          2|   10|         20|
    |k_fu_58                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten7_fu_62              |  20|   0|   20|          0|
    |j_fu_54                            |  10|   0|   10|          0|
    |k_fu_58                            |  10|   0|   10|          0|
    |select_ln33_1_reg_308              |  10|   0|   10|          0|
    |select_ln33_reg_301                |  10|   0|   10|          0|
    |v13_reg_350                        |  32|   0|   32|          0|
    |v14_reg_355                        |  32|   0|   32|          0|
    |v15_reg_360                        |  32|   0|   32|          0|
    |v220_load_reg_324                  |  32|   0|   32|          0|
    |v221_load_reg_329                  |  32|   0|   32|          0|
    |v7_addr_reg_344                    |  10|   0|   10|          0|
    |select_ln33_reg_301                |  64|  32|   10|          0|
    |v7_addr_reg_344                    |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 384|  64|  276|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_opcode  |  out|    2|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|grp_fu_173_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j|  return value|
|empty                |   in|   14|     ap_none|                                    empty|        scalar|
|v220_address0        |  out|   14|   ap_memory|                                     v220|         array|
|v220_ce0             |  out|    1|   ap_memory|                                     v220|         array|
|v220_q0              |   in|   32|   ap_memory|                                     v220|         array|
|v221_address0        |  out|   20|   ap_memory|                                     v221|         array|
|v221_ce0             |  out|    1|   ap_memory|                                     v221|         array|
|v221_q0              |   in|   32|   ap_memory|                                     v221|         array|
|v7_address0          |  out|   10|   ap_memory|                                       v7|         array|
|v7_ce0               |  out|    1|   ap_memory|                                       v7|         array|
|v7_we0               |  out|    1|   ap_memory|                                       v7|         array|
|v7_d0                |  out|   32|   ap_memory|                                       v7|         array|
|v7_address1          |  out|   10|   ap_memory|                                       v7|         array|
|v7_ce1               |  out|    1|   ap_memory|                                       v7|         array|
|v7_q1                |   in|   32|   ap_memory|                                       v7|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 17 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v221, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten7"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i20 %indvar_flatten7" [kernel.cpp:33]   --->   Operation 26 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln33 = icmp_eq  i20 %indvar_flatten7_load, i20 589824" [kernel.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.19ns)   --->   "%add_ln33_2 = add i20 %indvar_flatten7_load, i20 1" [kernel.cpp:33]   --->   Operation 28 'add' 'add_ln33_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc46, void %for.inc59.preheader.exitStub" [kernel.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel.cpp:34]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i10 %k" [kernel.cpp:33]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %k_load, i10 1" [kernel.cpp:33]   --->   Operation 32 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp_eq  i10 %j_load, i10 768" [kernel.cpp:34]   --->   Operation 33 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i10 0, i10 %j_load" [kernel.cpp:33]   --->   Operation 34 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.68ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i10 %add_ln33, i10 %k_load" [kernel.cpp:33]   --->   Operation 35 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln34 = add i10 %select_ln33, i10 1" [kernel.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln34 = store i20 %add_ln33_2, i20 %indvar_flatten7" [kernel.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln34 = store i10 %select_ln33_1, i10 %k" [kernel.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln34 = store i10 %add_ln34, i10 %j" [kernel.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %select_ln33_1" [kernel.cpp:33]   --->   Operation 40 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %select_ln33_1" [kernel.cpp:33]   --->   Operation 41 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%add_ln33_1 = add i14 %tmp, i14 %zext_ln33_1" [kernel.cpp:33]   --->   Operation 42 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln33_1_cast = zext i14 %add_ln33_1" [kernel.cpp:33]   --->   Operation 43 'zext' 'add_ln33_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v220_addr = getelementptr i32 %v220, i64 0, i64 %add_ln33_1_cast" [kernel.cpp:33]   --->   Operation 44 'getelementptr' 'v220_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%v220_load = load i14 %v220_addr" [kernel.cpp:33]   --->   Operation 45 'load' 'v220_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln33, i10 0" [kernel.cpp:37]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln33, i8 0" [kernel.cpp:37]   --->   Operation 47 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i18 %tmp_31" [kernel.cpp:37]   --->   Operation 48 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i20 %tmp_s, i20 %zext_ln37" [kernel.cpp:37]   --->   Operation 49 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i20 %sub_ln37, i20 %zext_ln33" [kernel.cpp:37]   --->   Operation 50 'add' 'add_ln37' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i20 %add_ln37" [kernel.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v221_addr = getelementptr i32 %v221, i64 0, i64 %zext_ln37_1" [kernel.cpp:37]   --->   Operation 52 'getelementptr' 'v221_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%v221_load = load i20 %v221_addr" [kernel.cpp:37]   --->   Operation 53 'load' 'v221_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%v220_load = load i14 %v220_addr" [kernel.cpp:33]   --->   Operation 54 'load' 'v220_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%v221_load = load i20 %v221_addr" [kernel.cpp:37]   --->   Operation 55 'load' 'v221_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %v220_load" [kernel.cpp:33]   --->   Operation 56 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%v12 = bitcast i32 %v221_load" [kernel.cpp:37]   --->   Operation 57 'bitcast' 'v12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [4/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 58 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 59 [3/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 59 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %select_ln33" [kernel.cpp:34]   --->   Operation 60 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 61 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%v7_addr = getelementptr i32 %v7, i64 0, i64 %zext_ln34" [kernel.cpp:39]   --->   Operation 62 'getelementptr' 'v7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%v14 = load i10 %v7_addr" [kernel.cpp:39]   --->   Operation 63 'load' 'v14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 64 [1/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 64 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/2] (3.25ns)   --->   "%v14 = load i10 %v7_addr" [kernel.cpp:39]   --->   Operation 65 'load' 'v14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 66 [5/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 66 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 67 [4/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 67 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 68 [3/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 68 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 69 [2/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 69 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 70 [1/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 70 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k_l_j_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%empty_377 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 72 'speclooptripcount' 'empty_377' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:35]   --->   Operation 73 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [kernel.cpp:34]   --->   Operation 74 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %v15, i10 %v7_addr" [kernel.cpp:41]   --->   Operation 75 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc43" [kernel.cpp:34]   --->   Operation 76 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v220]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v221]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 011000000000000]
k                    (alloca           ) [ 011000000000000]
indvar_flatten7      (alloca           ) [ 011000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000]
tmp                  (read             ) [ 011100000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
indvar_flatten7_load (load             ) [ 000000000000000]
icmp_ln33            (icmp             ) [ 011111111111110]
add_ln33_2           (add              ) [ 000000000000000]
br_ln33              (br               ) [ 000000000000000]
j_load               (load             ) [ 000000000000000]
k_load               (load             ) [ 000000000000000]
add_ln33             (add              ) [ 000000000000000]
icmp_ln34            (icmp             ) [ 000000000000000]
select_ln33          (select           ) [ 010111110000000]
select_ln33_1        (select           ) [ 010100000000000]
add_ln34             (add              ) [ 000000000000000]
store_ln34           (store            ) [ 000000000000000]
store_ln34           (store            ) [ 000000000000000]
store_ln34           (store            ) [ 000000000000000]
zext_ln33            (zext             ) [ 000000000000000]
zext_ln33_1          (zext             ) [ 000000000000000]
add_ln33_1           (add              ) [ 000000000000000]
add_ln33_1_cast      (zext             ) [ 000000000000000]
v220_addr            (getelementptr    ) [ 010010000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000]
tmp_31               (bitconcatenate   ) [ 000000000000000]
zext_ln37            (zext             ) [ 000000000000000]
sub_ln37             (sub              ) [ 000000000000000]
add_ln37             (add              ) [ 000000000000000]
zext_ln37_1          (zext             ) [ 000000000000000]
v221_addr            (getelementptr    ) [ 010010000000000]
v220_load            (load             ) [ 010001000000000]
v221_load            (load             ) [ 010001000000000]
bitcast_ln33         (bitcast          ) [ 010000111000000]
v12                  (bitcast          ) [ 010000111000000]
zext_ln34            (zext             ) [ 000000000000000]
v7_addr              (getelementptr    ) [ 010000001111111]
v13                  (fmul             ) [ 010000000111110]
v14                  (load             ) [ 010000000111110]
v15                  (fadd             ) [ 010000000000001]
specloopname_ln0     (specloopname     ) [ 000000000000000]
empty_377            (speclooptripcount) [ 000000000000000]
specpipeline_ln35    (specpipeline     ) [ 000000000000000]
specloopname_ln34    (specloopname     ) [ 000000000000000]
store_ln41           (store            ) [ 000000000000000]
br_ln34              (br               ) [ 000000000000000]
ret_ln0              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v220">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v221">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v221"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k_l_j_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="k_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v220_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v220_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="14" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v220_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="v221_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="0"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v221_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="20" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v221_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v7_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v7_addr/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="7"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v14/7 store_ln41/14 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v15/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v13/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="20" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten7_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="20" slack="1"/>
<pin id="140" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln33_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="20" slack="0"/>
<pin id="143" dir="0" index="1" bw="20" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln33_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="20" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="1"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln33_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln34_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln33_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln33_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln34_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln34_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="20" slack="0"/>
<pin id="195" dir="0" index="1" bw="20" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln34_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln34_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln33_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln33_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln33_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="2"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln33_1_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln33_1_cast/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_31_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="18" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="1"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln37_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln37_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="0"/>
<pin id="244" dir="0" index="1" bw="18" slack="0"/>
<pin id="245" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln37_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln37_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="20" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bitcast_ln33_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="v12_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v12/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln34_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="5"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvar_flatten7_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="0"/>
<pin id="287" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="2"/>
<pin id="294" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln33_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="11"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="301" class="1005" name="select_ln33_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln33_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="v220_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="1"/>
<pin id="316" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v220_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="v221_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="20" slack="1"/>
<pin id="321" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v221_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="v220_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v220_load "/>
</bind>
</comp>

<comp id="329" class="1005" name="v221_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v221_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="bitcast_ln33_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="339" class="1005" name="v12_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 "/>
</bind>
</comp>

<comp id="344" class="1005" name="v7_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="1"/>
<pin id="346" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v7_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="v13_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 "/>
</bind>
</comp>

<comp id="355" class="1005" name="v14_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 "/>
</bind>
</comp>

<comp id="360" class="1005" name="v15_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="153" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="153" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="165" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="159" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="156" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="171" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="147" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="179" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="187" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="224" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="208" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="274"><net_src comp="54" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="281"><net_src comp="58" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="288"><net_src comp="62" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="295"><net_src comp="66" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="300"><net_src comp="141" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="171" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="311"><net_src comp="179" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="317"><net_src comp="72" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="322"><net_src comp="85" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="327"><net_src comp="79" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="332"><net_src comp="92" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="337"><net_src comp="259" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="342"><net_src comp="263" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="347"><net_src comp="98" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="353"><net_src comp="119" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="358"><net_src comp="105" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="363"><net_src comp="115" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v220 | {}
	Port: v221 | {}
	Port: v7 | {14 }
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j : empty | {1 }
	Port: Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j : v220 | {3 4 }
	Port: Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j : v221 | {3 4 }
	Port: Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j : v7 | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln33 : 1
		add_ln33_2 : 1
		br_ln33 : 2
		add_ln33 : 1
		icmp_ln34 : 1
		select_ln33 : 2
		select_ln33_1 : 2
		add_ln34 : 3
		store_ln34 : 2
		store_ln34 : 3
		store_ln34 : 4
	State 3
		add_ln33_1 : 1
		add_ln33_1_cast : 2
		v220_addr : 3
		v220_load : 4
		zext_ln37 : 1
		sub_ln37 : 2
		add_ln37 : 3
		zext_ln37_1 : 4
		v221_addr : 5
		v221_load : 6
	State 4
	State 5
		v13 : 1
	State 6
	State 7
		v7_addr : 1
		v14 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_115       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_119       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln33_2_fu_147   |    0    |    0    |    27   |
|          |     add_ln33_fu_159    |    0    |    0    |    13   |
|    add   |     add_ln34_fu_187    |    0    |    0    |    13   |
|          |    add_ln33_1_fu_214   |    0    |    0    |    17   |
|          |     add_ln37_fu_248    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln33_fu_141    |    0    |    0    |    14   |
|          |    icmp_ln34_fu_165    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln33_fu_171   |    0    |    0    |    10   |
|          |  select_ln33_1_fu_179  |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_242    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |     tmp_read_fu_66     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln33_fu_208    |    0    |    0    |    0    |
|          |   zext_ln33_1_fu_211   |    0    |    0    |    0    |
|   zext   | add_ln33_1_cast_fu_219 |    0    |    0    |    0    |
|          |    zext_ln37_fu_238    |    0    |    0    |    0    |
|          |   zext_ln37_1_fu_254   |    0    |    0    |    0    |
|          |    zext_ln34_fu_267    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_224      |    0    |    0    |    0    |
|          |      tmp_31_fu_231     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   866   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  bitcast_ln33_reg_334 |   32   |
|   icmp_ln33_reg_297   |    1   |
|indvar_flatten7_reg_285|   20   |
|       j_reg_271       |   10   |
|       k_reg_278       |   10   |
| select_ln33_1_reg_308 |   10   |
|  select_ln33_reg_301  |   10   |
|      tmp_reg_292      |   14   |
|      v12_reg_339      |   32   |
|      v13_reg_350      |   32   |
|      v14_reg_355      |   32   |
|      v15_reg_360      |   32   |
|   v220_addr_reg_314   |   14   |
|   v220_load_reg_324   |   32   |
|   v221_addr_reg_319   |   20   |
|   v221_load_reg_329   |   32   |
|    v7_addr_reg_344    |   10   |
+-----------------------+--------+
|         Total         |   343  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   866  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   691  |   911  |
+-----------+--------+--------+--------+--------+
