vendor_name = ModelSim
source_file = 1, C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5_2/reg_N_bits_with_areset/reg_N_bits_with_areset.v
source_file = 1, C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5_2/adder_A_B_8_bits/adder_A_B_8_bits.v
source_file = 1, C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5_2/adder_A_B_8_bits/db/adder_A_B_8_bits.cbx.xml
design_name = adder_A_B_8_bits
instance = comp, \reg_value[0]~output , reg_value[0]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[1]~output , reg_value[1]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[2]~output , reg_value[2]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[3]~output , reg_value[3]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[4]~output , reg_value[4]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[5]~output , reg_value[5]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[6]~output , reg_value[6]~output, adder_A_B_8_bits, 1
instance = comp, \reg_value[7]~output , reg_value[7]~output, adder_A_B_8_bits, 1
instance = comp, \cout~output , cout~output, adder_A_B_8_bits, 1
instance = comp, \S[0]~output , S[0]~output, adder_A_B_8_bits, 1
instance = comp, \S[1]~output , S[1]~output, adder_A_B_8_bits, 1
instance = comp, \S[2]~output , S[2]~output, adder_A_B_8_bits, 1
instance = comp, \S[3]~output , S[3]~output, adder_A_B_8_bits, 1
instance = comp, \S[4]~output , S[4]~output, adder_A_B_8_bits, 1
instance = comp, \S[5]~output , S[5]~output, adder_A_B_8_bits, 1
instance = comp, \S[6]~output , S[6]~output, adder_A_B_8_bits, 1
instance = comp, \S[7]~output , S[7]~output, adder_A_B_8_bits, 1
instance = comp, \reg_clock~input , reg_clock~input, adder_A_B_8_bits, 1
instance = comp, \reg_clock~inputCLKENA0 , reg_clock~inputCLKENA0, adder_A_B_8_bits, 1
instance = comp, \A_B[0]~input , A_B[0]~input, adder_A_B_8_bits, 1
instance = comp, \reg_reset~input , reg_reset~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[0] , reg_A|Q[0], adder_A_B_8_bits, 1
instance = comp, \A_B[1]~input , A_B[1]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[1] , reg_A|Q[1], adder_A_B_8_bits, 1
instance = comp, \A_B[2]~input , A_B[2]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[2] , reg_A|Q[2], adder_A_B_8_bits, 1
instance = comp, \A_B[3]~input , A_B[3]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[3] , reg_A|Q[3], adder_A_B_8_bits, 1
instance = comp, \A_B[4]~input , A_B[4]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[4] , reg_A|Q[4], adder_A_B_8_bits, 1
instance = comp, \A_B[5]~input , A_B[5]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[5] , reg_A|Q[5], adder_A_B_8_bits, 1
instance = comp, \A_B[6]~input , A_B[6]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[6] , reg_A|Q[6], adder_A_B_8_bits, 1
instance = comp, \A_B[7]~input , A_B[7]~input, adder_A_B_8_bits, 1
instance = comp, \reg_A|Q[7] , reg_A|Q[7], adder_A_B_8_bits, 1
instance = comp, \Add0~5 , Add0~5, adder_A_B_8_bits, 1
instance = comp, \Add0~9 , Add0~9, adder_A_B_8_bits, 1
instance = comp, \Add0~13 , Add0~13, adder_A_B_8_bits, 1
instance = comp, \Add0~17 , Add0~17, adder_A_B_8_bits, 1
instance = comp, \Add0~21 , Add0~21, adder_A_B_8_bits, 1
instance = comp, \Add0~25 , Add0~25, adder_A_B_8_bits, 1
instance = comp, \Add0~29 , Add0~29, adder_A_B_8_bits, 1
instance = comp, \Add0~33 , Add0~33, adder_A_B_8_bits, 1
instance = comp, \Add0~1 , Add0~1, adder_A_B_8_bits, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, adder_A_B_8_bits, 1
