{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 15:32:55 2014 " "Info: Processing started: Wed Oct 01 15:32:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_32_x_8bit -c RAM_32_x_8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_32_x_8bit -c RAM_32_x_8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock memory memory altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 195.01 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 195.01 MHz between source memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.780 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X17_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.780 ns) 2.780 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X17_Y5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X17_Y5; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 100.00 % ) " "Info: Total cell delay = 2.780 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.906 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clock\" to destination memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.724 ns) 2.906 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X17_Y5 0 " "Info: 3: + IC(0.918 ns) + CELL(0.724 ns) = 2.906 ns; Loc. = M4K_X17_Y5; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.22 % ) " "Info: Total cell delay = 1.750 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.928 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.746 ns) 2.928 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X17_Y5 1 " "Info: 3: + IC(0.918 ns) + CELL(0.746 ns) = 2.928 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.52 % ) " "Info: Total cell delay = 1.772 ns ( 60.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.48 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0 Address\[0\] Clock 4.551 ns memory " "Info: tsu for memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"Address\[0\]\", clock pin = \"Clock\") is 4.551 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.440 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Address\[0\] 1 PIN PIN_C1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C1; Fanout = 2; PIN Node = 'Address\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.397 ns) + CELL(0.159 ns) 7.440 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X17_Y5 0 " "Info: 2: + IC(6.397 ns) + CELL(0.159 ns) = 7.440 ns; Loc. = M4K_X17_Y5; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { Address[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.043 ns ( 14.02 % ) " "Info: Total cell delay = 1.043 ns ( 14.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.397 ns ( 85.98 % ) " "Info: Total interconnect delay = 6.397 ns ( 85.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { Address[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { Address[0] {} Address[0]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 6.397ns } { 0.000ns 0.884ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.929 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.747 ns) 2.929 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y5 0 " "Info: 3: + IC(0.918 ns) + CELL(0.747 ns) = 2.929 ns; Loc. = M4K_X17_Y5; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.53 % ) " "Info: Total cell delay = 1.773 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.47 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { Address[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { Address[0] {} Address[0]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 6.397ns } { 0.000ns 0.884ns 0.159ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outData\[3\] altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 12.709 ns memory " "Info: tco from clock \"Clock\" to destination pin \"outData\[3\]\" through memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 12.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.965 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to source memory is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.783 ns) 2.965 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y5 8 " "Info: 3: + IC(0.918 ns) + CELL(0.783 ns) = 2.965 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.01 % ) " "Info: Total cell delay = 1.809 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.156 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.510 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y5; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3 2 MEM M4K_X17_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 126 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.286 ns) + CELL(2.850 ns) 9.510 ns outData\[3\] 3 PIN PIN_E2 0 " "Info: 3: + IC(3.286 ns) + CELL(2.850 ns) = 9.510 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'outData\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.136 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 outData[3] } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.224 ns ( 65.45 % ) " "Info: Total cell delay = 6.224 ns ( 65.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.286 ns ( 34.55 % ) " "Info: Total interconnect delay = 3.286 ns ( 34.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.510 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 outData[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.510 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} outData[3] {} } { 0.000ns 0.000ns 3.286ns } { 0.000ns 3.374ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.510 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 outData[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.510 ns" { altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3 {} outData[3] {} } { 0.000ns 0.000ns 3.286ns } { 0.000ns 3.374ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 inData\[0\] Clock -3.494 ns memory " "Info: th for memory \"altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"inData\[0\]\", clock pin = \"Clock\") is -3.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.928 ns + Longest memory " "Info: + Longest clock path from clock \"Clock\" to destination memory is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.746 ns) 2.928 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X17_Y5 1 " "Info: 3: + IC(0.918 ns) + CELL(0.746 ns) = 2.928 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.52 % ) " "Info: Total cell delay = 1.772 ns ( 60.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 39.48 % ) " "Info: Total interconnect delay = 1.156 ns ( 39.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.672 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inData\[0\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'inData\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inData[0] } "NODE_NAME" } } { "RAM_32_x_8bit.v" "" { Text "D:/CSL/RAM_32_x_8bit/RAM_32_x_8bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.691 ns) + CELL(0.117 ns) 6.672 ns altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X17_Y5 1 " "Info: 2: + IC(5.691 ns) + CELL(0.117 ns) = 6.672 ns; Loc. = M4K_X17_Y5; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { inData[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "D:/CSL/RAM_32_x_8bit/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 14.70 % ) " "Info: Total cell delay = 0.981 ns ( 14.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.691 ns ( 85.30 % ) " "Info: Total interconnect delay = 5.691 ns ( 85.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { inData[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { inData[0] {} inData[0]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.691ns } { 0.000ns 0.864ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { Clock Clock~clkctrl altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { Clock {} Clock~combout {} Clock~clkctrl {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.918ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { inData[0] altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.672 ns" { inData[0] {} inData[0]~combout {} altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.691ns } { 0.000ns 0.864ns 0.117ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 15:32:56 2014 " "Info: Processing ended: Wed Oct 01 15:32:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
