

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 22 11:03:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_u_p
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2098305|  2098305|  2098305|  2098305|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  2098304|  2098304|        97|          -|          -|  21632|    no    |
        | + W_Row_Loop                     |       93|       93|        31|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    668|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        -|      -|     347|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     718|   1929|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_743_p2       |     +    |      0|  0|  13|           1|          11|
    |add_ln24_1_fu_856_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_909_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_803_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_783_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_793_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_12_fu_823_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_13_fu_836_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_846_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_15_fu_876_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_16_fu_889_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_17_fu_899_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_2_fu_394_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_478_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_525_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_543_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_657_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_7_fu_684_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_8_fu_711_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_9_fu_770_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_618_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_573_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_406_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_388_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_738_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_412_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_590_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_647_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_678_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_705_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_732_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_612_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_951_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_472_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_418_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_466_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_584_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_809_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_862_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_756_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_939_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_933_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_400_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_945_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_484_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_749_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_432_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_444_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_452_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_490_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_498_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_531_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_549_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_424_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_460_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 668|         340|         340|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_0_phi_fu_288_p4  |   9|          2|    2|          4|
    |ap_phi_mux_ch_0_1_phi_fu_311_p4  |   9|          2|    2|          4|
    |ap_phi_mux_ch_0_2_phi_fu_334_p4  |   9|          2|    2|          4|
    |c_0_reg_239                      |   9|          2|    5|         10|
    |ch_0_0_reg_284                   |   9|          2|    2|          4|
    |ch_0_1_reg_307                   |   9|          2|    2|          4|
    |ch_0_2_reg_330                   |   9|          2|    2|          4|
    |conv_input_address0              |  21|          4|   12|         48|
    |f_0_reg_250                      |   9|          2|    6|         12|
    |grp_fu_354_p0                    |  27|          5|   32|        160|
    |grp_fu_354_p1                    |  15|          3|   32|         96|
    |grp_fu_363_p0                    |  21|          4|   32|        128|
    |indvar_flatten21_reg_205         |   9|          2|   15|         30|
    |indvar_flatten_reg_227           |   9|          2|   11|         22|
    |r_0_reg_216                      |   9|          2|    5|         10|
    |w_sum_0_reg_272                  |   9|          2|   32|         64|
    |w_sum_2_0_reg_296                |   9|          2|   32|         64|
    |w_sum_2_1_reg_319                |   9|          2|   32|         64|
    |w_sum_2_2_reg_342                |   9|          2|   32|         64|
    |wr_0_reg_261                     |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 317|         69|  296|        821|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_1125                 |   2|   0|    2|          0|
    |add_ln24_2_reg_1154                 |   2|   0|    2|          0|
    |add_ln24_reg_1096                   |   2|   0|    2|          0|
    |add_ln8_reg_978                     |  15|   0|   15|          0|
    |ap_CS_fsm                           |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |c_0_reg_239                         |   5|   0|    5|          0|
    |ch_0_0_reg_284                      |   2|   0|    2|          0|
    |ch_0_1_reg_307                      |   2|   0|    2|          0|
    |ch_0_2_reg_330                      |   2|   0|    2|          0|
    |conv_out_addr_reg_1031              |  15|   0|   15|          0|
    |f_0_reg_250                         |   6|   0|    6|          0|
    |f_reg_1072                          |   6|   0|    6|          0|
    |icmp_ln11_reg_983                   |   1|   0|    1|          0|
    |icmp_ln24_1_reg_1111                |   1|   0|    1|          0|
    |icmp_ln24_1_reg_1111_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln24_2_reg_1140                |   1|   0|    1|          0|
    |icmp_ln24_2_reg_1140_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_1082                  |   1|   0|    1|          0|
    |icmp_ln24_reg_1082_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten21_reg_205            |  15|   0|   15|          0|
    |indvar_flatten_reg_227              |  11|   0|   11|          0|
    |r_0_reg_216                         |   5|   0|    5|          0|
    |select_ln11_reg_1077                |  11|   0|   11|          0|
    |select_ln35_1_reg_988               |   5|   0|    5|          0|
    |select_ln35_4_reg_994               |   6|   0|    6|          0|
    |select_ln35_5_reg_999               |   5|   0|    5|          0|
    |sub_ln26_2_reg_1052                 |  13|   0|   13|          0|
    |sub_ln26_3_reg_1057                 |  13|   0|   13|          0|
    |sub_ln26_4_reg_1062                 |  13|   0|   13|          0|
    |sub_ln26_reg_1045                   |   5|   0|    5|          0|
    |w_sum_0_reg_272                     |  32|   0|   32|          0|
    |w_sum_2_0_reg_296                   |  32|   0|   32|          0|
    |w_sum_2_1_reg_319                   |  32|   0|   32|          0|
    |w_sum_2_2_reg_342                   |  32|   0|   32|          0|
    |wr_0_reg_261                        |   2|   0|    2|          0|
    |wr_reg_1040                         |   2|   0|    2|          0|
    |zext_ln26_reg_1019                  |   6|   0|   64|         58|
    |zext_ln35_1_reg_1004                |   5|   0|   12|          7|
    |zext_ln35_3_reg_1009                |   5|   0|   12|          7|
    |zext_ln35_4_reg_1014                |   5|   0|   12|          7|
    |zext_ln35_5_reg_1024                |   6|   0|   10|          4|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 347|   0|  430|         83|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

