<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 4.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/favicon/apple-touch-icon.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon/favicon-32x32.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon/favicon-16x16.png">
  <link rel="mask-icon" href="/images/favicon/safari-pinned-tab.svg" color="#222">
  <link rel="manifest" href="/images/favicon/site.webmanifest">
  <meta name="msapplication-config" content="/images/favicon/browserconfig.xml">

<link rel="stylesheet" href="/css/main.css">

<link rel="stylesheet" href="http://cn.fontriver.com/c_fonts//css?family=Times New Roman:300,300italic,400,400italic,700,700italic|normal italic:300,300italic,400,400italic,700,700italic|PT Mono:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext">
<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"www.sliu.info","root":"/","scheme":"Mist","version":"7.7.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"default"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"livere","storage":true,"lazyload":true,"nav":null,"activeClass":"livere"},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="FIFO的基本介绍，包括同步FIFO、异步FIFO、异步FIFO中常使用的格雷码（Gray code）计数器等">
<meta property="og:type" content="article">
<meta property="og:title" content="FIFO 介绍1">
<meta property="og:url" content="https://www.sliu.info/2020/FIFO-%E4%BB%8B%E7%BB%8D1/index.html">
<meta property="og:site_name" content="Shuang&#39;Blog">
<meta property="og:description" content="FIFO的基本介绍，包括同步FIFO、异步FIFO、异步FIFO中常使用的格雷码（Gray code）计数器等">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://i.loli.net/2020/03/26/WJ5OszSy1GmMtYn.png">
<meta property="og:image" content="https://i.loli.net/2020/03/26/ynJBlsjCx6UTmv2.png">
<meta property="og:image" content="https://i.loli.net/2020/03/26/yisngNOo1lAqkTu.png">
<meta property="og:image" content="https://i.loli.net/2020/03/26/ew4r8F5H6muf9Pp.png">
<meta property="og:image" content="https://i.loli.net/2020/03/26/br8mwJD6tAKVTN5.png">
<meta property="og:image" content="https://i.loli.net/2020/03/26/tAyQmYOBGlVFg9b.png">
<meta property="article:published_time" content="2020-03-14T15:10:01.000Z">
<meta property="article:modified_time" content="2020-04-07T09:05:41.559Z">
<meta property="article:author" content="Shuang liu">
<meta property="article:tag" content="数字IC">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.loli.net/2020/03/26/WJ5OszSy1GmMtYn.png">

<link rel="canonical" href="https://www.sliu.info/2020/FIFO-%E4%BB%8B%E7%BB%8D1/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: false,
    isPost: true
  };
</script>

  <title>FIFO 介绍1 | Shuang'Blog</title>
  


  <script>
    var _hmt = _hmt || [];
    (function() {
      var hm = document.createElement("script");
      hm.src = "https://hm.baidu.com/hm.js?a933439cb409d34608a69b99e6339a1f";
      var s = document.getElementsByTagName("script")[0];
      s.parentNode.insertBefore(hm, s);
    })();
  </script>




  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Shuang'Blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-互动">

    <a href="/links/" rel="section"><i class="fa fa-fw fa-comments"></i>互动</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>

</nav>
  <div class="site-search">
    <div class="popup search-popup">
    <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocorrect="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result"></div>

</div>
<div class="search-pop-overlay"></div>

  </div>
</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content">
            

  <div class="posts-expand">
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block " lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://www.sliu.info/2020/FIFO-%E4%BB%8B%E7%BB%8D1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Shuang liu">
      <meta itemprop="description" content="你好呀">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Shuang'Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          FIFO 介绍1
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2020-03-14 23:10:01" itemprop="dateCreated datePublished" datetime="2020-03-14T23:10:01+08:00">2020-03-14</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2020-04-07 17:05:41" itemprop="dateModified" datetime="2020-04-07T17:05:41+08:00">2020-04-07</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80/" itemprop="url" rel="index"><span itemprop="name">数字IC设计基础</span></a>
                </span>
            </span>

          
		  
		  <!-- 添加time count 2020.02.26 -->
		  <span class="post-meta-divider">|</span>
		  <span title="post.wordcount"><span class="post-meta-item-icon"><i class="fa fa-file-word-o"></i>
		  </span>本文字数: 2.2k</span>
	
		  <span class="post-meta-divider">|</span>
		  <span title="post.wordcount">
		  <span class="post-meta-item-icon">
			<i class="fa fa-clock-o"></i>
		  </span>阅读时长 &asymp; 10 分钟</span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>FIFO的基本介绍，包括同步FIFO、异步FIFO、异步FIFO中常使用的格雷码（Gray code）计数器等</p>
<a id="more"></a>

<h2 id="FIFO常见参数"><a href="#FIFO常见参数" class="headerlink" title="FIFO常见参数"></a>FIFO常见参数</h2><hr>
<p>FIFO的宽度：即FIFO一次读写操作的数据位；</p>
<p>FIFO的深度：FIFO可以存储多少个N位的数据（如果宽度为N）；</p>
<p>满标志：FIFO已满或将要满时由FIFO的状态电路送出的一个信号，已阻止FIFO的写操作继续向FIFO中写数据而造成溢出（overflow）；</p>
<p>空标志：FIFO已空或将要空时由FIFO的状态电路送出的一个信号，以阻止FIFO的读操作继续从FIFO中读出数据而造成无效数据的读出（underflow）；</p>
<p>读时钟：读操作所遵循的时钟，在每个时钟沿来临时读数据；</p>
<p>写时钟：写操作所遵循的时钟，在每个时钟沿来临写数据。</p>
<h2 id="FIFO-pointers"><a href="#FIFO-pointers" class="headerlink" title="FIFO pointers"></a>FIFO pointers</h2><hr>
<p>正确的产生空满标志是任何FIFO设计的关键。<strong>空满标志产生的原则是：写满而不溢出，能读空而不多读。</strong></p>
<p><strong>空满状态的判断</strong></p>
<p>当读写指针相等时，表明FIFO为空，这种情况发生在：</p>
<ul>
<li>复位操作时</li>
<li>读指针读出FIFO中最后一个字后，追赶上了写指针</li>
</ul>
<p>当读写指针再次相等时，表明FIFO为满，这种情况发生在：</p>
<ul>
<li>写指针转了一圈，折回来又追上了读指针</li>
</ul>
<h3 id="同步FIFO指针-Synchronous-FIFO-pointers-："><a href="#同步FIFO指针-Synchronous-FIFO-pointers-：" class="headerlink" title="同步FIFO指针(Synchronous FIFO pointers)："></a>同步FIFO指针(Synchronous FIFO pointers)：</h3><p>同步FIFO中，在同一时钟域内进行FIFO缓冲区的读写操作。对FIFO缓冲区的写入和读取次数进行计数。</p>
<ul>
<li><p>increment：FIFO write but no read；</p>
</li>
<li><p>decrement：FIFO read but no write;</p>
</li>
<li><p>hold: no writes and reads,or simultaneous write and read operation</p>
</li>
</ul>
<p>直接根据计数器数值来判断空满状态，当计数器达到预设的满值，FIFO填满。当计数器为0时，FIFO为空。</p>
<h3 id="异步FIFO指针-Asynchronous-FIFO-pointers-："><a href="#异步FIFO指针-Asynchronous-FIFO-pointers-：" class="headerlink" title="异步FIFO指针(Asynchronous FIFO pointers)："></a>异步FIFO指针(Asynchronous FIFO pointers)：</h3><p>异步FIFO设计中，则不能简单地增减FIFO填充指针，因为需要使用两个不同的异步时钟来控制计数器。因此，为了确定异步FIFO设计的满状态和空状态，必须比较写指针和读指针。</p>
<p><strong>当读指针等于写指针时，FIFO为空。</strong>该情况发生在所有指针复位期间复位为0时，或者当读指针赶上写指针，读到FIFO最后一个字节的情况下。</p>
<p><strong>当指针再次相等，即写指针循环一次后再次追赶上读指针，FIFO为满。</strong></p>
<p>为了区分满空状态，我们可以为每个指针添加一个额外的位MSB。写指针增加到FIFO最后一个地址后，将未使用的MSB递增，同时将其余位设置为0，如下图所示。读指针也是如此。</p>
<p><strong>如果两个指针的MSB不同，则意味着写指针比读指针多循环了一次。如果两个指针的MSB相同，则意味着两个指针的换行次数相同。</strong></p>
<p><img src="https://i.loli.net/2020/03/26/WJ5OszSy1GmMtYn.png" alt="FIFO3.2.png"></p>
<h2 id="FIFO结构实例："><a href="#FIFO结构实例：" class="headerlink" title="FIFO结构实例："></a>FIFO结构实例：</h2><hr>
<p>下图为典型的FIFO结构实例，主要包括：</p>
<p>FIFO memory：存储缓存区，可由写入和读取时钟域访问。Memory buffer大多由synchronous dual-port RAM或其它memory 例化而来；</p>
<p>sync_r2w&amp;sync_w2r:同步器电路，用于将读指针同步到写时钟域或将写指针同步到读时钟域中。wptr_full使用同步的读指针来生成满条件；rptr_empty使用同步的写指针来生成FIFO空条件；</p>
<p>rptr_empty：与读时钟域完全同步，并包含了FIFO读指针和空标志逻辑；</p>
<p>wptr_full:与写时钟域完全同步，并包含了FIFO写指针和满标志逻辑。</p>
<p><img src="https://i.loli.net/2020/03/26/ynJBlsjCx6UTmv2.png" alt="FIFO3.1.png"></p>
<p>为了实现FIFO full、empty的判断，读写指针需要传递到对方时钟域中进行比较。为了保证安全的传输到对方时钟域，后面会介绍同步格雷码指针的方法，保证一次只更改一个指针位。</p>
<h2 id="使用格雷码（Gray-Code）计数器"><a href="#使用格雷码（Gray-Code）计数器" class="headerlink" title="使用格雷码（Gray Code）计数器"></a>使用格雷码（Gray Code）计数器</h2><hr>
<h3 id="格雷码的特点："><a href="#格雷码的特点：" class="headerlink" title="格雷码的特点："></a>格雷码的特点：</h3><ul>
<li>相邻的2个数值之间只会有1位发生变化，其余各位相同；</li>
<li>是一种循环码，0和最大数（2的n次方减1）之间也只有一位不同</li>
</ul>
<h3 id="Gray-To-Binary-Conversion"><a href="#Gray-To-Binary-Conversion" class="headerlink" title="Gray To Binary Conversion"></a>Gray To Binary Conversion</h3><p>4 bit Gray To Binary Conversion:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">bin[<span class="number">0</span>]= gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>] ^ gray[<span class="number">1</span>] ^ gray[<span class="number">0</span>];</span><br><span class="line">bin[<span class="number">1</span>] = gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>] ^ gray[<span class="number">1</span>];</span><br><span class="line">bin[<span class="number">2</span>] = gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>];</span><br><span class="line">bin[<span class="number">3</span>] = gray[<span class="number">3</span>];</span><br></pre></td></tr></table></figure>

<p>verilog 实现，通过采用填充0 的方式对有效的格雷码位进行异或操作，如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">bin[<span class="number">0</span>] = gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>] ^ gray[<span class="number">1</span>] ^ gray[<span class="number">0</span>] ; <span class="comment">// gray&gt;&gt;0</span></span><br><span class="line">bin[<span class="number">1</span>] =   <span class="number">1'b0</span>  ^ gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>] ^ gray[<span class="number">1</span>] ; <span class="comment">// gray&gt;&gt;1</span></span><br><span class="line">bin[<span class="number">2</span>] =   <span class="number">1'b0</span>  ^   <span class="number">1'b0</span>  ^ gray[<span class="number">3</span>] ^ gray[<span class="number">2</span>] ; <span class="comment">// gray&gt;&gt;2</span></span><br><span class="line">bin[<span class="number">3</span>] =   <span class="number">1'b0</span>  ^   <span class="number">1'b0</span>  ^   <span class="number">1'b0</span>  ^ gray[<span class="number">3</span>] ; <span class="comment">// gray&gt;&gt;3</span></span><br></pre></td></tr></table></figure>

<p>Code:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> gray2bin (bin, gray);</span><br><span class="line">  <span class="keyword">parameter</span> SIZE = <span class="number">4</span>;</span><br><span class="line">  <span class="keyword">output</span> [SIZE-<span class="number">1</span>:<span class="number">0</span>] bin;</span><br><span class="line">  <span class="keyword">input</span>  [SIZE-<span class="number">1</span>:<span class="number">0</span>] gray;</span><br><span class="line">  <span class="keyword">reg</span>    [SIZE-<span class="number">1</span>:<span class="number">0</span>] bin;</span><br><span class="line">  <span class="keyword">integer</span>           i;</span><br><span class="line">  <span class="keyword">always</span> @(gray)</span><br><span class="line">    <span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;SIZE; i=i+<span class="number">1</span>)</span><br><span class="line">      bin[i] = ^(gray&gt;&gt;i);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Binary-To-Gray-Conversion"><a href="#Binary-To-Gray-Conversion" class="headerlink" title="Binary To Gray Conversion"></a>Binary To Gray Conversion</h3><p>4bit binary-to-gray conversion:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">gray[<span class="number">0</span>] = bin[<span class="number">0</span>] ^ bin[<span class="number">1</span>];</span><br><span class="line">gray[<span class="number">1</span>] = bin[<span class="number">1</span>] ^ bin[<span class="number">2</span>];</span><br><span class="line">gray[<span class="number">2</span>] = bin[<span class="number">2</span>] ^ bin[<span class="number">3</span>];</span><br><span class="line">gray[<span class="number">3</span>] = bin[<span class="number">3</span>];</span><br></pre></td></tr></table></figure>

<p>Code:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bin2gray (gray, bin);</span><br><span class="line">  <span class="keyword">parameter</span> SIZE = <span class="number">4</span>;</span><br><span class="line">  <span class="keyword">output</span> [SIZE-<span class="number">1</span>:<span class="number">0</span>] gray;</span><br><span class="line">  <span class="keyword">input</span>  [SIZE-<span class="number">1</span>:<span class="number">0</span>] bin;</span><br><span class="line">  <span class="keyword">assign</span> gray = (bin&gt;&gt;<span class="number">1</span>) ^ bin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="Gray-Code-Counter"><a href="#Gray-Code-Counter" class="headerlink" title="Gray Code Counter"></a>Gray Code Counter</h3><p>verilog Code中包含一个gray-to-binary 和一个binary-to-gray转换器，并在两者之间递增1。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> graycntr (gray, clk, inc, rst_n);</span><br><span class="line">  <span class="keyword">parameter</span> SIZE = <span class="number">4</span>;</span><br><span class="line">  <span class="keyword">output</span> [SIZE-<span class="number">1</span>:<span class="number">0</span>] gray;</span><br><span class="line">  <span class="keyword">input</span>             clk, inc, rst_n;</span><br><span class="line">  <span class="keyword">reg</span>    [SIZE-<span class="number">1</span>:<span class="number">0</span>] gnext, gray, bnext, bin;</span><br><span class="line">  <span class="keyword">integer</span>           i;</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rst_n) gray &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span>        gray &lt;= gnext;</span><br><span class="line">  <span class="keyword">always</span> @(gray <span class="keyword">or</span> inc) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;SIZE; i=i+<span class="number">1</span>)</span><br><span class="line">      bin[i] = ^(gray&gt;&gt;i);</span><br><span class="line">    bnext = bin + inc;</span><br><span class="line">    gnext = (bnext&gt;&gt;<span class="number">1</span>) ^ bnext;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>Gray-code counter block diagram：</p>
<p><img src="https://i.loli.net/2020/03/26/yisngNOo1lAqkTu.png" alt="FIFO3.3.png"></p>
<h2 id="使用Gray-Code后，如何做空满判断？"><a href="#使用Gray-Code后，如何做空满判断？" class="headerlink" title="使用Gray Code后，如何做空满判断？"></a>使用Gray Code后，如何做空满判断？</h2><hr>
<p>空状态：依据二者完全相等（包括MSB）</p>
<p>满状态：由于gray码除了MSB外，具有镜像对称的特点，存在一个特殊情况。当读指针指向7，写指针指向8时，除了MSB，其余位皆相同，不能算满。</p>
<p><img src="https://i.loli.net/2020/03/26/ew4r8F5H6muf9Pp.png" alt="FIFO3.4.png"></p>
<p>未解决上述出现的问题，特地改进Gray code counter，如下图所示,采用一种dual n-bit Gray code counter。</p>
<p><em>n-bit Gray code converted to an (n-1)-bit Gray code</em></p>
<p><img src="https://i.loli.net/2020/03/26/br8mwJD6tAKVTN5.png" alt="FIFO3.5.png"></p>
<p><em>Dual n-bit Gray code counter block diagram</em></p>
<p><img src="https://i.loli.net/2020/03/26/tAyQmYOBGlVFg9b.png" alt="FIFO3.6.png"></p>
<p>使用Grey判断须同时满足以下3条：</p>
<ul>
<li>wptr和同步过来的rptr的<strong>MSB不相等</strong>；</li>
<li>wptr与rptr的<strong>次高位不相等</strong>，如上图位置7和位置15，转化为二进制对应的是0111和1111，MSB不同说明多折回一次，111相同代表同一位置；</li>
<li><strong>剩下的其余位完全相等</strong>。</li>
</ul>
<h2 id="RTL-code-for-FIFO"><a href="#RTL-code-for-FIFO" class="headerlink" title="RTL code for FIFO"></a>RTL code for FIFO</h2><hr>
<h3 id="fifo-v-FIFO-top-level-module"><a href="#fifo-v-FIFO-top-level-module" class="headerlink" title="fifo.v-FIFO top-level module"></a>fifo.v-FIFO top-level module</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifo1 #(<span class="keyword">parameter</span> DSIZE = <span class="number">8</span>,</span><br><span class="line">               <span class="keyword">parameter</span> ASIZE = <span class="number">4</span>)</span><br><span class="line">  (<span class="keyword">output</span> [DSIZE-<span class="number">1</span>:<span class="number">0</span>] rdata,</span><br><span class="line">   <span class="keyword">output</span>             wfull,</span><br><span class="line">   <span class="keyword">output</span>             rempty,</span><br><span class="line">   <span class="keyword">input</span>  [DSIZE-<span class="number">1</span>:<span class="number">0</span>] wdata,</span><br><span class="line">   <span class="keyword">input</span>              winc, wclk, wrst_n,</span><br><span class="line">   <span class="keyword">input</span>              rinc, rclk, rrst_n);</span><br><span class="line">  <span class="keyword">wire</span>   [ASIZE-<span class="number">1</span>:<span class="number">0</span>] waddr, raddr;</span><br><span class="line">  <span class="keyword">wire</span>   [ASIZE:<span class="number">0</span>]   wptr, rptr, wq2_rptr, rq2_wptr;</span><br><span class="line">  sync_r2w      sync_r2w  (<span class="variable">.wq2_rptr</span>(wq2_rptr), <span class="variable">.rptr</span>(rptr),</span><br><span class="line">                           <span class="variable">.wclk</span>(wclk), <span class="variable">.wrst_n</span>(wrst_n));</span><br><span class="line">  sync_w2r      sync_w2r  (<span class="variable">.rq2_wptr</span>(rq2_wptr), <span class="variable">.wptr</span>(wptr),</span><br><span class="line">                           <span class="variable">.rclk</span>(rclk), <span class="variable">.rrst_n</span>(rrst_n));</span><br><span class="line">  fifomem <span class="variable">#(DSIZE, ASIZE)</span> fifomem</span><br><span class="line">                          (<span class="variable">.rdata</span>(rdata), <span class="variable">.wdata</span>(wdata),</span><br><span class="line">                           <span class="variable">.waddr</span>(waddr), <span class="variable">.raddr</span>(raddr),</span><br><span class="line">                           <span class="variable">.wclken</span>(winc), <span class="variable">.wfull</span>(wfull),</span><br><span class="line">                           <span class="variable">.wclk</span>(wclk));</span><br><span class="line">  rptr_empty <span class="variable">#(ASIZE)</span>     rptr_empty</span><br><span class="line">                          (<span class="variable">.rempty</span>(rempty),</span><br><span class="line">                           <span class="variable">.raddr</span>(raddr),</span><br><span class="line">                           <span class="variable">.rptr</span>(rptr), <span class="variable">.rq2_wptr</span>(rq2_wptr),</span><br><span class="line">                           <span class="variable">.rinc</span>(rinc), <span class="variable">.rclk</span>(rclk),</span><br><span class="line">                           <span class="variable">.rrst_n</span>(rrst_n));</span><br><span class="line">  wptr_full  <span class="variable">#(ASIZE)</span>     wptr_full</span><br><span class="line">                          (<span class="variable">.wfull</span>(wfull), <span class="variable">.waddr</span>(waddr),</span><br><span class="line">                           <span class="variable">.wptr</span>(wptr), <span class="variable">.wq2_rptr</span>(wq2_rptr),</span><br><span class="line">                           <span class="variable">.winc</span>(winc), <span class="variable">.wclk</span>(wclk),</span><br><span class="line">                           <span class="variable">.wrst_n</span>(wrst_n));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="fifomem-v-FIFO-memory-buffer"><a href="#fifomem-v-FIFO-memory-buffer" class="headerlink" title="fifomem.v - FIFO memory buffer"></a>fifomem.v - FIFO memory buffer</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fifomem #(<span class="keyword">parameter</span>  DATASIZE = <span class="number">8</span>, <span class="comment">// Memory data word width</span></span><br><span class="line">                 <span class="keyword">parameter</span>  ADDRSIZE = <span class="number">4</span>) <span class="comment">// Number of mem address bits</span></span><br><span class="line">  (<span class="keyword">output</span> [DATASIZE-<span class="number">1</span>:<span class="number">0</span>] rdata,</span><br><span class="line">   <span class="keyword">input</span>  [DATASIZE-<span class="number">1</span>:<span class="number">0</span>] wdata,</span><br><span class="line">   <span class="keyword">input</span>  [ADDRSIZE-<span class="number">1</span>:<span class="number">0</span>] waddr, raddr,</span><br><span class="line">   <span class="keyword">input</span>                 wclken, wfull, wclk);</span><br><span class="line">  ìfdef VENDORRAM</span><br><span class="line">    <span class="comment">// instantiation of a vendor's dual-port RAM</span></span><br><span class="line">    vendor_ram mem (<span class="variable">.dout</span>(rdata), <span class="variable">.din</span>(wdata),</span><br><span class="line">                    <span class="variable">.waddr</span>(waddr), <span class="variable">.raddr</span>(raddr),</span><br><span class="line">                    <span class="variable">.wclken</span>(wclken),</span><br><span class="line">                    <span class="variable">.wclken_n</span>(wfull), <span class="variable">.clk</span>(wclk));</span><br><span class="line">  èlse</span><br><span class="line">    <span class="comment">// RTL Verilog memory model</span></span><br><span class="line">    <span class="keyword">localparam</span> DEPTH = <span class="number">1</span>&lt;&lt;ADDRSIZE;</span><br><span class="line">    <span class="keyword">reg</span> [DATASIZE-<span class="number">1</span>:<span class="number">0</span>] mem [<span class="number">0</span>:DEPTH-<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> rdata = mem[raddr];</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk)</span><br><span class="line">      <span class="keyword">if</span> (wclken &amp;&amp; !wfull) mem[waddr] &lt;= wdata;</span><br><span class="line">  èndif</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="sync-r2w-v-Read-domain-to-write-domain-synchronizer"><a href="#sync-r2w-v-Read-domain-to-write-domain-synchronizer" class="headerlink" title="sync_r2w.v - Read-domain to write-domain synchronizer"></a>sync_r2w.v - Read-domain to write-domain synchronizer</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sync_r2w #(<span class="keyword">parameter</span> ADDRSIZE = <span class="number">4</span>)</span><br><span class="line">  (<span class="keyword">output</span> <span class="keyword">reg</span> [ADDRSIZE:<span class="number">0</span>] wq2_rptr,</span><br><span class="line">   <span class="keyword">input</span>      [ADDRSIZE:<span class="number">0</span>] rptr,</span><br><span class="line">   <span class="keyword">input</span>                   wclk, wrst_n);</span><br><span class="line">  <span class="keyword">reg</span> [ADDRSIZE:<span class="number">0</span>] wq1_rptr;</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!wrst_n) &#123;wq2_rptr,wq1_rptr&#125; &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span>         &#123;wq2_rptr,wq1_rptr&#125; &lt;= &#123;wq1_rptr,rptr&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="sync-w2r-v-Write-domain-to-read-domain-synchronizer"><a href="#sync-w2r-v-Write-domain-to-read-domain-synchronizer" class="headerlink" title="sync_w2r.v - Write-domain to read-domain synchronizer"></a>sync_w2r.v - Write-domain to read-domain synchronizer</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sync_w2r #(<span class="keyword">parameter</span> ADDRSIZE = <span class="number">4</span>)</span><br><span class="line">  (<span class="keyword">output</span> <span class="keyword">reg</span> [ADDRSIZE:<span class="number">0</span>] rq2_wptr,</span><br><span class="line">   <span class="keyword">input</span>      [ADDRSIZE:<span class="number">0</span>] wptr,</span><br><span class="line">   <span class="keyword">input</span>                   rclk, rrst_n);</span><br><span class="line">  <span class="keyword">reg</span> [ADDRSIZE:<span class="number">0</span>] rq1_wptr;</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rrst_n) &#123;rq2_wptr,rq1_wptr&#125; &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span>         &#123;rq2_wptr,rq1_wptr&#125; &lt;= &#123;rq1_wptr,wptr&#125;;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="rptr-empty-v-Read-pointer-amp-empty-generation-logic"><a href="#rptr-empty-v-Read-pointer-amp-empty-generation-logic" class="headerlink" title="rptr_empty.v - Read pointer &amp; empty generation logic"></a>rptr_empty.v - Read pointer &amp; empty generation logic</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> rptr_empty #(<span class="keyword">parameter</span> ADDRSIZE = <span class="number">4</span>)</span><br><span class="line">  (<span class="keyword">output</span> <span class="keyword">reg</span>                rempty,</span><br><span class="line">   <span class="keyword">output</span>     [ADDRSIZE-<span class="number">1</span>:<span class="number">0</span>] raddr,</span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> [ADDRSIZE  :<span class="number">0</span>] rptr,</span><br><span class="line">   <span class="keyword">input</span>      [ADDRSIZE  :<span class="number">0</span>] rq2_wptr,</span><br><span class="line">   <span class="keyword">input</span>                     rinc, rclk, rrst_n);</span><br><span class="line">  <span class="keyword">reg</span>  [ADDRSIZE:<span class="number">0</span>] rbin;</span><br><span class="line">  <span class="keyword">wire</span> [ADDRSIZE:<span class="number">0</span>] rgraynext, rbinnext;</span><br><span class="line">  <span class="comment">//-------------------</span></span><br><span class="line">  <span class="comment">// GRAYSTYLE2 pointer</span></span><br><span class="line">  <span class="comment">//-------------------</span></span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rrst_n) &#123;rbin, rptr&#125; &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span>         &#123;rbin, rptr&#125; &lt;= &#123;rbinnext, rgraynext&#125;;</span><br><span class="line">  <span class="comment">// Memory read-address pointer (okay to use binary to address memory)</span></span><br><span class="line">  <span class="keyword">assign</span> raddr     = rbin[ADDRSIZE-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> rbinnext  = rbin + (rinc &amp; ~rempty);</span><br><span class="line">  <span class="keyword">assign</span> rgraynext = (rbinnext&gt;&gt;<span class="number">1</span>) ^ rbinnext;</span><br><span class="line">  <span class="comment">//---------------------------------------------------------------</span></span><br><span class="line">  <span class="comment">// FIFO empty when the next rptr == synchronized wptr or on reset</span></span><br><span class="line">  <span class="comment">//---------------------------------------------------------------</span></span><br><span class="line">  <span class="keyword">assign</span> rempty_val = (rgraynext == rq2_wptr);</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk <span class="keyword">or</span> <span class="keyword">negedge</span> rrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!rrst_n) rempty &lt;= <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">else</span>         rempty &lt;= rempty_val;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="wptr-full-v-Write-pointer-amp-full-generation-logic"><a href="#wptr-full-v-Write-pointer-amp-full-generation-logic" class="headerlink" title="wptr_full.v - Write pointer &amp; full generation logic"></a>wptr_full.v - Write pointer &amp; full generation logic</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> wptr_full  #(<span class="keyword">parameter</span> ADDRSIZE = <span class="number">4</span>)</span><br><span class="line">  (<span class="keyword">output</span> <span class="keyword">reg</span>                wfull,</span><br><span class="line">   <span class="keyword">output</span>     [ADDRSIZE-<span class="number">1</span>:<span class="number">0</span>] waddr,</span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> [ADDRSIZE  :<span class="number">0</span>] wptr,</span><br><span class="line">   <span class="keyword">input</span>      [ADDRSIZE  :<span class="number">0</span>] wq2_rptr,</span><br><span class="line">   <span class="keyword">input</span>                     winc, wclk, wrst_n);</span><br><span class="line">  <span class="keyword">reg</span>  [ADDRSIZE:<span class="number">0</span>] wbin;</span><br><span class="line">  <span class="keyword">wire</span> [ADDRSIZE:<span class="number">0</span>] wgraynext, wbinnext;</span><br><span class="line">  <span class="comment">// GRAYSTYLE2 pointer</span></span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!wrst_n) &#123;wbin, wptr&#125; &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span>         &#123;wbin, wptr&#125; &lt;= &#123;wbinnext, wgraynext&#125;;</span><br><span class="line">  <span class="comment">// Memory write-address pointer (okay to use binary to address memory)</span></span><br><span class="line">  <span class="keyword">assign</span> waddr = wbin[ADDRSIZE-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">assign</span> wbinnext  = wbin + (winc &amp; ~wfull);</span><br><span class="line">  <span class="keyword">assign</span> wgraynext = (wbinnext&gt;&gt;<span class="number">1</span>) ^ wbinnext;</span><br><span class="line">  <span class="comment">//------------------------------------------------------------------</span></span><br><span class="line">  <span class="comment">// Simplified version of the three necessary full-tests:</span></span><br><span class="line">  <span class="comment">// assign wfull_val=((wgnext[ADDRSIZE]    !=wq2_rptr[ADDRSIZE]  ) &amp;&amp;</span></span><br><span class="line">  <span class="comment">//                   (wgnext[ADDRSIZE-1]  !=wq2_rptr[ADDRSIZE-1]) &amp;&amp;</span></span><br><span class="line">  <span class="comment">//                   (wgnext[ADDRSIZE-2:0]==wq2_rptr[ADDRSIZE-2:0]));</span></span><br><span class="line">  <span class="comment">//------------------------------------------------------------------</span></span><br><span class="line">  <span class="keyword">assign</span> wfull_val = (wgraynext==&#123;~wq2_rptr[ADDRSIZE:ADDRSIZE-<span class="number">1</span>],</span><br><span class="line">                                   wq2_rptr[ADDRSIZE-<span class="number">2</span>:<span class="number">0</span>]&#125;);</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk <span class="keyword">or</span> <span class="keyword">negedge</span> wrst_n)</span><br><span class="line">    <span class="keyword">if</span> (!wrst_n) wfull  &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">else</span>         wfull  &lt;= wfull_val;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<hr>
<p><em>Reference</em>： </p>
<p>1.<a href="http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf" target="_blank" rel="noopener">Simulation and Synthesis Techniques for Asynchronous FIFO Design</a></p>
<p>2.<a href="https://www.icourse163.org/course/SWJTU-1207492806?tid=1207824209" target="_blank" rel="noopener">芯动力—硬件加速设计方法</a></p>

    </div>

    
    
    
        <div class="reward-container">
  <div>Thank you for your accept！</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/reward/wechatpay.jpg" alt="Shuang liu 微信支付">
        <p>微信支付</p>
      </div>
      
      <div style="display: inline-block;">
        <img src="/images/reward/alipay.jpg" alt="Shuang liu 支付宝">
        <p>支付宝</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>Shuang liu
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="https://www.sliu.info/2020/FIFO-%E4%BB%8B%E7%BB%8D1/" title="FIFO 介绍1">https://www.sliu.info/2020/FIFO-介绍1/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>

	  
	  <div>
		
		  <div>
    
        <div style="text-align:center;color: #ccc;font-size:16px;">-------------本文结束<i class="fa fa-heart"></i>感谢您的阅读-------------</div>
    
</div>
		
	  </div>

      <footer class="post-footer">
          
          <div class="post-tags">
              <a href="/tags/%E6%95%B0%E5%AD%97IC/" rel="tag"><i class="fa fa-tag"></i> 数字IC</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2020/%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E4%BC%A0%E8%BE%93/" rel="prev" title="信号的跨时钟域传输问题">
      <i class="fa fa-chevron-left"></i> 信号的跨时钟域传输问题
    </a></div>
      <div class="post-nav-item">
    <a href="/2020/FIFO-%E4%BB%8B%E7%BB%8D2/" rel="next" title="FIFO 介绍2">
      FIFO 介绍2 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  

  </div>


          </div>
          
    
  <div class="comments">
    <div id="lv-container" data-id="city" data-uid="MTAyMC80ODU0NS8yNTAzOQ"></div>
  </div>
  

<script>
  window.addEventListener('tabs:register', () => {
    let activeClass = CONFIG.comments.activeClass;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#FIFO常见参数"><span class="nav-number">1.</span> <span class="nav-text">FIFO常见参数</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#FIFO-pointers"><span class="nav-number">2.</span> <span class="nav-text">FIFO pointers</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#同步FIFO指针-Synchronous-FIFO-pointers-："><span class="nav-number">2.1.</span> <span class="nav-text">同步FIFO指针(Synchronous FIFO pointers)：</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#异步FIFO指针-Asynchronous-FIFO-pointers-："><span class="nav-number">2.2.</span> <span class="nav-text">异步FIFO指针(Asynchronous FIFO pointers)：</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#FIFO结构实例："><span class="nav-number">3.</span> <span class="nav-text">FIFO结构实例：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#使用格雷码（Gray-Code）计数器"><span class="nav-number">4.</span> <span class="nav-text">使用格雷码（Gray Code）计数器</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#格雷码的特点："><span class="nav-number">4.1.</span> <span class="nav-text">格雷码的特点：</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Gray-To-Binary-Conversion"><span class="nav-number">4.2.</span> <span class="nav-text">Gray To Binary Conversion</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Binary-To-Gray-Conversion"><span class="nav-number">4.3.</span> <span class="nav-text">Binary To Gray Conversion</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Gray-Code-Counter"><span class="nav-number">4.4.</span> <span class="nav-text">Gray Code Counter</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#使用Gray-Code后，如何做空满判断？"><span class="nav-number">5.</span> <span class="nav-text">使用Gray Code后，如何做空满判断？</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#RTL-code-for-FIFO"><span class="nav-number">6.</span> <span class="nav-text">RTL code for FIFO</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#fifo-v-FIFO-top-level-module"><span class="nav-number">6.1.</span> <span class="nav-text">fifo.v-FIFO top-level module</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#fifomem-v-FIFO-memory-buffer"><span class="nav-number">6.2.</span> <span class="nav-text">fifomem.v - FIFO memory buffer</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#sync-r2w-v-Read-domain-to-write-domain-synchronizer"><span class="nav-number">6.3.</span> <span class="nav-text">sync_r2w.v - Read-domain to write-domain synchronizer</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#sync-w2r-v-Write-domain-to-read-domain-synchronizer"><span class="nav-number">6.4.</span> <span class="nav-text">sync_w2r.v - Write-domain to read-domain synchronizer</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#rptr-empty-v-Read-pointer-amp-empty-generation-logic"><span class="nav-number">6.5.</span> <span class="nav-text">rptr_empty.v - Read pointer &amp; empty generation logic</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#wptr-full-v-Write-pointer-amp-full-generation-logic"><span class="nav-number">6.6.</span> <span class="nav-text">wptr_full.v - Write pointer &amp; full generation logic</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Shuang liu"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Shuang liu</p>
  <div class="site-description" itemprop="description">你好呀</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">26</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">5</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">9</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/sliu0827" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;sliu0827" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:striveleos@qq.com" title="E-Mail → mailto:striveleos@qq.com" rel="noopener" target="_blank"><i class="fa fa-fw fa-envelope"></i>E-Mail</a>
      </span>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://linux.51yip.com/" title="http:&#x2F;&#x2F;linux.51yip.com&#x2F;" rel="noopener" target="_blank">Linux命令手册</a>
        </li>
    </ul>
  </div>

      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<div class="copyright" style=" text-align:center;">
  
  &copy; 
  <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Shuang liu</span>

	<!-- 添加word count,2020.02.26 -->
  <div class="theme-info">
  <div class="powered-by"></div>
  <span class="post-count">全站共 29.8k 字</span>
  </div>
</div>
  <div class="addthis_inline_share_toolbox">
    <script src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5e665108c70f9b75" async="async"></script>
  </div><div class="run_time" style=" text-align:center;">
  <span id="timeDate">载入天数...</span><span id="times">载入时分秒...</span>
  <script>
    var now = new Date(); 
    function createtime() { 
        var grt= new Date("02/28/2020 10:00:00");//此处修改你的建站时间或者网站上线时间 
        now.setTime(now.getTime()+250); 
        days = (now - grt ) / 1000 / 60 / 60 / 24; dnum = Math.floor(days); 
        hours = (now - grt ) / 1000 / 60 / 60 - (24 * dnum); hnum = Math.floor(hours); 
        if(String(hnum).length ==1 ){hnum = "0" + hnum;} minutes = (now - grt ) / 1000 /60 - (24 * 60 * dnum) - (60 * hnum); 
        mnum = Math.floor(minutes); if(String(mnum).length ==1 ){mnum = "0" + mnum;} 
        seconds = (now - grt ) / 1000 - (24 * 60 * 60 * dnum) - (60 * 60 * hnum) - (60 * mnum); 
        snum = Math.round(seconds); if(String(snum).length ==1 ){snum = "0" + snum;} 
        document.getElementById("timeDate").innerHTML = "本站已安全运行 "+dnum+" 天 "; 
        document.getElementById("times").innerHTML = hnum + " 小时 " + mnum + " 分 " + snum + " 秒"; 
    } 
    setInterval("createtime()",250);
  </script>
</div>

        








      </div>
    </footer>
  </div>

  
  
  <script color='0,0,255' opacity='0.5' zIndex='-1' count='99' src="/lib/canvas-nest/canvas-nest.min.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  
  <script>
    (function(){
      var bp = document.createElement('script');
      var curProtocol = window.location.protocol.split(':')[0];
      bp.src = (curProtocol === 'https') ? 'https://zz.bdstatic.com/linksubmit/push.js' : 'http://push.zhanzhang.baidu.com/push.js';
      var s = document.getElementsByTagName("script")[0];
      s.parentNode.insertBefore(bp, s);
    })();
  </script>




  
<script src="/js/local-search.js"></script>













  

  

<script>
NexT.utils.loadComments(document.querySelector('#lv-container'), () => {
  window.livereOptions = {
	refer: location.pathname.replace(CONFIG.root, '').replace('index.html', '')
  };
  (function(d, s) {
	var j, e = d.getElementsByTagName(s)[0];
	if (typeof LivereTower === 'function') { return; }
	j = d.createElement(s);
	j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
	j.async = true;
	e.parentNode.insertBefore(j, e);
  })(document, 'script');
});
</script>


</body>
</html>
