strict digraph "" {
	node [label="\N"];
	"2912:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b54cc050>",
		clk_sens=True,
		fillcolor=gold,
		label="2912:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['pid_IN']"];
	"2913:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b54cc190>",
		fillcolor=firebrick,
		label="2913:NS
pid_IN_r <= pid_IN;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b54cc190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2912:AL" -> "2913:NS"	 [cond="[]",
		lineno=None];
	"Leaf_2912:AL"	 [def_var="['pid_IN_r']",
		label="Leaf_2912:AL"];
	"2913:NS" -> "Leaf_2912:AL"	 [cond="[]",
		lineno=None];
}
