strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc40bd634d0>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'load', 'amount', 'data', 'out']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc40bd63890>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc40bd63790>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc40bd63210>",
		fillcolor=turquoise,
		label="13:BL
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc40bd0e550>]",
		style=filled,
		typ=Block];
	"12:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=12];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc40bd71150>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc40bd66150>",
		fillcolor=turquoise,
		label="17:BL
out[7:3] <= data[7:3];
out[2:0] <= out[7:3] << amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc40bd7dc50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc40bd66550>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['load']",
		label=load,
		lineno=16];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"17:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"11:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"13:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "10:AL";
}
