Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Apr 22 00:01:03 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 96          
TIMING-18  Warning   Missing input or output delay                70          
TIMING-20  Warning   Non-clocked latch                            480         
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10656)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (960)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10656)
----------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[10].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[11].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[12].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[13].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[14].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[15].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[16].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[17].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[18].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[19].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[20].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[21].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[22].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[23].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[24].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[25].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[26].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[27].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[28].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[29].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[30].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[31].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[8].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[9].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (960)
--------------------------------------------------
 There are 960 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.956        0.000                      0                47759        0.028        0.000                      0                47759        7.000        0.000                       0                 27679  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.956        0.000                      0                47759        0.028        0.000                      0                47759        7.000        0.000                       0                 27679  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 data_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[18].u_lstm_unit/data_in_bf_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 0.642ns (4.637%)  route 13.202ns (95.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 19.501 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.720     5.101    clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  data_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  data_input_reg[13]/Q
                         net (fo=32, routed)         13.202    18.820    genblk1[18].u_lstm_unit/data_in_bf_2_reg[7]_0[13]
    SLICE_X36Y76         LUT5 (Prop_lut5_I4_O)        0.124    18.944 r  genblk1[18].u_lstm_unit/data_in_bf_1[5]_i_1__17/O
                         net (fo=1, routed)           0.000    18.944    genblk1[18].u_lstm_unit/data_in_bf_1[5]_i_1__17_n_0
    SLICE_X36Y76         FDCE                                         r  genblk1[18].u_lstm_unit/data_in_bf_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.464    19.501    genblk1[18].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X36Y76         FDCE                                         r  genblk1[18].u_lstm_unit/data_in_bf_1_reg[5]/C
                         clock pessimism              0.358    19.858    
                         clock uncertainty           -0.035    19.823    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)        0.077    19.900    genblk1[18].u_lstm_unit/data_in_bf_1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -18.944    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 data_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[19].u_lstm_unit/data_in_bf_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.969ns  (logic 0.642ns (4.950%)  route 12.327ns (95.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.720     5.101    clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  data_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  data_input_reg[13]/Q
                         net (fo=32, routed)         12.327    17.946    genblk1[19].u_lstm_unit/data_in_bf_2_reg[7]_0[13]
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124    18.070 r  genblk1[19].u_lstm_unit/data_in_bf_1[5]_i_1__18/O
                         net (fo=1, routed)           0.000    18.070    genblk1[19].u_lstm_unit/data_in_bf_1[5]_i_1__18_n_0
    SLICE_X45Y88         FDCE                                         r  genblk1[19].u_lstm_unit/data_in_bf_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.475    19.512    genblk1[19].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y88         FDCE                                         r  genblk1[19].u_lstm_unit/data_in_bf_1_reg[5]/C
                         clock pessimism              0.358    19.869    
                         clock uncertainty           -0.035    19.834    
    SLICE_X45Y88         FDCE (Setup_fdce_C_D)        0.031    19.865    genblk1[19].u_lstm_unit/data_in_bf_1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 data_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[4].u_lstm_unit/data_in_bf_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.771ns  (logic 0.580ns (4.542%)  route 12.191ns (95.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 19.607 - 15.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.721     5.102    clk_IBUF_BUFG
    SLICE_X87Y92         FDRE                                         r  data_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  data_input_reg[15]/Q
                         net (fo=32, routed)         12.191    17.748    genblk1[4].u_lstm_unit/data_in_bf_2_reg[7]_0[15]
    SLICE_X26Y10         LUT5 (Prop_lut5_I4_O)        0.124    17.872 r  genblk1[4].u_lstm_unit/data_in_bf_1[7]_i_1__3/O
                         net (fo=1, routed)           0.000    17.872    genblk1[4].u_lstm_unit/data_in_bf_1[7]_i_1__3_n_0
    SLICE_X26Y10         FDCE                                         r  genblk1[4].u_lstm_unit/data_in_bf_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.570    19.607    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y10         FDCE                                         r  genblk1[4].u_lstm_unit/data_in_bf_1_reg[7]/C
                         clock pessimism              0.344    19.951    
                         clock uncertainty           -0.035    19.916    
    SLICE_X26Y10         FDCE (Setup_fdce_C_D)        0.079    19.995    genblk1[4].u_lstm_unit/data_in_bf_1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.295ns  (logic 1.455ns (11.835%)  route 10.840ns (88.165%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 19.612 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  current_bias_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]/Q
                         net (fo=139, routed)         2.413     8.149    current_bias_index[1]
    SLICE_X96Y144        LUT6 (Prop_lut6_I2_O)        0.124     8.273 r  pre_sum[0][29]_i_44/O
                         net (fo=1, routed)           0.000     8.273    pre_sum[0][29]_i_44_n_0
    SLICE_X96Y144        MUXF7 (Prop_muxf7_I0_O)      0.241     8.514 r  pre_sum_reg[0][29]_i_20/O
                         net (fo=1, routed)           0.000     8.514    pre_sum_reg[0][29]_i_20_n_0
    SLICE_X96Y144        MUXF8 (Prop_muxf8_I0_O)      0.098     8.612 r  pre_sum_reg[0][29]_i_8/O
                         net (fo=1, routed)           1.241     9.853    pre_sum_reg[0][29]_i_8_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.319    10.172 r  pre_sum[0][29]_i_3/O
                         net (fo=1, routed)           0.000    10.172    pre_sum[0][29]_i_3_n_0
    SLICE_X89Y142        MUXF7 (Prop_muxf7_I1_O)      0.217    10.389 r  pre_sum_reg[0][29]_i_1/O
                         net (fo=32, routed)          7.185    17.574    p_0_out[29]
    SLICE_X10Y15         FDRE                                         r  pre_sum_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.575    19.612    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  pre_sum_reg[5][29]/C
                         clock pessimism              0.344    19.956    
                         clock uncertainty           -0.035    19.921    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.191    19.730    pre_sum_reg[5][29]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                         -17.574    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.190ns  (logic 1.450ns (11.895%)  route 10.740ns (88.105%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 19.610 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  current_bias_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]/Q
                         net (fo=139, routed)         2.344     8.079    current_bias_index[1]
    SLICE_X96Y147        LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  pre_sum[0][28]_i_28/O
                         net (fo=1, routed)           0.000     8.203    pre_sum[0][28]_i_28_n_0
    SLICE_X96Y147        MUXF7 (Prop_muxf7_I0_O)      0.241     8.444 r  pre_sum_reg[0][28]_i_12/O
                         net (fo=1, routed)           0.000     8.444    pre_sum_reg[0][28]_i_12_n_0
    SLICE_X96Y147        MUXF8 (Prop_muxf8_I0_O)      0.098     8.542 r  pre_sum_reg[0][28]_i_4/O
                         net (fo=1, routed)           1.428     9.971    pre_sum_reg[0][28]_i_4_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.319    10.290 r  pre_sum[0][28]_i_2/O
                         net (fo=1, routed)           0.000    10.290    pre_sum[0][28]_i_2_n_0
    SLICE_X87Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    10.502 r  pre_sum_reg[0][28]_i_1/O
                         net (fo=32, routed)          6.968    17.470    p_0_out[28]
    SLICE_X11Y17         FDRE                                         r  pre_sum_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.573    19.610    clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  pre_sum_reg[5][28]/C
                         clock pessimism              0.344    19.954    
                         clock uncertainty           -0.035    19.919    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)       -0.237    19.682    pre_sum_reg[5][28]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                         -17.470    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[5][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 1.424ns (11.666%)  route 10.782ns (88.334%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 19.612 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  current_bias_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]_rep/Q
                         net (fo=128, routed)         2.210     7.946    current_bias_index_reg[1]_rep_n_0
    SLICE_X103Y140       LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  pre_sum[0][24]_i_51/O
                         net (fo=1, routed)           0.000     8.070    pre_sum[0][24]_i_51_n_0
    SLICE_X103Y140       MUXF7 (Prop_muxf7_I1_O)      0.217     8.287 r  pre_sum_reg[0][24]_i_23/O
                         net (fo=1, routed)           0.000     8.287    pre_sum_reg[0][24]_i_23_n_0
    SLICE_X103Y140       MUXF8 (Prop_muxf8_I1_O)      0.094     8.381 r  pre_sum_reg[0][24]_i_9/O
                         net (fo=1, routed)           0.925     9.305    pre_sum_reg[0][24]_i_9_n_0
    SLICE_X97Y139        LUT6 (Prop_lut6_I1_O)        0.316     9.621 r  pre_sum[0][24]_i_3/O
                         net (fo=1, routed)           0.000     9.621    pre_sum[0][24]_i_3_n_0
    SLICE_X97Y139        MUXF7 (Prop_muxf7_I1_O)      0.217     9.838 r  pre_sum_reg[0][24]_i_1/O
                         net (fo=32, routed)          7.647    17.486    p_0_out[24]
    SLICE_X10Y15         FDRE                                         r  pre_sum_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.575    19.612    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  pre_sum_reg[5][24]/C
                         clock pessimism              0.344    19.956    
                         clock uncertainty           -0.035    19.921    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.203    19.718    pre_sum_reg[5][24]
  -------------------------------------------------------------------
                         required time                         19.718    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.135ns  (logic 1.450ns (11.949%)  route 10.685ns (88.051%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 19.608 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  current_bias_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]/Q
                         net (fo=139, routed)         2.344     8.079    current_bias_index[1]
    SLICE_X96Y147        LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  pre_sum[0][28]_i_28/O
                         net (fo=1, routed)           0.000     8.203    pre_sum[0][28]_i_28_n_0
    SLICE_X96Y147        MUXF7 (Prop_muxf7_I0_O)      0.241     8.444 r  pre_sum_reg[0][28]_i_12/O
                         net (fo=1, routed)           0.000     8.444    pre_sum_reg[0][28]_i_12_n_0
    SLICE_X96Y147        MUXF8 (Prop_muxf8_I0_O)      0.098     8.542 r  pre_sum_reg[0][28]_i_4/O
                         net (fo=1, routed)           1.428     9.971    pre_sum_reg[0][28]_i_4_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.319    10.290 r  pre_sum[0][28]_i_2/O
                         net (fo=1, routed)           0.000    10.290    pre_sum[0][28]_i_2_n_0
    SLICE_X87Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    10.502 r  pre_sum_reg[0][28]_i_1/O
                         net (fo=32, routed)          6.912    17.414    p_0_out[28]
    SLICE_X11Y31         FDRE                                         r  pre_sum_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.571    19.608    clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  pre_sum_reg[7][28]/C
                         clock pessimism              0.344    19.952    
                         clock uncertainty           -0.035    19.917    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)       -0.256    19.661    pre_sum_reg[7][28]
  -------------------------------------------------------------------
                         required time                         19.661    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.236ns  (logic 1.462ns (11.948%)  route 10.774ns (88.052%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 19.688 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  current_bias_index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.847     7.582    current_bias_index_reg[1]_rep__1_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I2_O)        0.124     7.706 r  pre_sum[0][18]_i_49/O
                         net (fo=1, routed)           0.000     7.706    pre_sum[0][18]_i_49_n_0
    SLICE_X88Y144        MUXF7 (Prop_muxf7_I1_O)      0.245     7.951 r  pre_sum_reg[0][18]_i_22/O
                         net (fo=1, routed)           0.000     7.951    pre_sum_reg[0][18]_i_22_n_0
    SLICE_X88Y144        MUXF8 (Prop_muxf8_I0_O)      0.104     8.055 r  pre_sum_reg[0][18]_i_9/O
                         net (fo=1, routed)           1.004     9.059    pre_sum_reg[0][18]_i_9_n_0
    SLICE_X83Y140        LUT6 (Prop_lut6_I1_O)        0.316     9.375 r  pre_sum[0][18]_i_3/O
                         net (fo=1, routed)           0.000     9.375    pre_sum[0][18]_i_3_n_0
    SLICE_X83Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     9.592 r  pre_sum_reg[0][18]_i_1/O
                         net (fo=32, routed)          7.924    17.516    p_0_out[18]
    SLICE_X4Y16          FDRE                                         r  pre_sum_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.651    19.688    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  pre_sum_reg[5][18]/C
                         clock pessimism              0.344    20.032    
                         clock uncertainty           -0.035    19.997    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.233    19.764    pre_sum_reg[5][18]
  -------------------------------------------------------------------
                         required time                         19.764    
                         arrival time                         -17.516    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 current_bias_index_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pre_sum_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 1.424ns (11.783%)  route 10.661ns (88.217%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 19.610 - 15.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.899     5.280    clk_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  current_bias_index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.456     5.736 r  current_bias_index_reg[1]_rep/Q
                         net (fo=128, routed)         2.210     7.946    current_bias_index_reg[1]_rep_n_0
    SLICE_X103Y140       LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  pre_sum[0][24]_i_51/O
                         net (fo=1, routed)           0.000     8.070    pre_sum[0][24]_i_51_n_0
    SLICE_X103Y140       MUXF7 (Prop_muxf7_I1_O)      0.217     8.287 r  pre_sum_reg[0][24]_i_23/O
                         net (fo=1, routed)           0.000     8.287    pre_sum_reg[0][24]_i_23_n_0
    SLICE_X103Y140       MUXF8 (Prop_muxf8_I1_O)      0.094     8.381 r  pre_sum_reg[0][24]_i_9/O
                         net (fo=1, routed)           0.925     9.305    pre_sum_reg[0][24]_i_9_n_0
    SLICE_X97Y139        LUT6 (Prop_lut6_I1_O)        0.316     9.621 r  pre_sum[0][24]_i_3/O
                         net (fo=1, routed)           0.000     9.621    pre_sum[0][24]_i_3_n_0
    SLICE_X97Y139        MUXF7 (Prop_muxf7_I1_O)      0.217     9.838 r  pre_sum_reg[0][24]_i_1/O
                         net (fo=32, routed)          7.526    17.364    p_0_out[24]
    SLICE_X23Y14         FDRE                                         r  pre_sum_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.573    19.610    clk_IBUF_BUFG
    SLICE_X23Y14         FDRE                                         r  pre_sum_reg[4][24]/C
                         clock pessimism              0.344    19.954    
                         clock uncertainty           -0.035    19.919    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)       -0.256    19.663    pre_sum_reg[4][24]
  -------------------------------------------------------------------
                         required time                         19.663    
                         arrival time                         -17.364    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 data_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[16].u_lstm_unit/data_in_bf_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        12.541ns  (logic 0.642ns (5.119%)  route 11.899ns (94.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 19.496 - 15.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.720     5.101    clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  data_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  data_input_reg[13]/Q
                         net (fo=32, routed)         11.899    17.518    genblk1[16].u_lstm_unit/data_in_bf_2_reg[7]_0[13]
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124    17.642 r  genblk1[16].u_lstm_unit/data_in_bf_1[5]_i_1__15/O
                         net (fo=1, routed)           0.000    17.642    genblk1[16].u_lstm_unit/data_in_bf_1[5]_i_1__15_n_0
    SLICE_X51Y83         FDCE                                         r  genblk1[16].u_lstm_unit/data_in_bf_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U14                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    15.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.459    19.496    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y83         FDCE                                         r  genblk1[16].u_lstm_unit/data_in_bf_1_reg[5]/C
                         clock pessimism              0.458    19.954    
                         clock uncertainty           -0.035    19.918    
    SLICE_X51Y83         FDCE (Setup_fdce_C_D)        0.031    19.949    genblk1[16].u_lstm_unit/data_in_bf_1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -17.642    
  -------------------------------------------------------------------
                         slack                                  2.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 genblk1[16].u_lstm_unit/pre_sum_bf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[16].u_lstm_unit/u_mac/prev_sum_bf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.546     1.548    genblk1[16].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y79         FDCE                                         r  genblk1[16].u_lstm_unit/pre_sum_bf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  genblk1[16].u_lstm_unit/pre_sum_bf_reg[11]/Q
                         net (fo=1, routed)           0.217     1.906    genblk1[16].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[11]
    SLICE_X53Y81         FDCE                                         r  genblk1[16].u_lstm_unit/u_mac/prev_sum_bf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.811     2.063    genblk1[16].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X53Y81         FDCE                                         r  genblk1[16].u_lstm_unit/u_mac/prev_sum_bf_reg[11]/C
                         clock pessimism             -0.255     1.808    
    SLICE_X53Y81         FDCE (Hold_fdce_C_D)         0.070     1.878    genblk1[16].u_lstm_unit/u_mac/prev_sum_bf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pre_sum_reg[23][27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[23].u_lstm_unit/pre_sum_bf_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.749%)  route 0.148ns (44.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.635     1.637    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pre_sum_reg[23][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.778 r  pre_sum_reg[23][27]/Q
                         net (fo=1, routed)           0.148     1.926    genblk1[23].u_lstm_unit/pre_sum_bf_reg[31]_0[27]
    SLICE_X50Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.971 r  genblk1[23].u_lstm_unit/pre_sum_bf[27]_i_1__22/O
                         net (fo=1, routed)           0.000     1.971    genblk1[23].u_lstm_unit/pre_sum_bf[27]
    SLICE_X50Y99         FDCE                                         r  genblk1[23].u_lstm_unit/pre_sum_bf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.821     2.073    genblk1[23].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  genblk1[23].u_lstm_unit/pre_sum_bf_reg[27]/C
                         clock pessimism             -0.255     1.818    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.120     1.938    genblk1[23].u_lstm_unit/pre_sum_bf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 genblk1[24].u_lstm_unit/cell_update_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[24].u_lstm_unit/data_in_bf_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.000%)  route 0.164ns (42.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.586     1.588    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  genblk1[24].u_lstm_unit/cell_update_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.128     1.716 r  genblk1[24].u_lstm_unit/cell_update_reg[6]/Q
                         net (fo=1, routed)           0.164     1.880    genblk1[24].u_lstm_unit/cell_update[6]
    SLICE_X60Y50         LUT5 (Prop_lut5_I1_O)        0.098     1.978 r  genblk1[24].u_lstm_unit/data_in_bf_1[6]_i_1__23/O
                         net (fo=1, routed)           0.000     1.978    genblk1[24].u_lstm_unit/data_in_bf_1[6]_i_1__23_n_0
    SLICE_X60Y50         FDCE                                         r  genblk1[24].u_lstm_unit/data_in_bf_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.849     2.101    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  genblk1[24].u_lstm_unit/data_in_bf_1_reg[6]/C
                         clock pessimism             -0.250     1.851    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.092     1.943    genblk1[24].u_lstm_unit/data_in_bf_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 genblk1[14].u_lstm_unit/u_mac/out_temp_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[14].u_lstm_unit/accu_cell_bf_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.281%)  route 0.234ns (55.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.553     1.555    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X47Y29         FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/out_temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  genblk1[14].u_lstm_unit/u_mac/out_temp_reg[21]/Q
                         net (fo=3, routed)           0.234     1.930    genblk1[14].u_lstm_unit/u_mac/mac_result[21]
    SLICE_X50Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  genblk1[14].u_lstm_unit/u_mac/accu_cell_bf[21]_i_1__13/O
                         net (fo=1, routed)           0.000     1.975    genblk1[14].u_lstm_unit/accu_cell_bf[21]
    SLICE_X50Y33         FDRE                                         r  genblk1[14].u_lstm_unit/accu_cell_bf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.818     2.070    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  genblk1[14].u_lstm_unit/accu_cell_bf_reg[21]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.120     1.935    genblk1[14].u_lstm_unit/accu_cell_bf_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 genblk1[31].u_lstm_unit/accu_bf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[31].u_lstm_unit/accu_cell_bf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.762%)  route 0.212ns (53.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.559     1.561    genblk1[31].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  genblk1[31].u_lstm_unit/accu_bf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  genblk1[31].u_lstm_unit/accu_bf_reg[4]/Q
                         net (fo=3, routed)           0.212     1.914    genblk1[31].u_lstm_unit/u_mac/accu_cell_bf_reg[31]_0[4]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.959 r  genblk1[31].u_lstm_unit/u_mac/accu_cell_bf[4]_i_1__30/O
                         net (fo=1, routed)           0.000     1.959    genblk1[31].u_lstm_unit/accu_cell_bf[4]
    SLICE_X49Y48         FDRE                                         r  genblk1[31].u_lstm_unit/accu_cell_bf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.830     2.082    genblk1[31].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  genblk1[31].u_lstm_unit/accu_cell_bf_reg[4]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     1.918    genblk1[31].u_lstm_unit/accu_cell_bf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/prev_cell_bf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[2].u_lstm_unit/data_in_bf_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.472%)  route 0.223ns (54.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.557     1.559    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  genblk1[2].u_lstm_unit/prev_cell_bf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  genblk1[2].u_lstm_unit/prev_cell_bf_reg[6]/Q
                         net (fo=1, routed)           0.223     1.923    genblk1[2].u_lstm_unit/u_tanh/data_in_bf_0_reg[6]
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  genblk1[2].u_lstm_unit/u_tanh/data_in_bf_0[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.968    genblk1[2].u_lstm_unit/data_in_bf_0[6]
    SLICE_X49Y8          FDCE                                         r  genblk1[2].u_lstm_unit/data_in_bf_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.828     2.080    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y8          FDCE                                         r  genblk1[2].u_lstm_unit/data_in_bf_0_reg[6]/C
                         clock pessimism             -0.255     1.825    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.092     1.917    genblk1[2].u_lstm_unit/data_in_bf_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 genblk1[31].u_lstm_unit/data_in_bf_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[31].u_lstm_unit/u_mac/data_in_bf_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.203%)  route 0.238ns (62.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.563     1.565    genblk1[31].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  genblk1[31].u_lstm_unit/data_in_bf_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  genblk1[31].u_lstm_unit/data_in_bf_1_reg[2]/Q
                         net (fo=1, routed)           0.238     1.944    genblk1[31].u_lstm_unit/u_mac/data_in_bf_1_reg[7]_0[2]
    SLICE_X38Y50         FDCE                                         r  genblk1[31].u_lstm_unit/u_mac/data_in_bf_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.825     2.077    genblk1[31].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  genblk1[31].u_lstm_unit/u_mac/data_in_bf_1_reg[2]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.063     1.890    genblk1[31].u_lstm_unit/u_mac/data_in_bf_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 genblk1[31].u_lstm_unit/u_mac/out_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[31].u_lstm_unit/accu_cell_bf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.139%)  route 0.217ns (53.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.563     1.565    genblk1[31].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X43Y48         FDCE                                         r  genblk1[31].u_lstm_unit/u_mac/out_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  genblk1[31].u_lstm_unit/u_mac/out_temp_reg[12]/Q
                         net (fo=3, routed)           0.217     1.923    genblk1[31].u_lstm_unit/u_mac/mac_result[12]
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  genblk1[31].u_lstm_unit/u_mac/accu_cell_bf[12]_i_1__30/O
                         net (fo=1, routed)           0.000     1.968    genblk1[31].u_lstm_unit/accu_cell_bf[12]
    SLICE_X51Y47         FDRE                                         r  genblk1[31].u_lstm_unit/accu_cell_bf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.826     2.078    genblk1[31].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y47         FDRE                                         r  genblk1[31].u_lstm_unit/accu_cell_bf_reg[12]/C
                         clock pessimism             -0.255     1.823    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.091     1.914    genblk1[31].u_lstm_unit/accu_cell_bf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 genblk1[24].u_lstm_unit/weights_bf_0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[24].u_lstm_unit/u_mac/weights_bf_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.156%)  route 0.260ns (64.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.584     1.586    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X81Y51         FDCE                                         r  genblk1[24].u_lstm_unit/weights_bf_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y51         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  genblk1[24].u_lstm_unit/weights_bf_0_reg[5]/Q
                         net (fo=1, routed)           0.260     1.987    genblk1[24].u_lstm_unit/u_mac/weights_bf_0_reg[7]_0[5]
    SLICE_X80Y47         FDCE                                         r  genblk1[24].u_lstm_unit/u_mac/weights_bf_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.858     2.110    genblk1[24].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X80Y47         FDCE                                         r  genblk1[24].u_lstm_unit/u_mac/weights_bf_0_reg[5]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X80Y47         FDCE (Hold_fdce_C_D)         0.070     1.930    genblk1[24].u_lstm_unit/u_mac/weights_bf_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 genblk1[18].u_lstm_unit/u_mac/out_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[18].u_lstm_unit/accu_bf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.571%)  route 0.251ns (57.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.546     1.548    genblk1[18].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X39Y71         FDCE                                         r  genblk1[18].u_lstm_unit/u_mac/out_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  genblk1[18].u_lstm_unit/u_mac/out_temp_reg[17]/Q
                         net (fo=3, routed)           0.251     1.940    genblk1[18].u_lstm_unit/u_mac/mac_result[17]
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.985 r  genblk1[18].u_lstm_unit/u_mac/accu_bf[17]_i_1__17/O
                         net (fo=1, routed)           0.000     1.985    genblk1[18].u_lstm_unit/accu_bf[17]
    SLICE_X50Y71         FDCE                                         r  genblk1[18].u_lstm_unit/accu_bf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.808     2.060    genblk1[18].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y71         FDCE                                         r  genblk1[18].u_lstm_unit/accu_bf_reg[17]/C
                         clock pessimism             -0.255     1.805    
    SLICE_X50Y71         FDCE (Hold_fdce_C_D)         0.121     1.926    genblk1[18].u_lstm_unit/accu_bf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X101Y120  bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X54Y122   bias_bf_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X82Y119   bias_bf_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X54Y130   bias_bf_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X54Y130   bias_bf_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y124   bias_bf_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X81Y113   bias_bf_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X59Y136   bias_bf_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X60Y143   bias_bf_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X101Y120  bias_bf_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X101Y120  bias_bf_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y122   bias_bf_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y122   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X82Y119   bias_bf_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X82Y119   bias_bf_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X101Y120  bias_bf_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X101Y120  bias_bf_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y122   bias_bf_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y122   bias_bf_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X82Y119   bias_bf_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X82Y119   bias_bf_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000      SLICE_X54Y130   bias_bf_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           995 Endpoints
Min Delay           995 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[15].u_lstm_unit/accu_cell_bf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 1.312ns (16.449%)  route 6.664ns (83.550%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.722     5.103    genblk1[15].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X79Y29         FDRE                                         r  genblk1[15].u_lstm_unit/accu_cell_bf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDRE (Prop_fdre_C_Q)         0.456     5.559 f  genblk1[15].u_lstm_unit/accu_cell_bf_reg[12]/Q
                         net (fo=11, routed)          1.798     7.357    genblk1[15].u_lstm_unit/u_tanh/Q[12]
    SLICE_X82Y35         LUT2 (Prop_lut2_I1_O)        0.153     7.510 f  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[6]_i_28__11/O
                         net (fo=2, routed)           0.965     8.475    genblk1[15].u_lstm_unit/u_tanh/data_out_reg[6]_i_28__11_n_0
    SLICE_X82Y35         LUT6 (Prop_lut6_I5_O)        0.331     8.806 f  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[6]_i_18__14/O
                         net (fo=2, routed)           0.585     9.391    genblk1[15].u_lstm_unit/u_tanh/data_out_reg[6]_i_18__14_n_0
    SLICE_X83Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[5]_i_7__14/O
                         net (fo=7, routed)           1.457    10.971    genblk1[15].u_lstm_unit/u_tanh/data_out_reg[5]_i_7__14_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]_i_3__14/O
                         net (fo=1, routed)           1.168    12.263    genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]_i_3__14_n_0
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.387 r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__29/O
                         net (fo=1, routed)           0.691    13.078    genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__29_n_0
    SLICE_X82Y38         LDPE                                         r  genblk1[15].u_lstm_unit/u_tanh/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[17].u_lstm_unit/u_tanh/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 1.306ns (16.817%)  route 6.460ns (83.183%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.844     5.225    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/Q
                         net (fo=9, routed)           2.129     7.810    genblk1[17].u_lstm_unit/u_tanh/Q[1]
    SLICE_X45Y109        LUT4 (Prop_lut4_I1_O)        0.152     7.962 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_35__16/O
                         net (fo=2, routed)           0.752     8.714    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_35__16_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.040 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_26__16/O
                         net (fo=1, routed)           0.563     9.603    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_26__16_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124     9.727 f  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_12__16/O
                         net (fo=9, routed)           1.309    11.036    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_12__16_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.160 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[5]_i_4__16/O
                         net (fo=3, routed)           0.932    12.092    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[5]_i_4__16_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.124    12.216 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[4]_i_1__16/O
                         net (fo=1, routed)           0.774    12.990    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[4]_i_1__16_n_0
    SLICE_X39Y110        LDPE                                         r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].u_lstm_unit/accu_cell_bf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 1.312ns (16.743%)  route 6.524ns (83.257%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.750     5.131    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X21Y13         FDRE                                         r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[22]/Q
                         net (fo=22, routed)          1.904     7.490    genblk1[4].u_lstm_unit/u_tanh/Q[22]
    SLICE_X27Y7          LUT4 (Prop_lut4_I3_O)        0.152     7.642 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[7]_i_27__3/O
                         net (fo=2, routed)           1.271     8.913    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[7]_i_27__3_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.245 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_16__3/O
                         net (fo=1, routed)           1.100    10.345    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_16__3_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.469 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_7__7/O
                         net (fo=4, routed)           0.734    11.203    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_7__7_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.327 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]_i_5__3/O
                         net (fo=1, routed)           0.974    12.301    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]_i_5__3_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.124    12.425 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]_i_1__7/O
                         net (fo=1, routed)           0.541    12.966    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]_i_1__7_n_0
    SLICE_X29Y8          LDPE                                         r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].u_lstm_unit/accu_cell_bf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 2.646ns (33.818%)  route 5.178ns (66.182%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.747     5.128    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[5]/Q
                         net (fo=10, routed)          2.023     7.606    genblk1[4].u_lstm_unit/u_tanh/Q[5]
    SLICE_X22Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_70__3/O
                         net (fo=1, routed)           0.000     7.730    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_70__3_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.106 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_60__2/CO[3]
                         net (fo=1, routed)           0.000     8.106    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_60__2_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_50__2/CO[3]
                         net (fo=1, routed)           0.000     8.223    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_50__2_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.340 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_40__2/CO[3]
                         net (fo=1, routed)           0.000     8.340    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_40__2_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.457 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_30__2/CO[3]
                         net (fo=1, routed)           0.000     8.457    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_30__2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.574 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_20__2/CO[3]
                         net (fo=1, routed)           0.000     8.574    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_20__2_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.691 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.691    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_10__2_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.014 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_6__3/O[1]
                         net (fo=6, routed)           1.617    10.631    genblk1[4].u_lstm_unit/u_tanh/p_0_in[1]
    SLICE_X27Y8          LUT5 (Prop_lut5_I2_O)        0.332    10.963 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_15__3/O
                         net (fo=1, routed)           0.578    11.541    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_15__3_n_0
    SLICE_X27Y9          LUT3 (Prop_lut3_I2_O)        0.326    11.867 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_6__7/O
                         net (fo=1, routed)           0.961    12.828    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_6__7_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.124    12.952 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_1__7/O
                         net (fo=1, routed)           0.000    12.952    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]_i_1__7_n_0
    SLICE_X29Y8          LDPE                                         r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].u_lstm_unit/accu_cell_bf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 2.412ns (30.873%)  route 5.401ns (69.127%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.750     5.131    genblk1[4].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X24Y2          FDRE                                         r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  genblk1[4].u_lstm_unit/accu_cell_bf_reg[11]/Q
                         net (fo=13, routed)          1.902     7.488    genblk1[4].u_lstm_unit/u_tanh/Q[11]
    SLICE_X26Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.612 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_56__3/O
                         net (fo=1, routed)           0.000     7.612    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_56__3_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.988 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__3/CO[3]
                         net (fo=1, routed)           0.000     7.988    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__3_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.105 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__3/CO[3]
                         net (fo=1, routed)           0.000     8.105    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.222 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__3/CO[3]
                         net (fo=1, routed)           0.000     8.222    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__3_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.339 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000     8.339    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__3_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.662 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[5]_i_9__2/O[1]
                         net (fo=6, routed)           1.034     9.696    genblk1[4].u_lstm_unit/u_tanh/data_out10_out[25]
    SLICE_X28Y8          LUT3 (Prop_lut3_I1_O)        0.332    10.028 f  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_5__3/O
                         net (fo=1, routed)           0.998    11.027    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_5__3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.326    11.353 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_2__7/O
                         net (fo=1, routed)           0.682    12.035    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_2__7_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I2_O)        0.124    12.159 r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.784    12.943    genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]_i_1__3_n_0
    SLICE_X29Y8          LDPE                                         r  genblk1[4].u_lstm_unit/u_tanh/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 1.306ns (16.940%)  route 6.403ns (83.060%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.844     5.225    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  genblk1[17].u_lstm_unit/accu_cell_bf_reg[1]/Q
                         net (fo=9, routed)           2.129     7.810    genblk1[17].u_lstm_unit/u_tanh/Q[1]
    SLICE_X45Y109        LUT4 (Prop_lut4_I1_O)        0.152     7.962 f  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_35__16/O
                         net (fo=2, routed)           0.944     8.906    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[7]_i_35__16_n_0
    SLICE_X46Y111        LUT6 (Prop_lut6_I4_O)        0.326     9.232 f  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[6]_i_16__16/O
                         net (fo=1, routed)           1.095    10.328    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[6]_i_16__16_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I2_O)        0.124    10.452 f  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[6]_i_7__33/O
                         net (fo=4, routed)           0.613    11.065    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[6]_i_7__33_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.189 f  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]_i_5__16/O
                         net (fo=1, routed)           1.121    12.310    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]_i_5__16_n_0
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.124    12.434 r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]_i_1__33/O
                         net (fo=1, routed)           0.500    12.934    genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]_i_1__33_n_0
    SLICE_X39Y110        LDPE                                         r  genblk1[17].u_lstm_unit/u_tanh/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/accu_cell_bf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 2.585ns (32.736%)  route 5.311ns (67.264%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.657     5.038    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  genblk1[2].u_lstm_unit/accu_cell_bf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.456     5.494 r  genblk1[2].u_lstm_unit/accu_cell_bf_reg[3]/Q
                         net (fo=11, routed)          1.471     6.965    genblk1[2].u_lstm_unit/u_tanh/Q[3]
    SLICE_X52Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_76__0/O
                         net (fo=1, routed)           0.000     7.089    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_76__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.639 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_65__1/CO[3]
                         net (fo=1, routed)           0.000     7.639    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_65__1_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_55__1/CO[3]
                         net (fo=1, routed)           0.000     7.753    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_55__1_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__1/CO[3]
                         net (fo=1, routed)           0.000     7.867    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__1_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__1/CO[3]
                         net (fo=1, routed)           0.000     7.981    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__1_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__1/CO[3]
                         net (fo=1, routed)           0.000     8.095    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     8.209    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.543 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[5]_i_9__0/O[1]
                         net (fo=6, routed)           1.062     9.605    genblk1[2].u_lstm_unit/u_tanh/data_out10_out[25]
    SLICE_X55Y8          LUT4 (Prop_lut4_I2_O)        0.303     9.908 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__1/O
                         net (fo=1, routed)           0.797    10.706    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__1_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__1/O
                         net (fo=1, routed)           1.038    11.867    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__1_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.991 r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.943    12.934    genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__3_n_0
    SLICE_X50Y8          LDPE                                         r  genblk1[2].u_lstm_unit/u_tanh/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            out_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 3.193ns (40.556%)  route 4.680ns (59.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.656     5.037    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  out_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.456     5.493 r  out_data_reg[29]/Q
                         net (fo=1, routed)           4.680    10.172    out_data_OBUF[29]
    Y14                  OBUF (Prop_obuf_I_O)         2.737    12.909 r  out_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.909    out_data[29]
    Y14                                                               r  out_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[23].u_lstm_unit/accu_cell_bf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 2.041ns (26.838%)  route 5.564ns (73.162%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.904     5.285    genblk1[23].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  genblk1[23].u_lstm_unit/accu_cell_bf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518     5.803 r  genblk1[23].u_lstm_unit/accu_cell_bf_reg[22]/Q
                         net (fo=22, routed)          2.319     8.121    genblk1[23].u_lstm_unit/u_tanh/Q[22]
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[5]_i_29__19/O
                         net (fo=1, routed)           0.000     8.245    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[5]_i_29__19_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.777 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__22/CO[3]
                         net (fo=1, routed)           0.000     8.777    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__22_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.090 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[5]_i_9__19/O[3]
                         net (fo=4, routed)           0.996    10.086    genblk1[23].u_lstm_unit/u_tanh/data_out10_out[27]
    SLICE_X62Y99         LUT4 (Prop_lut4_I0_O)        0.306    10.392 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__22/O
                         net (fo=1, routed)           0.655    11.047    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__22_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.171 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__22/O
                         net (fo=1, routed)           0.809    11.981    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__22_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.105 r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__45/O
                         net (fo=1, routed)           0.785    12.889    genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__45_n_0
    SLICE_X59Y98         LDPE                                         r  genblk1[23].u_lstm_unit/u_tanh/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[25].u_lstm_unit/accu_cell_bf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 2.323ns (30.163%)  route 5.379ns (69.837%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.786     5.167    genblk1[25].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X105Y51        FDRE                                         r  genblk1[25].u_lstm_unit/accu_cell_bf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDRE (Prop_fdre_C_Q)         0.456     5.623 r  genblk1[25].u_lstm_unit/accu_cell_bf_reg[4]/Q
                         net (fo=11, routed)          1.900     7.522    genblk1[25].u_lstm_unit/u_tanh/Q[4]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.124     7.646 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_69__21/O
                         net (fo=1, routed)           0.000     7.646    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_69__21_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.159 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_55__24/CO[3]
                         net (fo=1, routed)           0.000     8.159    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_55__24_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__24/CO[3]
                         net (fo=1, routed)           0.000     8.276    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_45__24_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.393 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__24/CO[3]
                         net (fo=1, routed)           0.000     8.393    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_35__24_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__24/CO[3]
                         net (fo=1, routed)           0.000     8.510    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_25__24_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.627 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__24/CO[3]
                         net (fo=1, routed)           0.000     8.627    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_15__24_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.846 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[5]_i_9__21/O[0]
                         net (fo=7, routed)           0.891     9.737    genblk1[25].u_lstm_unit/u_tanh/data_out10_out[24]
    SLICE_X113Y62        LUT4 (Prop_lut4_I1_O)        0.295    10.032 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__24/O
                         net (fo=1, routed)           0.789    10.821    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_5__24_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.124    10.945 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__24/O
                         net (fo=1, routed)           0.803    11.748    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_2__24_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I2_O)        0.124    11.872 r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__49/O
                         net (fo=1, routed)           0.996    12.868    genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]_i_1__49_n_0
    SLICE_X107Y61        LDPE                                         r  genblk1[25].u_lstm_unit/u_tanh/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[21].u_lstm_unit/accu_bf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.317%)  route 0.144ns (43.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.571     1.573    genblk1[21].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y60         FDCE                                         r  genblk1[21].u_lstm_unit/accu_bf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  genblk1[21].u_lstm_unit/accu_bf_reg[31]/Q
                         net (fo=13, routed)          0.144     1.858    genblk1[21].u_lstm_unit/u_sigmoid/Q[12]
    SLICE_X26Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[0]_i_1__42/O
                         net (fo=1, routed)           0.000     1.903    genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[0]_i_1__42_n_0
    SLICE_X26Y60         LDCE                                         r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/accu_bf_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.813%)  route 0.160ns (46.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.560     1.562    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y10         FDCE                                         r  genblk1[2].u_lstm_unit/accu_bf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDCE (Prop_fdce_C_Q)         0.141     1.703 f  genblk1[2].u_lstm_unit/accu_bf_reg[30]/Q
                         net (fo=14, routed)          0.160     1.863    genblk1[2].u_lstm_unit/u_sigmoid/Q[11]
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.908    genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[3]_i_1__4_n_0
    SLICE_X40Y10         LDCE                                         r  genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[21].u_lstm_unit/accu_bf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.991%)  route 0.172ns (48.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.571     1.573    genblk1[21].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y60         FDCE                                         r  genblk1[21].u_lstm_unit/accu_bf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDCE (Prop_fdce_C_Q)         0.141     1.714 f  genblk1[21].u_lstm_unit/accu_bf_reg[31]/Q
                         net (fo=13, routed)          0.172     1.886    genblk1[21].u_lstm_unit/u_sigmoid/Q[12]
    SLICE_X26Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__42/O
                         net (fo=1, routed)           0.000     1.931    genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__42_n_0
    SLICE_X26Y60         LDCE                                         r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/accu_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.453%)  route 0.206ns (52.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.560     1.562    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y10         FDCE                                         r  genblk1[2].u_lstm_unit/accu_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  genblk1[2].u_lstm_unit/accu_bf_reg[27]/Q
                         net (fo=8, routed)           0.206     1.909    genblk1[2].u_lstm_unit/u_sigmoid/Q[8]
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.954    genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__4_n_0
    SLICE_X40Y10         LDCE                                         r  genblk1[2].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[29].u_lstm_unit/accu_bf_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.473%)  route 0.155ns (42.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.594     1.596    genblk1[29].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X90Y73         FDCE                                         r  genblk1[29].u_lstm_unit/accu_bf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDCE (Prop_fdce_C_Q)         0.164     1.760 r  genblk1[29].u_lstm_unit/accu_bf_reg[28]/Q
                         net (fo=9, routed)           0.155     1.915    genblk1[29].u_lstm_unit/u_sigmoid/Q[9]
    SLICE_X90Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[3]_i_1__58/O
                         net (fo=1, routed)           0.000     1.960    genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[3]_i_1__58_n_0
    SLICE_X90Y72         LDCE                                         r  genblk1[29].u_lstm_unit/u_sigmoid/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].u_lstm_unit/accu_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.073%)  route 0.193ns (50.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.580     1.582    genblk1[1].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X29Y27         FDCE                                         r  genblk1[1].u_lstm_unit/accu_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.723 r  genblk1[1].u_lstm_unit/accu_bf_reg[27]/Q
                         net (fo=8, routed)           0.193     1.916    genblk1[1].u_lstm_unit/u_sigmoid/Q[8]
    SLICE_X26Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__32/O
                         net (fo=1, routed)           0.000     1.961    genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__32_n_0
    SLICE_X26Y26         LDCE                                         r  genblk1[1].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].u_lstm_unit/accu_bf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.870%)  route 0.211ns (53.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.579     1.581    genblk1[11].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X73Y29         FDCE                                         r  genblk1[11].u_lstm_unit/accu_bf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.141     1.722 f  genblk1[11].u_lstm_unit/accu_bf_reg[31]/Q
                         net (fo=13, routed)          0.211     1.933    genblk1[11].u_lstm_unit/u_sigmoid/Q[12]
    SLICE_X76Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.978 r  genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__22/O
                         net (fo=1, routed)           0.000     1.978    genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[1]_i_1__22_n_0
    SLICE_X76Y28         LDCE                                         r  genblk1[11].u_lstm_unit/u_sigmoid/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].u_lstm_unit/accu_bf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.357%)  route 0.207ns (52.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.588     1.590    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  genblk1[5].u_lstm_unit/accu_bf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  genblk1[5].u_lstm_unit/accu_bf_reg[31]/Q
                         net (fo=13, routed)          0.207     1.938    genblk1[5].u_lstm_unit/u_sigmoid/Q[12]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.983 r  genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_1__10/O
                         net (fo=1, routed)           0.000     1.983    genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]_i_1__10_n_0
    SLICE_X10Y18         LDCE                                         r  genblk1[5].u_lstm_unit/u_sigmoid/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[21].u_lstm_unit/accu_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.025%)  route 0.227ns (54.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.573     1.575    genblk1[21].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y62         FDCE                                         r  genblk1[21].u_lstm_unit/accu_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  genblk1[21].u_lstm_unit/accu_bf_reg[27]/Q
                         net (fo=8, routed)           0.227     1.943    genblk1[21].u_lstm_unit/u_sigmoid/Q[8]
    SLICE_X26Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__52/O
                         net (fo=1, routed)           0.000     1.988    genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__52_n_0
    SLICE_X26Y60         LDCE                                         r  genblk1[21].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[24].u_lstm_unit/accu_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.268%)  route 0.216ns (53.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.589     1.591    genblk1[24].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X78Y49         FDCE                                         r  genblk1[24].u_lstm_unit/accu_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  genblk1[24].u_lstm_unit/accu_bf_reg[27]/Q
                         net (fo=8, routed)           0.160     1.892    genblk1[24].u_lstm_unit/u_sigmoid/Q[8]
    SLICE_X81Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__55/O
                         net (fo=1, routed)           0.056     1.993    genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[2]_i_1__55_n_0
    SLICE_X80Y49         LDCE                                         r  genblk1[24].u_lstm_unit/u_sigmoid/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         37845 Endpoints
Min Delay         37845 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.621ns  (logic 1.089ns (1.957%)  route 54.532ns (98.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.890    55.621    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X28Y105        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.621ns  (logic 1.089ns (1.957%)  route 54.532ns (98.043%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.890    55.621    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X28Y105        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.616ns  (logic 1.089ns (1.958%)  route 54.528ns (98.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.885    55.617    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X29Y105        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X29Y105        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/weights_bf_0_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.449ns  (logic 1.089ns (1.963%)  route 54.360ns (98.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.717    55.449    genblk1[17].u_lstm_unit/prev_sum_bf_reg[0]
    SLICE_X28Y108        FDCE                                         f  genblk1[17].u_lstm_unit/weights_bf_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.698     4.735    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y108        FDCE                                         r  genblk1[17].u_lstm_unit/weights_bf_0_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/weights_bf_1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.449ns  (logic 1.089ns (1.963%)  route 54.360ns (98.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.717    55.449    genblk1[17].u_lstm_unit/prev_sum_bf_reg[0]
    SLICE_X28Y108        FDCE                                         f  genblk1[17].u_lstm_unit/weights_bf_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.698     4.735    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y108        FDCE                                         r  genblk1[17].u_lstm_unit/weights_bf_1_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/weights_bf_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.449ns  (logic 1.089ns (1.963%)  route 54.360ns (98.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.717    55.449    genblk1[17].u_lstm_unit/prev_sum_bf_reg[0]
    SLICE_X28Y108        FDCE                                         f  genblk1[17].u_lstm_unit/weights_bf_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.698     4.735    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y108        FDCE                                         r  genblk1[17].u_lstm_unit/weights_bf_1_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.334ns  (logic 1.089ns (1.968%)  route 54.245ns (98.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.603    55.334    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X28Y106        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X28Y106        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/weights_bf_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.307ns  (logic 1.089ns (1.968%)  route 54.218ns (98.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.576    55.307    genblk1[17].u_lstm_unit/prev_sum_bf_reg[0]
    SLICE_X28Y107        FDCE                                         f  genblk1[17].u_lstm_unit/weights_bf_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.698     4.735    genblk1[17].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  genblk1[17].u_lstm_unit/weights_bf_1_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_0_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.022ns  (logic 1.089ns (1.979%)  route 53.933ns (98.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.291    55.022    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X31Y106        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X31Y106        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_0_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        55.022ns  (logic 1.089ns (1.979%)  route 53.933ns (98.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=802, routed)         4.642     5.607    genblk1[20].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y77        LUT1 (Prop_lut1_I0_O)        0.124     5.731 f  genblk1[20].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=7772, routed)       49.291    55.022    genblk1[17].u_lstm_unit/u_mac/prev_sum_bf_reg[0]_0
    SLICE_X31Y106        FDCE                                         f  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       1.699     4.736    genblk1[17].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X31Y106        FDCE                                         r  genblk1[17].u_lstm_unit/u_mac/weights_bf_1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[0].u_lstm_unit/u_tanh/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[0].u_lstm_unit/cell_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.376%)  route 0.108ns (40.624%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         LDPE                         0.000     0.000 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[3]/G
    SLICE_X13Y48         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[3]/Q
                         net (fo=2, routed)           0.108     0.266    genblk1[0].u_lstm_unit/cell_update_bf[3]
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.866     2.118    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[3]/C

Slack:                    inf
  Source:                 genblk1[0].u_lstm_unit/u_tanh/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[0].u_lstm_unit/cell_update_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.158ns (58.640%)  route 0.111ns (41.360%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         LDPE                         0.000     0.000 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[5]/G
    SLICE_X13Y49         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[5]/Q
                         net (fo=2, routed)           0.111     0.269    genblk1[0].u_lstm_unit/cell_update_bf[5]
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.866     2.118    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[5]/C

Slack:                    inf
  Source:                 genblk1[20].u_lstm_unit/u_tanh/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[20].u_lstm_unit/cell_update_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.476%)  route 0.112ns (41.524%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         LDPE                         0.000     0.000 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[5]/G
    SLICE_X84Y88         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[5]/Q
                         net (fo=2, routed)           0.112     0.270    genblk1[20].u_lstm_unit/cell_update_bf[5]
    SLICE_X82Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.848     2.100    genblk1[20].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[5]/C

Slack:                    inf
  Source:                 genblk1[20].u_lstm_unit/u_tanh/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[20].u_lstm_unit/cell_update_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.471%)  route 0.112ns (41.529%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         LDPE                         0.000     0.000 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[4]/G
    SLICE_X84Y88         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[4]/Q
                         net (fo=2, routed)           0.112     0.270    genblk1[20].u_lstm_unit/cell_update_bf[4]
    SLICE_X82Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.848     2.100    genblk1[20].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[4]/C

Slack:                    inf
  Source:                 genblk1[0].u_lstm_unit/u_tanh/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[0].u_lstm_unit/cell_update_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.423%)  route 0.112ns (41.577%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         LDPE                         0.000     0.000 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[6]/G
    SLICE_X13Y49         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[0].u_lstm_unit/u_tanh/data_out_reg[6]/Q
                         net (fo=2, routed)           0.112     0.270    genblk1[0].u_lstm_unit/cell_update_bf[6]
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.866     2.118    genblk1[0].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  genblk1[0].u_lstm_unit/cell_update_reg[6]/C

Slack:                    inf
  Source:                 genblk1[27].u_lstm_unit/u_tanh/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[27].u_lstm_unit/cell_update_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.178ns (65.384%)  route 0.094ns (34.616%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         LDPE                         0.000     0.000 r  genblk1[27].u_lstm_unit/u_tanh/data_out_reg[0]/G
    SLICE_X58Y70         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  genblk1[27].u_lstm_unit/u_tanh/data_out_reg[0]/Q
                         net (fo=2, routed)           0.094     0.272    genblk1[27].u_lstm_unit/cell_update_bf[0]
    SLICE_X59Y70         FDRE                                         r  genblk1[27].u_lstm_unit/cell_update_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.836     2.088    genblk1[27].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  genblk1[27].u_lstm_unit/cell_update_reg[0]/C

Slack:                    inf
  Source:                 genblk1[20].u_lstm_unit/u_tanh/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[20].u_lstm_unit/cell_update_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.783%)  route 0.115ns (42.217%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         LDPE                         0.000     0.000 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[3]/G
    SLICE_X84Y88         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[3]/Q
                         net (fo=2, routed)           0.115     0.273    genblk1[20].u_lstm_unit/cell_update_bf[3]
    SLICE_X83Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.848     2.100    genblk1[20].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[3]/C

Slack:                    inf
  Source:                 genblk1[20].u_lstm_unit/u_tanh/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[20].u_lstm_unit/cell_update_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.416%)  route 0.117ns (42.584%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         LDPE                         0.000     0.000 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[2]/G
    SLICE_X84Y88         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[20].u_lstm_unit/u_tanh/data_out_reg[2]/Q
                         net (fo=2, routed)           0.117     0.275    genblk1[20].u_lstm_unit/cell_update_bf[2]
    SLICE_X83Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.848     2.100    genblk1[20].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X83Y87         FDRE                                         r  genblk1[20].u_lstm_unit/cell_update_reg[2]/C

Slack:                    inf
  Source:                 genblk1[9].u_lstm_unit/u_tanh/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[9].u_lstm_unit/cell_update_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.609%)  route 0.121ns (43.391%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         LDPE                         0.000     0.000 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[6]/G
    SLICE_X23Y42         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[6]/Q
                         net (fo=2, routed)           0.121     0.279    genblk1[9].u_lstm_unit/cell_update_bf[6]
    SLICE_X23Y43         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.863     2.115    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[6]/C

Slack:                    inf
  Source:                 genblk1[9].u_lstm_unit/u_tanh/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            genblk1[9].u_lstm_unit/cell_update_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.388%)  route 0.122ns (43.612%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         LDPE                         0.000     0.000 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[4]/G
    SLICE_X23Y42         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  genblk1[9].u_lstm_unit/u_tanh/data_out_reg[4]/Q
                         net (fo=2, routed)           0.122     0.280    genblk1[9].u_lstm_unit/cell_update_bf[4]
    SLICE_X23Y43         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27678, routed)       0.863     2.115    genblk1[9].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  genblk1[9].u_lstm_unit/cell_update_reg[4]/C





