m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/pasko/projects/systemverilog_practice_problems
vchange_machine
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1718477504
!i10b 1
!s100 c`9NNcVOoS@J<SI`JB@LX2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IVWAdINR=9W78Y;KhI5YOH0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions
Z5 w1718477495
Z6 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv
Z7 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv
!i122 43
L0 2 40
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1718477504.000000
Z10 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_6_change_machine.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vchar_type
R0
Z14 !s110 1718285224
!i10b 1
!s100 J7aJWG=hN9MYbCX_M668n0
R2
I_1Bn`:8cbjDCG?99Q9AYh2
R3
S1
R4
Z15 w1718261728
Z16 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv
Z17 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv
!i122 22
L0 1 21
R8
r1
!s85 0
31
Z18 !s108 1718285224.000000
Z19 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv|
!i113 1
R12
R13
vfind_max
R0
Z21 !s110 1719310596
!i10b 1
!s100 W>l=LRnKH6<Ll]o@ff61o2
R2
IW^n]CUHz1WhN<6R@fb3n60
R3
S1
R4
Z22 w1719310591
Z23 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_2_find_max.sv
Z24 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_2_find_max.sv
!i122 159
L0 3 32
R8
r1
!s85 0
31
Z25 !s108 1719310596.000000
Z26 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_2_find_max.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_2_find_max.sv|
!i113 1
R12
R13
vfsm_prob
R0
Z28 !s110 1718537695
!i10b 1
!s100 24K_Xf3jB6FU5h2DjdZ_R0
R2
I8?0I1aA`i>@jn911ZK1Ie3
R3
S1
R4
Z29 w1718537674
Z30 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_3_fsm_prob.sv
Z31 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_3_fsm_prob.sv
!i122 60
Z32 L0 1 40
R8
r1
!s85 0
31
Z33 !s108 1718537695.000000
Z34 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_3_fsm_prob.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_3_fsm_prob.sv|
!i113 1
R12
R13
vfsm_prob1
R0
Z36 !s110 1718537775
!i10b 1
!s100 bjdoI[j]<MKPkjiE4SSaY1
R2
IZ=z_=?_?iTNY<EJ11^OaU1
R3
S1
R4
Z37 w1718537745
Z38 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_2_fsm_prob.sv
Z39 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_2_fsm_prob.sv
!i122 62
R32
R8
r1
!s85 0
31
Z40 !s108 1718537775.000000
Z41 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_2_fsm_prob.sv|
Z42 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_2_fsm_prob.sv|
!i113 1
R12
R13
vfsm_prob_2
R0
R36
!i10b 1
!s100 fo[J^N3nF`XO4bE0=XHOU0
R2
ImZdl]a0D]nFLIL2:lO]il0
R3
S1
R4
Z43 w1718537770
R30
R31
!i122 63
R32
R8
r1
!s85 0
31
R40
R34
R35
!i113 1
R12
R13
vfsm_prob_a
R0
Z44 !s110 1718788385
!i10b 1
!s100 Mz24PA`A6LOW>zCHzSFQ03
R2
IWEnjkAN=VaA_d6LIa:^zD0
R3
S1
R4
Z45 w1718781429
R38
R39
!i122 82
R32
R8
r1
!s85 0
31
Z46 !s108 1718788385.000000
R41
R42
!i113 1
R12
R13
vfsm_prob_b
R0
Z47 !s110 1718781348
!i10b 1
!s100 KdlhD2n7WXGZiQ52`j`;O0
R2
I;bkiVl];WFzo;J65Y`IUP2
R3
S1
R4
Z48 w1718781343
R30
R31
!i122 79
R32
R8
r1
!s85 0
31
Z49 !s108 1718781348.000000
R34
R35
!i113 1
R12
R13
vnext_coin
R0
!s110 1718477399
!i10b 1
!s100 `B0HJ:@8AAB6Kb<JEFL8n3
R2
II0Q:Qco9zQ^3J3TT1SW7n0
R3
S1
R4
w1718477396
R6
R7
!i122 42
L0 1 14
R8
r1
!s85 0
31
!s108 1718477399.000000
R10
R11
!i113 1
R12
R13
vp3_4
R0
Z50 !s110 1718800961
!i10b 1
!s100 H?VY[aVd1S0e4Ni@K;BO03
R2
I<HKYaiFh2e2Wa>NUV`k`P1
R3
S1
R4
Z51 w1718800869
Z52 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_4_fsm.sv
Z53 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_4_fsm.sv
!i122 99
L0 1 33
R8
r1
!s85 0
31
Z54 !s108 1718800961.000000
Z55 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_4_fsm.sv|
Z56 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_4_fsm.sv|
!i113 1
R12
R13
vp3_5
R0
Z57 !s110 1719228263
!i10b 1
!s100 SITdA6h2ic3eWfM<KNiAG0
R2
ILQERjlQYXPDzS[L;iN_IO3
R3
S1
R4
Z58 w1718867398
Z59 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_5_fsm.sv
Z60 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_5_fsm.sv
!i122 126
L0 1 44
R8
r1
!s85 0
31
Z61 !s108 1719228262.000000
Z62 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_5_fsm.sv|
Z63 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_5_fsm.sv|
!i113 1
R12
R13
vreg_with_benefits
R0
Z64 !s110 1718608320
!i10b 1
!s100 K98a3`5KNMo@6nVUOTb=A1
R2
IWK2kb]B@Lm[_DgLQI5nO?1
R3
S1
R4
Z65 w1718521455
Z66 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_1_reg_with_benefits.sv
Z67 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_1_reg_with_benefits.sv
!i122 69
L0 1 20
R8
r1
!s85 0
31
Z68 !s108 1718608320.000000
Z69 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_1_reg_with_benefits.sv|
Z70 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_3/3_1_reg_with_benefits.sv|
!i113 1
R12
R13
vserial_adder
R0
Z71 !s110 1721552724
!i10b 1
!s100 ?j;d2l[biaIFO5gUhIDi;2
R2
IjJzY`YKKPPX<Q6@P@Pc`R3
R3
S1
R4
Z72 w1721549454
Z73 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_5_serial_adder.sv
Z74 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_5_serial_adder.sv
!i122 183
L0 2 77
R8
r1
!s85 0
31
Z75 !s108 1721552724.000000
Z76 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_5_serial_adder.sv|
Z77 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_5_serial_adder.sv|
!i113 1
R12
R13
vserial_adder_tb
R0
!s110 1721548051
!i10b 1
!s100 QdD0`KVB1VU8[VLJzZFY<1
R2
If;SO:SIgZ2c;P>WSaokUh0
R3
S1
R4
w1721548048
R73
R74
!i122 178
L0 89 70
R8
r1
!s85 0
31
!s108 1721548051.000000
R76
R77
!i113 1
R12
R13
vserial_bcd_adder
R0
Z78 !s110 1727248557
!i10b 1
!s100 JWVJki[^T3EWhif1d:ac02
R2
IGI2a3nAfhZNX7;9:3j[>V1
R3
S1
R4
Z79 w1727248550
Z80 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_6_serial_bcd_adder.sv
Z81 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_6_serial_bcd_adder.sv
!i122 192
L0 1 32
R8
r1
!s85 0
31
Z82 !s108 1727248557.000000
!s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_6_serial_bcd_adder.sv|
Z83 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_6_serial_bcd_adder.sv|
!i113 1
R12
R13
vsimple_adder
R0
R71
!i10b 1
!s100 F7o_[k3i>kT8>=8XQF^Pe2
R2
IFPz31kh^IaT;Ijld82F@P1
R3
S1
R4
R72
R73
R74
!i122 183
L0 80 10
R8
r1
!s85 0
31
R75
R76
R77
!i113 1
R12
R13
vsum_it_up
R0
Z84 !s110 1719740190
!i10b 1
!s100 CB9GA?PE9abT7jlJN=MO60
R2
IB@d7;E2Im1^NJhP[i`HXk3
R3
S1
R4
Z85 w1719740187
Z86 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv
Z87 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv
!i122 170
L0 2 48
R8
r1
!s85 0
31
Z88 !s108 1719740190.000000
Z89 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv|
Z90 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_3_sum_it_up.sv|
!i113 1
R12
R13
vtb_change_machine
R0
R1
!i10b 1
!s100 KKR0ZEj4i]60I3UbC4aSa3
R2
ISQ[=63NWR`SJXzU80Wha22
R3
S1
R4
R5
R6
R7
!i122 43
L0 46 101
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vtb_char_type
R0
R14
!i10b 1
!s100 hXFAc0T0N_[[B53NBXHUo0
R2
I0>zPJVdCEmOJ7>i?k=;PB1
R3
S1
R4
R15
R16
R17
!i122 22
L0 25 17
R8
r1
!s85 0
31
R18
R19
R20
!i113 1
R12
R13
vtb_find_max
R0
R21
!i10b 1
!s100 cn32Va<k=6@CC4`LDhWkf0
R2
IG_V9@fT1h:S>GmLXWPW;43
R3
S1
R4
R22
R23
R24
!i122 159
L0 37 47
R8
r1
!s85 0
31
R25
R26
R27
!i113 1
R12
R13
vtb_fsm_prob
R0
R28
!i10b 1
!s100 FQzP:A@FdKD3F1R2mV8`@2
R2
I5:HQ7=<cPGobWb^c1E1aG3
R3
S1
R4
R29
R30
R31
!i122 60
Z91 L0 43 57
R8
r1
!s85 0
31
R33
R34
R35
!i113 1
R12
R13
vtb_fsm_prob1
R0
R36
!i10b 1
!s100 VIIY3eji3X7JiQKBhJJh53
R2
IA_V^5ZB0JK9zO;iB4AY>F2
R3
S1
R4
R37
R38
R39
!i122 62
Z92 L0 43 54
R8
r1
!s85 0
31
R40
R41
R42
!i113 1
R12
R13
vtb_fsm_prob2
R0
R36
!i10b 1
!s100 zjRk25JPLGIJ@:AP9OoMA1
R2
IKh^?LWGPhhMb>W6NdAmDd3
R3
S1
R4
R43
R30
R31
!i122 63
R91
R8
r1
!s85 0
31
R40
R34
R35
!i113 1
R12
R13
vtb_fsm_prob_a
R0
R44
!i10b 1
!s100 bc<[JzfM1RE[HzAdi_VQK3
R2
I;0EJ=jcF0O68GThU;XKi:3
R3
S1
R4
R45
R38
R39
!i122 82
R92
R8
r1
!s85 0
31
R46
R41
R42
!i113 1
R12
R13
vtb_fsm_prob_b
R0
R47
!i10b 1
!s100 YA@@1mCa`UAKNj^E2g[DV1
R2
IS2jVlLRED>kQzPTgl;zQM0
R3
S1
R4
R48
R30
R31
!i122 79
L0 43 70
R8
r1
!s85 0
31
R49
R34
R35
!i113 1
R12
R13
vtb_p3_4
R0
R50
!i10b 1
!s100 H>OT=DTGE_?aio2>;;Xk_3
R2
I_hiVX;0QBLc:G4b4IoaI42
R3
S1
R4
R51
R52
R53
!i122 99
L0 36 63
R8
r1
!s85 0
31
R54
R55
R56
!i113 1
R12
R13
vtb_p3_5
R0
R57
!i10b 1
!s100 W1O@QPJQ_MY2`F52OjF4i0
R2
INmL3_>STb`2TBF0_af:d70
R3
S1
R4
R58
R59
R60
!i122 126
L0 47 64
R8
r1
!s85 0
31
R61
R62
R63
!i113 1
R12
R13
vtb_reg_with_benefits
R0
R64
!i10b 1
!s100 Y6XkKmZ@?k=;:n2=8l?jN0
R2
I=CRcziK=KFSYb;[C8YFJi2
R3
S1
R4
R65
R66
R67
!i122 69
L0 23 36
R8
r1
!s85 0
31
R68
R69
R70
!i113 1
R12
R13
vtb_serial_adder
R0
!s110 1721548303
!i10b 1
!s100 <V7XJTRTUFY4AjlEIhG593
R2
IXefV`?`ESjQo8WdZilZ7l1
R3
S1
R4
w1721548300
R73
R74
!i122 182
L0 89 71
R8
r1
!s85 0
31
!s108 1721548303.000000
R76
R77
!i113 1
R12
R13
vtb_serial_bcd_adder
R0
R78
!i10b 1
!s100 6bz3H?i>bKkCbz6QTG?K[2
R2
IJFI<UFcChDQUddDM>Q6;20
R3
S1
R4
R79
R80
R81
!i122 192
L0 37 65
R8
r1
!s85 0
31
R82
Z93 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5_hardware_threads/5_6_serial_bcd_adder.sv|
R83
!i113 1
R12
R13
vtb_sum_it_up
R0
R84
!i10b 1
!s100 3@8?ezBGWW[lEHJ@0o0`X2
R2
I6PHAC9bgi2fa>j:J9Gb0g3
R3
S1
R4
R85
R86
R87
!i122 170
L0 52 80
R8
r1
!s85 0
31
R88
R89
R90
!i113 1
R12
R13
vtb_two_of_five
R0
Z94 !s110 1719235920
!i10b 1
!s100 m:eDLW?OjoF0VKZo9Dc010
R2
IZ[K>3hGRih@Hn74l[>ZDc1
R3
S1
R4
Z95 w1719235917
Z96 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv
Z97 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv
!i122 152
L0 37 31
R8
r1
!s85 0
31
Z98 !s108 1719235920.000000
Z99 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv|
Z100 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_5/5_1_two_of_fivet.sv|
!i113 1
R12
R13
vtwo_of_five
R0
R94
!i10b 1
!s100 KWd`:[HDEPR`NIe0?`hY[3
R2
IaJLk^hUgna]@RY7PcMgbR2
R3
S1
R4
R95
R96
R97
!i122 152
L0 2 33
R8
r1
!s85 0
31
R98
R99
R100
!i113 1
R12
R13
