<div id="pf27b" class="pf w0 h0" data-page-no="27b"><div class="pc pc27b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg27b.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_CTL field descriptions (continued)</span></div><div class="t m0 x41 h10 yf84 ff1 fs4 fc0 sc0 ls0 ws458">Field Description</div><div class="t m0 xa9 h7 y10b6 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 yff7 ff2 fs4 fc0 sc0 ls0">HOSTMODEEN</div><div class="t m0 x3 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">When set to 1, this bit enables the USB Module to operate in Host mode. In host mode, the</div><div class="t m0 x3 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">USB module performs USB transactions under the programmed control of the host processor.</div><div class="t m0 xa9 h7 y101c ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x151 h7 y101d ff2 fs4 fc0 sc0 ls0">RESUME</div><div class="t m0 x3 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">When set to 1 this bit enables the USB Module to execute resume signaling. This allows the</div><div class="t m0 x3 h7 y101d ff2 fs4 fc0 sc0 ls0 ws0">USB Module to perform remote wake-up. Software must set RESUME to 1 for the required</div><div class="t m0 x3 h7 y383c ff2 fs4 fc0 sc0 ls0 ws0">amount of time and then clear it to 0. If the HOSTMODEEN bit is set, the USB module appends</div><div class="t m0 x3 h7 y383d ff2 fs4 fc0 sc0 ls0 ws0">a Low Speed End of Packet to the Resume signaling when the RESUME bit is cleared. For</div><div class="t m0 x3 h7 y383e ff2 fs4 fc0 sc0 ls0 ws0">more information on RESUME signaling see Section 7.1.4.5 of the USB specification version</div><div class="t m0 x3 h7 y123f ff2 fs4 fc0 sc0 ls0">1.0.</div><div class="t m0 xa9 h7 y1240 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x151 h7 y10db ff2 fs4 fc0 sc0 ls0">ODDRST</div><div class="t m0 x3 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the</div><div class="t m0 x3 h7 y10db ff2 fs4 fc0 sc0 ls0 ws0">EVEN BDT bank.</div><div class="t m0 xa9 h7 y1241 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x12c h7 y1207 ff2 fs4 fc0 sc0 ls0">USBENSOFEN</div><div class="t m0 x3 h7 y1241 ff2 fs4 fc0 sc0 ls0 ws0">USB Enable</div><div class="t m0 x3 h7 y1ffe ff2 fs4 fc0 sc0 ls0 ws0">Setting this bit causes the SIE to reset all of its ODD bits to the BDTs. Therefore, setting this bit</div><div class="t m0 x3 h7 y383f ff2 fs4 fc0 sc0 ls0 ws0">resets much of the logic in the SIE. When host mode is enabled, clearing this bit causes the</div><div class="t m0 x3 h7 y3840 ff2 fs4 fc0 sc0 ls0 ws0">SIE to stop sending SOF tokens.</div><div class="t m0 x3 h7 y2d88 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _1a6"> </span>Disables the USB Module.</div><div class="t m0 x3 h7 y10e2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _1a6"> </span>Enables the USB Module.</div><div class="t m0 x9 h1b y10e3 ff1 fsc fc0 sc0 ls0 ws0">35.4.15<span class="_ _b"> </span>Address register (USB<span class="ff7 ws24e">x</span>_ADDR)</div><div class="t m0 x9 hf y3841 ff3 fs5 fc0 sc0 ls0 ws0">Holds the unique USB address that the USB module decodes when in Peripheral mode</div><div class="t m0 x9 hf y3842 ff3 fs5 fc0 sc0 ls0 ws0">(HOSTMODEEN=0). When operating in Host mode (HOSTMODEEN=1) the USB</div><div class="t m0 x9 hf y3843 ff3 fs5 fc0 sc0 ls0 ws0">module transmits this address with a TOKEN packet. This enables the USB module to</div><div class="t m0 x9 hf y3844 ff3 fs5 fc0 sc0 ls0 ws0">uniquely address an USB peripheral. In either mode, USB_EN within the control register</div><div class="t m0 x9 hf y3845 ff3 fs5 fc0 sc0 ls0 ws0">must be 1. The Address register is reset to 0x00 after the reset input becomes active or the</div><div class="t m0 x9 hf y3846 ff3 fs5 fc0 sc0 ls0 ws0">USB module decodes a USB reset signal. This action initializes the Address register to</div><div class="t m0 x9 hf y3847 ff3 fs5 fc0 sc0 ls0 ws0">decode address 0x00 as required by the USB specification.</div><div class="t m0 x9 h7 y36f6 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_2000h base + 98h offset = 4007_2098h</div><div class="t m0 x81 h1d y3848 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y3849 ff2 fs4 fc0 sc0 ls0 ws309">Read <span class="ws459 ve">LSEN ADDR</span></div><div class="t m0 x8b h7 y384a ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y384b ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x18 h9 y384c ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_ADDR field descriptions</span></div><div class="t m0 x12c h10 y384d ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y384e ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y384f ff2 fs4 fc0 sc0 ls0">LSEN</div><div class="t m0 x83 h7 y384e ff2 fs4 fc0 sc0 ls0 ws0">Low Speed Enable bit</div><div class="t m0 x83 h7 y3850 ff2 fs4 fc0 sc0 ls0 ws0">Informs the USB module that the next token command written to the token register must be performed at</div><div class="t m0 x83 h7 y3851 ff2 fs4 fc0 sc0 ls0 ws0">low speed. This enables the USB module to perform the necessary preamble required for low-speed data</div><div class="t m0 x83 h7 y3852 ff2 fs4 fc0 sc0 ls0">transmissions.</div><div class="t m0 x1 h7 y3853 ff2 fs4 fc0 sc0 ls0">6â€“0</div><div class="t m0 x95 h7 y3854 ff2 fs4 fc0 sc0 ls0">ADDR</div><div class="t m0 x83 h7 y3853 ff2 fs4 fc0 sc0 ls0 ws0">USB Address</div><div class="t m0 x83 h7 y3855 ff2 fs4 fc0 sc0 ls0 ws0">Defines the USB address that the USB module decodes in peripheral mode, or transmits when in host</div><div class="t m0 x83 h7 y3856 ff2 fs4 fc0 sc0 ls0">mode.</div><div class="t m0 xea h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 35 Universal Serial Bus OTG Controller (USBOTG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>635</div><a class="l" href="#pf27b" data-dest-detail='[635,"XYZ",null,167.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.246000px;bottom:233.267000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf27b" data-dest-detail='[635,"XYZ",null,109.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:349.251000px;bottom:233.267000px;width:25.497000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
