{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681799286879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681799286880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 22:28:06 2023 " "Processing started: Mon Apr 17 22:28:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681799286880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799286880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799286880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681799287732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681799287732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEM-DATA_BEHAVIOR " "Found design unit 1: DATA_MEM-DATA_BEHAVIOR" {  } { { "DATA_MEM.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305405 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-INS_MEM_BEHAVIOR " "Found design unit 1: INS_MEM-INS_MEM_BEHAVIOR" {  } { { "INS_MEM.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305409 ""} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-SHLONE_BEHAVIOR " "Found design unit 1: SHLONE-SHLONE_BEHAVIOR" {  } { { "SHLONE.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305413 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6x16-SGN_BEHAVIOR " "Found design unit 1: SGNEXT6x16-SGN_BEHAVIOR" {  } { { "SGNEXT6X16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305417 ""} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6x16 " "Found entity 1: SGNEXT6x16" {  } { { "SGNEXT6X16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "REG16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305421 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305425 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "REG8.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305430 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-PINV4_BEHAVIORAL " "Found design unit 1: PINV4-PINV4_BEHAVIORAL" {  } { { "PINV4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305434 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcjmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcjmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCJMP-PCJMP_BEHAVIOR " "Found design unit 1: PCJMP-PCJMP_BEHAVIOR" {  } { { "PCJMP.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305439 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCJMP " "Found entity 1: PCJMP" {  } { { "PCJMP.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305444 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305449 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x16-behavior " "Found design unit 1: mux3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305453 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x16 " "Found entity 1: mux3x16" {  } { { "MUX3x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X16-MUX2X16_BEHAVIOR " "Found design unit 1: MUX2X16-MUX2X16_BEHAVIOR" {  } { { "MUX2X16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305458 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X16 " "Found entity 1: MUX2X16" {  } { { "MUX2X16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X3-MUX2X3_BEHAVIOR " "Found design unit 1: MUX2X3-MUX2X3_BEHAVIOR" {  } { { "MUX2X3.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305463 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X3 " "Found entity 1: MUX2X3" {  } { { "MUX2X3.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-INCTWO_BEHAVIOR " "Found design unit 1: INCTWO-INCTWO_BEHAVIOR" {  } { { "INCTWO.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305468 ""} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5X32-DCD5X32_BEHAVIOR " "Found design unit 1: DCD5X32-DCD5X32_BEHAVIOR" {  } { { "DCD5X32.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305472 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Found entity 1: DCD5x32" {  } { { "DCD5X32.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4X16-DCD_BEHAVIOR " "Found design unit 1: DCD4X16-DCD_BEHAVIOR" {  } { { "DCD4x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305477 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD4X16 " "Found entity 1: DCD4X16" {  } { { "DCD4x16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "DCD3x8.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305481 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-BWOR4_BEHAVIORAL " "Found design unit 1: BWOR4-BWOR4_BEHAVIORAL" {  } { { "BWOR4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305485 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-BWAND4_BEHAVIORAL " "Found design unit 1: BWAND4-BWAND4_BEHAVIORAL" {  } { { "BWAND4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305490 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-ALU16_BEHAVIOR " "Found design unit 1: ALU16-ALU16_BEHAVIOR" {  } { { "ALU16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4_BEHAVIOR " "Found design unit 1: ALU4-ALU4_BEHAVIOR" {  } { { "ALU4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305498 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-ADD16_BEHAVIOR " "Found design unit 1: ADD16-ADD16_BEHAVIOR" {  } { { "ADD16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305503 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-ADD4_BEHAVIORAL " "Found design unit 1: ADD4-ADD4_BEHAVIORAL" {  } { { "ADD4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305507 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_BEHAVIOR " "Found design unit 1: PC-PC_BEHAVIOR" {  } { { "PC.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305511 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_BE " "Found design unit 1: CONTROL-CONTROL_BE" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305516 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplev.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplev.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLev " "Found entity 1: topLev" {  } { { "topLev.bdf" "" { Schematic "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level2 " "Found entity 1: Level2" {  } { { "Level2.bdf" "" { Schematic "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level3 " "Found entity 1: Level3" {  } { { "Level3.bdf" "" { Schematic "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681799305526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799305526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROL " "Elaborating entity \"CONTROL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681799305619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZERO CONTROL.vhd(111) " "VHDL Process Statement warning at CONTROL.vhd(111): signal \"ZERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681799305624 "|CONTROL"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUMUXSEL GND " "Pin \"ALUMUXSEL\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|ALUMUXSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSEL1 GND " "Pin \"PCSEL1\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|PCSEL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSEL2 GND " "Pin \"PCSEL2\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|PCSEL2"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFMUXSEL GND " "Pin \"RFMUXSEL\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|RFMUXSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMW GND " "Pin \"MEMW\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|MEMW"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGWE GND " "Pin \"REGWE\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|REGWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMR GND " "Pin \"MEMR\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681799306357 "|CONTROL|MEMR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681799306357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681799306670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681799306670 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[0\] " "No output dependent on input pin \"INSTRUCT\[0\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[1\] " "No output dependent on input pin \"INSTRUCT\[1\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[2\] " "No output dependent on input pin \"INSTRUCT\[2\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[3\] " "No output dependent on input pin \"INSTRUCT\[3\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[4\] " "No output dependent on input pin \"INSTRUCT\[4\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[5\] " "No output dependent on input pin \"INSTRUCT\[5\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[6\] " "No output dependent on input pin \"INSTRUCT\[6\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[7\] " "No output dependent on input pin \"INSTRUCT\[7\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[8\] " "No output dependent on input pin \"INSTRUCT\[8\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[9\] " "No output dependent on input pin \"INSTRUCT\[9\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[10\] " "No output dependent on input pin \"INSTRUCT\[10\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[11\] " "No output dependent on input pin \"INSTRUCT\[11\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[12\] " "No output dependent on input pin \"INSTRUCT\[12\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[13\] " "No output dependent on input pin \"INSTRUCT\[13\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[14\] " "No output dependent on input pin \"INSTRUCT\[14\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[15\] " "No output dependent on input pin \"INSTRUCT\[15\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/lisal/Desktop/EE 443/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681799306753 "|CONTROL|INSTRUCT[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681799306753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681799306755 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681799306755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681799306755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681799306810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:28:26 2023 " "Processing ended: Mon Apr 17 22:28:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681799306810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681799306810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681799306810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681799306810 ""}
