Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Mar 14 15:48:14 2018
| Host             : LAPTOP-D9BRC6O1 running 64-bit major release  (build 9200)
| Command          : 
| Design           : mips_cpu
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 94.265 (Junction temp exceeded!) |
| Dynamic (W)              | 93.468                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    32.420 |     4182 |       --- |             --- |
|   LUT as Logic           |    26.324 |     2274 |     63400 |            3.59 |
|   LUT as Distributed RAM |     3.153 |      560 |     19000 |            2.95 |
|   CARRY4                 |     2.491 |      365 |     15850 |            2.30 |
|   F7/F8 Muxes            |     0.383 |      499 |     63400 |            0.79 |
|   Register               |     0.055 |      169 |    126800 |            0.13 |
|   BUFG                   |     0.014 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |    29.749 |     3091 |       --- |             --- |
| DSPs                     |     2.166 |        3 |       240 |            1.25 |
| I/O                      |    29.133 |       26 |       210 |           12.38 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    94.265 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    64.934 |      64.371 |      0.563 |
| Vccaux    |       1.800 |     1.159 |       1.066 |      0.093 |
| Vcco33    |       3.300 |     8.240 |       8.236 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| mips_cpu                    |    93.468 |
|   _5Extlmm                  |     0.046 |
|   alu                       |     2.628 |
|   alu_x_sel                 |     2.358 |
|   alu_y_sel                 |     3.942 |
|   choose_w_t                |     0.467 |
|   dm                        |     4.438 |
|     mem_reg_0_255_0_0       |     0.022 |
|     mem_reg_0_255_10_10     |     0.024 |
|     mem_reg_0_255_11_11     |     0.025 |
|     mem_reg_0_255_12_12     |     0.027 |
|     mem_reg_0_255_13_13     |     0.026 |
|     mem_reg_0_255_14_14     |     0.029 |
|     mem_reg_0_255_15_15     |     0.025 |
|     mem_reg_0_255_16_16     |     0.027 |
|     mem_reg_0_255_17_17     |     0.028 |
|     mem_reg_0_255_18_18     |     0.028 |
|     mem_reg_0_255_19_19     |     0.030 |
|     mem_reg_0_255_1_1       |     0.022 |
|     mem_reg_0_255_20_20     |     0.028 |
|     mem_reg_0_255_21_21     |     0.026 |
|     mem_reg_0_255_22_22     |     0.026 |
|     mem_reg_0_255_23_23     |     0.030 |
|     mem_reg_0_255_24_24     |     0.027 |
|     mem_reg_0_255_25_25     |     0.028 |
|     mem_reg_0_255_26_26     |     0.027 |
|     mem_reg_0_255_27_27     |     0.027 |
|     mem_reg_0_255_28_28     |     0.026 |
|     mem_reg_0_255_29_29     |     0.027 |
|     mem_reg_0_255_2_2       |     0.023 |
|     mem_reg_0_255_30_30     |     0.026 |
|     mem_reg_0_255_31_31     |     0.025 |
|     mem_reg_0_255_3_3       |     0.027 |
|     mem_reg_0_255_4_4       |     0.030 |
|     mem_reg_0_255_5_5       |     0.027 |
|     mem_reg_0_255_6_6       |     0.025 |
|     mem_reg_0_255_7_7       |     0.024 |
|     mem_reg_0_255_8_8       |     0.026 |
|     mem_reg_0_255_9_9       |     0.026 |
|     mem_reg_256_511_0_0     |     0.022 |
|     mem_reg_256_511_10_10   |     0.025 |
|     mem_reg_256_511_11_11   |     0.024 |
|     mem_reg_256_511_12_12   |     0.026 |
|     mem_reg_256_511_13_13   |     0.025 |
|     mem_reg_256_511_14_14   |     0.027 |
|     mem_reg_256_511_15_15   |     0.026 |
|     mem_reg_256_511_16_16   |     0.026 |
|     mem_reg_256_511_17_17   |     0.029 |
|     mem_reg_256_511_18_18   |     0.028 |
|     mem_reg_256_511_19_19   |     0.029 |
|     mem_reg_256_511_1_1     |     0.023 |
|     mem_reg_256_511_20_20   |     0.027 |
|     mem_reg_256_511_21_21   |     0.027 |
|     mem_reg_256_511_22_22   |     0.025 |
|     mem_reg_256_511_23_23   |     0.030 |
|     mem_reg_256_511_24_24   |     0.028 |
|     mem_reg_256_511_25_25   |     0.027 |
|     mem_reg_256_511_26_26   |     0.026 |
|     mem_reg_256_511_27_27   |     0.026 |
|     mem_reg_256_511_28_28   |     0.027 |
|     mem_reg_256_511_29_29   |     0.026 |
|     mem_reg_256_511_2_2     |     0.022 |
|     mem_reg_256_511_30_30   |     0.027 |
|     mem_reg_256_511_31_31   |     0.027 |
|     mem_reg_256_511_3_3     |     0.029 |
|     mem_reg_256_511_4_4     |     0.028 |
|     mem_reg_256_511_5_5     |     0.024 |
|     mem_reg_256_511_6_6     |     0.024 |
|     mem_reg_256_511_7_7     |     0.025 |
|     mem_reg_256_511_8_8     |     0.025 |
|     mem_reg_256_511_9_9     |     0.025 |
|     mem_reg_512_767_0_0     |     0.022 |
|     mem_reg_512_767_10_10   |     0.027 |
|     mem_reg_512_767_11_11   |     0.026 |
|     mem_reg_512_767_12_12   |     0.028 |
|     mem_reg_512_767_13_13   |     0.026 |
|     mem_reg_512_767_14_14   |     0.028 |
|     mem_reg_512_767_15_15   |     0.026 |
|     mem_reg_512_767_16_16   |     0.027 |
|     mem_reg_512_767_17_17   |     0.027 |
|     mem_reg_512_767_18_18   |     0.030 |
|     mem_reg_512_767_19_19   |     0.027 |
|     mem_reg_512_767_1_1     |     0.024 |
|     mem_reg_512_767_20_20   |     0.029 |
|     mem_reg_512_767_21_21   |     0.027 |
|     mem_reg_512_767_22_22   |     0.028 |
|     mem_reg_512_767_23_23   |     0.029 |
|     mem_reg_512_767_24_24   |     0.027 |
|     mem_reg_512_767_25_25   |     0.027 |
|     mem_reg_512_767_26_26   |     0.026 |
|     mem_reg_512_767_27_27   |     0.025 |
|     mem_reg_512_767_28_28   |     0.027 |
|     mem_reg_512_767_29_29   |     0.028 |
|     mem_reg_512_767_2_2     |     0.023 |
|     mem_reg_512_767_30_30   |     0.027 |
|     mem_reg_512_767_31_31   |     0.024 |
|     mem_reg_512_767_3_3     |     0.028 |
|     mem_reg_512_767_4_4     |     0.029 |
|     mem_reg_512_767_5_5     |     0.028 |
|     mem_reg_512_767_6_6     |     0.026 |
|     mem_reg_512_767_7_7     |     0.023 |
|     mem_reg_512_767_8_8     |     0.024 |
|     mem_reg_512_767_9_9     |     0.028 |
|     mem_reg_768_1023_0_0    |     0.023 |
|     mem_reg_768_1023_10_10  |     0.025 |
|     mem_reg_768_1023_11_11  |     0.025 |
|     mem_reg_768_1023_12_12  |     0.026 |
|     mem_reg_768_1023_13_13  |     0.028 |
|     mem_reg_768_1023_14_14  |     0.026 |
|     mem_reg_768_1023_15_15  |     0.026 |
|     mem_reg_768_1023_16_16  |     0.028 |
|     mem_reg_768_1023_17_17  |     0.027 |
|     mem_reg_768_1023_18_18  |     0.027 |
|     mem_reg_768_1023_19_19  |     0.029 |
|     mem_reg_768_1023_1_1    |     0.024 |
|     mem_reg_768_1023_20_20  |     0.028 |
|     mem_reg_768_1023_21_21  |     0.027 |
|     mem_reg_768_1023_22_22  |     0.026 |
|     mem_reg_768_1023_23_23  |     0.031 |
|     mem_reg_768_1023_24_24  |     0.027 |
|     mem_reg_768_1023_25_25  |     0.029 |
|     mem_reg_768_1023_26_26  |     0.027 |
|     mem_reg_768_1023_27_27  |     0.026 |
|     mem_reg_768_1023_28_28  |     0.028 |
|     mem_reg_768_1023_29_29  |     0.027 |
|     mem_reg_768_1023_2_2    |     0.025 |
|     mem_reg_768_1023_30_30  |     0.030 |
|     mem_reg_768_1023_31_31  |     0.026 |
|     mem_reg_768_1023_3_3    |     0.025 |
|     mem_reg_768_1023_4_4    |     0.031 |
|     mem_reg_768_1023_5_5    |     0.026 |
|     mem_reg_768_1023_6_6    |     0.025 |
|     mem_reg_768_1023_7_7    |     0.026 |
|     mem_reg_768_1023_8_8    |     0.024 |
|     mem_reg_768_1023_9_9    |     0.028 |
|   dvm                       |     0.090 |
|   halt_d                    |    <0.001 |
|   my_show                   |     0.916 |
|   next_pc                   |    41.655 |
|   npc                       |     4.277 |
|     conditional_count       |     0.090 |
|     conditionalsucces_count |     0.096 |
|     unconditional_count     |     4.092 |
|   rgfile                    |     2.892 |
|     data_reg_r1_0_31_0_5    |     0.091 |
|     data_reg_r1_0_31_12_17  |     0.098 |
|     data_reg_r1_0_31_18_23  |     0.095 |
|     data_reg_r1_0_31_24_29  |     0.075 |
|     data_reg_r1_0_31_30_31  |     0.039 |
|     data_reg_r1_0_31_6_11   |     0.105 |
|     data_reg_r2_0_31_0_5    |     0.108 |
|     data_reg_r2_0_31_12_17  |     0.106 |
|     data_reg_r2_0_31_18_23  |     0.104 |
|     data_reg_r2_0_31_24_29  |     0.096 |
|     data_reg_r2_0_31_30_31  |     0.049 |
|     data_reg_r2_0_31_6_11   |     0.127 |
|   sys_callout               |     0.029 |
|   totalcyc                  |     0.225 |
+-----------------------------+-----------+


