{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 02 16:24:18 2017 " "Processing started: Sun Apr 02 16:24:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off finalProject -c finalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491164659021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_85c_slow.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_85c_slow.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164661491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_0c_slow.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_0c_slow.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164662807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_min_1200mv_0c_fast.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_min_1200mv_0c_fast.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164664108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject.vho C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject.vho in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164665351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_85c_vhd_slow.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164666203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_6_1200mv_0c_vhd_slow.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164667036 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_min_1200mv_0c_vhd_fast.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164667862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "finalProject_vhd.sdo C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/ simulation " "Generated file finalProject_vhd.sdo in folder \"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491164668700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 02 16:24:28 2017 " "Processing ended: Sun Apr 02 16:24:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491164668867 ""}
