;redcode
;assert 1
	SPL 0, <105
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #12, @200
	SPL 0, <105
	MOV #300, 90
	CMP 800, @794
	SUB 121, 1
	SLT 121, 1
	ADD -11, <-0
	SUB 121, 1
	SPL 0, <105
	ADD -11, <-0
	JMP 800, #794
	JMN 1, @-1
	JMN 1, @-1
	SPL 0, <105
	SUB #0, -10
	SLT #12, @200
	ADD 121, 103
	JMZ -30, 9
	JMZ -30, 9
	CMP @124, 106
	JMZ -10, 5
	CMP -30, 9
	JMZ -10, 5
	CMP 800, @794
	MOV -4, <-20
	CMP 800, @794
	CMP 800, @794
	MOV -207, <-126
	MOV -207, <-126
	SUB @121, 100
	SUB @121, 100
	JMZ -10, 5
	JMZ -10, 5
	ADD 240, 60
	SUB @12, @10
	JMZ -30, 9
	JMP <80, -79
	SUB -207, <-126
	SUB -207, <-126
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
	MOV 1, 940
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-126
	CMP -207, <-126
