#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 18 11:49:11 2023
# Process ID: 123912
# Current directory: /home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/example/xsim_script.tcl}
# Log file: /home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/xsim.jou
# Running On: 192.33.93.235, OS: Linux, CPU Frequency: 1205.383 MHz, CPU Physical cores: 32, Host memory: 185557 MB
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 0 / 1 [7.94%] @ "50000123000"
// RTL Simulation : 0 / 1 [15.87%] @ "100000128000"
// RTL Simulation : 0 / 1 [23.81%] @ "150000133000"
// RTL Simulation : 0 / 1 [31.75%] @ "200000138000"
// RTL Simulation : 0 / 1 [39.68%] @ "250000143000"
// RTL Simulation : 0 / 1 [47.62%] @ "300000148000"
// RTL Simulation : 0 / 1 [55.56%] @ "350000153000"
// RTL Simulation : 0 / 1 [63.49%] @ "400000158000"
// RTL Simulation : 0 / 1 [71.43%] @ "450000163000"
// RTL Simulation : 0 / 1 [79.37%] @ "500000168000"
// RTL Simulation : 0 / 1 [87.30%] @ "550000173000"
// RTL Simulation : 0 / 1 [95.24%] @ "600000178000"
// RTL Simulation : 1 / 1 [100.00%] @ "630157043000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 630157072500 ps : File "/home/ubuntu/arm-cca/gitlab/fpga/matmul/proj_axi_master/solution1/sim/verilog/example.autotb.v" Line 433
run: Time (s): cpu = 00:00:00.54 ; elapsed = 00:43:36 . Memory (MB): peak = 1245.824 ; gain = 0.000 ; free physical = 124533 ; free virtual = 143898
## quit
INFO: xsimkernel Simulation Memory Usage: 4941616 KB (Peak: 5007152 KB), Simulation CPU Usage: 2615310 ms
INFO: [Common 17-206] Exiting xsim at Tue Apr 18 12:32:49 2023...
