<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v</a>
time_elapsed: 0.089s
ram usage: 11580 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-13" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:13</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   (input    [width_p-1:0] i
             ^
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:14</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
    , output logic [width_p-1:0] o
                   ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:49</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   wire [$clog2(width_p):0][width_p-1:0] t;
                           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-51" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:51</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   wire [width_p-1:0]                      fill;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
             wire [width_p-1:0] shifted = width_p &#39; ({fill, t[j]} &gt;&gt; (1 &lt;&lt; j));
                  ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Size-changing cast to zero or negative size
                                                                                                   : ... In instance bsg_scan
             wire [width_p-1:0] shifted = width_p &#39; ({fill, t[j]} &gt;&gt; (1 &lt;&lt; j));
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_scan.v.html#l-80" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_scan.v:80</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                           : ... In instance bsg_scan
             wire [width_p-1:0] shifted = width_p &#39; ({fill, t[j]} &gt;&gt; (1 &lt;&lt; j));
                                        ^
%Error: Exiting due to 1 error(s)

</pre>
</body>