
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 457.527 ; gain = 103.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_SLAVE.v:74]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:79]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:343]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:441]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sfYi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi_ram' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sg8j_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2441]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:104]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_ibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs_ram' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3354]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:77]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:600]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VjbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC_ram' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vvdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12288 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vvdy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_Vvdy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vvdy_ram' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vvdy' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s_B_Vvdy.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1232_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1232_16_1_1' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2135]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex8_reg_1814_pp2_iter20_reg_reg' and it is trimmed from '11' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2106]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:77]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:571]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0_ram' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9_ram' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9_ram' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY_div_u' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY_div' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8_div_u' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8_div' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nMgi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nMgi_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nMgi_DSP48_4' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nMgi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_reg_1672_pp2_iter17_reg_reg' and it is trimmed from '7' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2095]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_reg_1672_pp2_iter16_reg_reg' and it is trimmed from '7' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2094]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_MASTER.v:68]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1000_A' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d10000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10000_A' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d10000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2000_A' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Ngs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_1_Ngs.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Ngs_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_1_Ngs.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Ngs_shiftReg' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_1_Ngs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Ngs' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_1_Ngs.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16OgC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_16OgC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16OgC_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_16OgC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16OgC_shiftReg' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_16OgC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16OgC' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Conv_16OgC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32PgM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Pool_32PgM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32PgM_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Pool_32PgM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32PgM_shiftReg' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Pool_32PgM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32PgM' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_Pool_32PgM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152QgW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_1152QgW.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152QgW_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_1152QgW.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152QgW_shiftReg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_1152QgW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152QgW' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_1152QgW.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Rg6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_128_Rg6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Rg6_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_128_Rg6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Rg6_shiftReg' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_128_Rg6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Rg6' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_FC_128_Rg6.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAShg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_AXI_DMAShg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAShg_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_AXI_DMAShg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAShg_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_AXI_DMAShg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAShg' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/start_for_AXI_DMAShg.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mac_muladd_4nMgi_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_JfO_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_Lf8_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_5ns_KfY_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_14ns_IfE_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_11ns_8nsHfu_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[31]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[30]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[29]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[28]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[27]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[26]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[25]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[24]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[23]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[22]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[21]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[20]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[19]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[18]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[17]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[16]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[15]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[14]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[13]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[12]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[11]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[10]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[9]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[8]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[7]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[6]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[5]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[4]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_Vvdy has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VjbC has unconnected port reset
WARNING: [Synth 8-3331] design Pool_32_24_4_s_A_ibs has unconnected port reset
WARNING: [Synth 8-3331] design cnn_ama_addmuladdhbi_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sg8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sfYi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_eOg has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 593.094 ; gain = 239.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 593.094 ; gain = 239.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 593.094 ; gain = 239.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.478 . Memory (MB): peak = 968.824 ; gain = 5.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 968.824 ; gain = 615.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 968.824 ; gain = 615.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 968.824 ; gain = 615.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1861]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_1322_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1048]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_133_reg_1327_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1049]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_1311_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1009]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_reg_1229_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1034]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_121_reg_1216_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1028]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_1459_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_reg_1454_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1042]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_reg_1449_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1041]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_536_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_494_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten13_fu_668_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_921_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_939_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_686_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_579_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_573_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:2419]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_reg_1739_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1428]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_1601_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1486]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_1744_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1434]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_1729_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1421]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1724_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1420]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_1900_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1474]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_reg_1895_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1468]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_1890_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1467]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_726_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_617_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_832_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1225_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_887_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_762_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1580_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1332]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_21_4_reg_2396_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3308]
INFO: [Synth 8-4471] merging register 'tmp_21_6_reg_2406_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3328]
INFO: [Synth 8-4471] merging register 'tmp_21_8_reg_2416_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3346]
INFO: [Synth 8-4471] merging register 'tmp_21_s_reg_2426_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3366]
INFO: [Synth 8-4471] merging register 'tmp_21_11_reg_2436_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3250]
INFO: [Synth 8-4471] merging register 'tmp_21_13_reg_2446_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3270]
INFO: [Synth 8-4471] merging register 'tmp_18_3_mid1_reg_2499_reg[3:0]' into 'tmp_18_3_reg_2351_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3196]
INFO: [Synth 8-4471] merging register 'tmp_18_7_mid1_reg_2508_reg[2:0]' into 'tmp_18_7_reg_2356_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3202]
INFO: [Synth 8-4471] merging register 'tmp_18_mid1_reg_2517_reg[4:0]' into 'tmp_18_s_reg_2361_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3210]
INFO: [Synth 8-4471] merging register 'tmp_17_mid2_reg_2570_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3002]
INFO: [Synth 8-4471] merging register 'tmp_21_2_mid2_reg_2582_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2968]
INFO: [Synth 8-4471] merging register 'tmp_21_4_mid2_reg_2594_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2976]
INFO: [Synth 8-4471] merging register 'tmp_21_6_mid2_reg_2606_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2984]
INFO: [Synth 8-4471] merging register 'tmp_21_8_mid2_reg_2618_pp2_iter1_reg_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2992]
INFO: [Synth 8-4471] merging register 'tmp_21_mid2_reg_2630_pp2_iter1_reg_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3004]
INFO: [Synth 8-4471] merging register 'tmp_21_11_mid2_reg_2642_pp2_iter2_reg_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:2954]
INFO: [Synth 8-4471] merging register 'tmp_21_13_mid2_reg_2654_pp2_iter3_reg_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3378]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_2670_pp2_iter1_reg_reg[5:0]' into 'tmp_21_reg_2670_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3460]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_2670_pp2_iter2_reg_reg[5:0]' into 'tmp_21_reg_2670_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3476]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_2670_pp2_iter3_reg_reg[5:0]' into 'tmp_21_reg_2670_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3484]
INFO: [Synth 8-4471] merging register 'tmp_23_reg_2714_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3430]
INFO: [Synth 8-4471] merging register 'tmp_25_reg_2734_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3438]
INFO: [Synth 8-4471] merging register 'tmp_27_reg_2765_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3446]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_2790_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3458]
INFO: [Synth 8-4471] merging register 'tmp_31_reg_2922_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3466]
INFO: [Synth 8-4471] merging register 'tmp_33_reg_2952_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3474]
INFO: [Synth 8-4471] merging register 'tmp_35_reg_3041_reg[0:0]' into 'tmp_14_reg_2376_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3482]
INFO: [Synth 8-4471] merging register 'tmp_37_reg_3098_reg[1:0]' into 'tmp_21_2_reg_2386_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:3490]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_2346_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_2724_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1537]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_3113_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1681]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_3083_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1675]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_3067_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1669]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_3026_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1663]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_3010_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1657]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_reg_2994_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1651]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_2968_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1645]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_45_reg_2932_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1639]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_30_reg_2811_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1561]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_reg_2906_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1633]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_2885_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1627]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_2869_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1621]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_41_reg_2853_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1615]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_26_reg_2744_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_34_reg_2978_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_37_reg_3098_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1591]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_33_reg_2952_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1301]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_reg_2790_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1258]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_2837_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1609]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_2734_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1543]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_35_reg_3041_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1585]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_2922_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1567]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_2765_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1549]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_39_reg_2806_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1603]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_38_reg_2760_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1597]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_2714_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1531]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_2942_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1573]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_2780_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1555]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_36_reg_3051_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1239]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_2704_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1511]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_582_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_582_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_1_reg_2381" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_12_mid3_fu_1245_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_1_mid2_reg_2576" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_17_mid3_fu_1259_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_2_mid3_fu_1287_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_14ns_IfE.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:3659]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_1820_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2263]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul5_reg_1788_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2159]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_reg_2148_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2251]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_1753_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2257]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_33_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1490_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1236_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1959]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1966]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1973]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1980]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1987]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1994]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter7_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2001]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter8_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2008]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter9_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2015]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter10_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1889]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter11_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1896]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter12_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1903]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter13_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1910]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter14_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1917]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter15_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1924]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter16_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1931]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter17_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1938]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter18_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1945]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_922_reg[15:0]' into 'ap_phi_reg_pp2_iter19_A_V_3_load_phi_reg_897_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1952]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1889]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1896]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1903]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1910]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1917]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1924]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1931]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1938]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1945]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1952]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1959]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1966]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1973]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1980]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1987]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1994]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2001]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2008]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_922_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2015]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:3535]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2_reg_1656_reg' and it is trimmed from '24' to '22' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2163]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1133_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1163_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_1947_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2230]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1667_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:2255]
INFO: [Synth 8-5546] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1133_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1163_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d10000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/fifo_w16_d2000_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 968.824 ; gain = 615.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     21846|
|2     |cnn__GB1      |           1|     17442|
|3     |cnn__GB2      |           1|     31523|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     15 Bit       Adders := 29    
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 7     
	   4 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 22    
	   2 Input     11 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 13    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 12    
	   3 Input      8 Bit       Adders := 9     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 37    
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 205   
	               15 Bit    Registers := 36    
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 8     
	               11 Bit    Registers := 102   
	               10 Bit    Registers := 47    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 89    
	                7 Bit    Registers := 37    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 74    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 396   
+---Multipliers : 
	                32x32  Multipliers := 9     
+---RAMs : 
	             192K Bit         RAMs := 12    
	             156K Bit         RAMs := 2     
	              72K Bit         RAMs := 1     
	              31K Bit         RAMs := 1     
	              15K Bit         RAMs := 3     
	               2K Bit         RAMs := 10    
	               1K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 2     
	  48 Input     47 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 3     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   3 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 39    
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 16    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 53    
	   2 Input     10 Bit        Muxes := 29    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 37    
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 27    
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 198   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_w16_d10000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Pool_32PgM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32PgM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_16_26_32_3_sfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_16_26_32_3_sg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__2 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 66    
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 31    
Module Pool_32_24_4_s_A_ibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 9     
	   2 Input     15 Bit       Adders := 24    
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 19    
	   3 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input     47 Bit        Muxes := 2     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 47    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_28_16_3_s_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__5 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 38    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module start_for_Conv_16OgC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16OgC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_1_Ngs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_Ngs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d10000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__3 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__4 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w16_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__8 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FC_128_10_s_A_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__7 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_urem_7ns_5ns_KfY_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_KfY_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_8ns_5ns_Lf8_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_Lf8_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_11ns_JfO_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mac_muladd_4nMgi_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4nMgi_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 87    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module FC_1152_128_s_A_VjbC_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_B_Vvdy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__6 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_urem_11ns_8nsHfu_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module cnn_mux_1232_16_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
Module cnn_mux_1232_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
Module cnn_urem_11ns_8nsHfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_14ns_IfE_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module cnn_mul_mul_11ns_JfO_DSP48_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_mul_11ns_JfO_DSP48_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 33    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 21    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 101   
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module start_for_FC_1152QgW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152QgW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_Rg6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_Rg6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAShg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAShg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tmp_28_reg_1661_reg[6:0]' into 'tmp_28_reg_1661_reg[6:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1011]
INFO: [Synth 8-4471] merging register 'j_mid2_reg_1929_reg[7:0]' into 'j_mid2_reg_1929_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1026]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_1661_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1011]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_1929_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_128_10_s.v:1026]
INFO: [Synth 8-5544] ROM "exitcond_fu_1133_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1163_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_1236_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_33_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1490_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2670_pp2_iter3_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1519]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2670_pp2_iter2_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1518]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2670_pp2_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2670_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:1510]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_582_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1024_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_2266_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:967]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_2261_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Pool_32_24_4_s.v:952]
DSP Report: Generating DSP tmp3_reg_2292_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_10_reg_2266_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: register reg_540_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: register tmp3_reg_2292_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_2292_reg.
DSP Report: Generating DSP tmp2_reg_2287_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_6_reg_2261_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: register reg_540_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: register tmp2_reg_2287_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_2287_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_2287_reg.
INFO: [Synth 8-4471] merging register 'Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
INFO: [Synth 8-5544] ROM "Conv_16_26_32_3_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/tmp_s_fu_550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten3_fu_1168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten7_fu_726_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten5_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/tmp_49_fu_556_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten9_fu_820_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten8_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten6_fu_617_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/B_V_1_load_reg_1764_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:663]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/A_V_3_load_reg_1759_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:664]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_67_reg_1490_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:611]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_73_mid2_v_reg_1708_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1459]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_65_reg_1734_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1422]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_61_mid2_v_reg_1574_pp1_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1268]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_64_mid2_reg_1585_pp1_iter4_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1271]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_97_reg_1703_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:647]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_ama_addmuladdhbi.v:37]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_61_reg_1480_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:1504]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_63_reg_1485_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_16_26_32_3_s.v:596]
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg, operation Mode is: (C'+((D'+A2)*(B:0x1a)')')'.
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register C is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_108_reg_1739_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1739_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg, operation Mode is: (C'+((D+A'')*(B:0x1a)')')'.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/b_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register C is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_91_reg_1601_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/m_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1601_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_16_26_32_3_U0/A_V_3_load_reg_1759_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: register Conv_16_26_32_3_U0/B_V_1_load_reg_1764_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: register Conv_16_26_32_3_U0/r_V_reg_1779_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1779_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_67_reg_1490_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_61_reg_1480_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp5_reg_1524_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1524_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_63_reg_1485_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_61_reg_1480_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp4_reg_1519_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: register Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1519_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_921_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_573_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element B_V_load_reg_1347_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:492]
WARNING: [Synth 8-6014] Unused sequential element A_V_load_reg_1342_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:493]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_87_reg_1147_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:478]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_81_reg_1137_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:1079]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_83_reg_1142_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/Conv_1_28_16_3_s.v:463]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_4_reg_1362_reg, operation Mode is: (A''*B'')'.
DSP Report: register A_V_load_reg_1342_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: register B_V_load_reg_1347_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: register r_V_4_reg_1362_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_1362_reg.
DSP Report: Generating DSP tmp5_reg_1181_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_87_reg_1147_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: register tmp_V_81_reg_1137_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: register tmp5_reg_1181_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_1181_reg.
DSP Report: Generating DSP tmp4_reg_1176_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_83_reg_1142_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: register tmp_V_81_reg_1137_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: register tmp4_reg_1176_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_1176_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_1176_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp3_reg_285_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_214_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: register tmp_data_V_3_reg_208_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: register tmp3_reg_285_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_285_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_285_reg.
DSP Report: Generating DSP tmp2_reg_280_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_214_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: register tmp_data_V_1_reg_198_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: register tmp2_reg_280_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_280_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_280_reg.
DSP Report: Generating DSP tmp6_reg_261_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_5_reg_219_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: register tmp_data_V_2_reg_203_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: register tmp6_reg_261_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_261_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_261_reg.
DSP Report: Generating DSP tmp5_reg_256_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_3_reg_208_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: register tmp_data_V_2_reg_203_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: register tmp5_reg_256_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_256_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_256_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp6_reg_286_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_113_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: register tmp_V_105_reg_231_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: register tmp6_reg_286_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_286_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_286_reg.
DSP Report: Generating DSP tmp5_reg_281_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_106_reg_237_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: register tmp_V_105_reg_231_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: register tmp5_reg_281_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_281_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_281_reg.
DSP Report: Generating DSP tmp3_reg_321_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_109_reg_243_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: register reg_113_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: register tmp3_reg_321_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_321_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_321_reg.
DSP Report: Generating DSP tmp2_reg_316_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_109_reg_243_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: register reg_108_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: register tmp2_reg_316_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_316_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_316_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/a_reg_reg[24:0]' into 'cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/a_reg_reg[24:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mac_muladd_4nMgi.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg' and it is trimmed from '24' to '22' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:21]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1010_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_reg_1903_reg, operation Mode is: (A''*B'')'.
DSP Report: register ap_phi_reg_pp2_iter20_B_V_3_load_phi_reg_922_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: register ap_phi_reg_pp2_iter20_A_V_3_load_phi_reg_897_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: register r_V_reg_1903_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_1903_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_reg_1903_reg.
DSP Report: Generating DSP tmp3_reg_1556_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_27_reg_1522_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: register tmp_V_21_reg_1512_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: register tmp3_reg_1556_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1556_reg.
DSP Report: Generating DSP tmp2_reg_1551_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_23_reg_1517_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: register tmp_V_21_reg_1512_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: register tmp2_reg_1551_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1551_reg.
DSP Report: Generating DSP mul2_reg_1656_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register B is absorbed into DSP mul2_reg_1656_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/a_reg_reg is absorbed into DSP mul2_reg_1656_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/b_reg_reg is absorbed into DSP mul2_reg_1656_reg.
DSP Report: register mul2_reg_1656_reg is absorbed into DSP mul2_reg_1656_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg is absorbed into DSP mul2_reg_1656_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg0 is absorbed into DSP mul2_reg_1656_reg.
DSP Report: Generating DSP B_V_3_9_addr_reg_1977_reg, operation Mode is: (C'+(A''*(B:0xb)')')'.
DSP Report: register cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/b_reg_reg is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: register newIndex1_reg_1966_reg is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: register B_V_3_9_addr_reg_1977_reg is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: register cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/m_reg_reg is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/p is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/m is absorbed into DSP B_V_3_9_addr_reg_1977_reg.
DSP Report: Generating DSP tmp_56_reg_1972_reg, operation Mode is: (C'+(A''*(B:0xd)')')'.
DSP Report: register cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/b_reg_reg is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: register A is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: register A is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: register newIndex1_reg_1966_reg is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: register tmp_56_reg_1972_reg is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: register cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/m_reg_reg is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/p is absorbed into DSP tmp_56_reg_1972_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/m is absorbed into DSP tmp_56_reg_1972_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_11ns_JfO_U45/cnn_mul_mul_11ns_JfO_DSP48_3_U/a_reg_reg[10:0]' into 'cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_3_U/a_reg_reg[10:0]' into 'cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter22_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2120]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter21_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2119]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter20_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2118]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter19_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2117]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter18_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2116]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter17_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2115]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter16_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2114]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter15_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2113]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter14_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2112]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter13_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2111]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter12_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2110]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter11_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2109]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter10_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2108]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1809_pp2_iter9_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/4ae9/hdl/verilog/FC_1152_128_s.v:2108]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_33_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1490_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1508_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul5_reg_1788_reg, operation Mode is: ((A:0x5556)'*B2)'.
DSP Report: register cnn_mul_mul_14ns_IfE_U44/cnn_mul_mul_14ns_IfE_DSP48_2_U/a_reg_reg is absorbed into DSP mul5_reg_1788_reg.
DSP Report: register cnn_mul_mul_14ns_IfE_U44/cnn_mul_mul_14ns_IfE_DSP48_2_U/b_reg_reg is absorbed into DSP mul5_reg_1788_reg.
DSP Report: register mul5_reg_1788_reg is absorbed into DSP mul5_reg_1788_reg.
DSP Report: register cnn_mul_mul_14ns_IfE_U44/cnn_mul_mul_14ns_IfE_DSP48_2_U/p_reg_reg is absorbed into DSP mul5_reg_1788_reg.
DSP Report: operator cnn_mul_mul_14ns_IfE_U44/cnn_mul_mul_14ns_IfE_DSP48_2_U/p_reg0 is absorbed into DSP mul5_reg_1788_reg.
DSP Report: Generating DSP mul6_reg_1804_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register tmp_44_reg_1793_reg is absorbed into DSP mul6_reg_1804_reg.
DSP Report: register cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg is absorbed into DSP mul6_reg_1804_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U45/cnn_mul_mul_11ns_JfO_DSP48_3_U/b_reg_reg is absorbed into DSP mul6_reg_1804_reg.
DSP Report: register mul6_reg_1804_reg is absorbed into DSP mul6_reg_1804_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U45/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg is absorbed into DSP mul6_reg_1804_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U45/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg0 is absorbed into DSP mul6_reg_1804_reg.
DSP Report: Generating DSP r_V_reg_2085_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_13_reg_2070_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U46/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: register tmp_12_reg_2065_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U46/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: register r_V_reg_2085_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U46/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_2085_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U46/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP r_V_reg_2085_reg.
DSP Report: Generating DSP tmp3_reg_1693_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_47_reg_1659_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: register tmp_V_41_reg_1649_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: register tmp3_reg_1693_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1693_reg.
DSP Report: Generating DSP tmp2_reg_1688_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_43_reg_1654_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: register tmp_V_41_reg_1649_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: register tmp2_reg_1688_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1688_reg.
DSP Report: Generating DSP mul_reg_2134_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register j_mid2_reg_2111_reg is absorbed into DSP mul_reg_2134_reg.
DSP Report: register cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/dividend0_reg is absorbed into DSP mul_reg_2134_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_3_U/b_reg_reg is absorbed into DSP mul_reg_2134_reg.
DSP Report: register mul_reg_2134_reg is absorbed into DSP mul_reg_2134_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg_reg is absorbed into DSP mul_reg_2134_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_3_U/p_reg0 is absorbed into DSP mul_reg_2134_reg.
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[0]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[1]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[2]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1629_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_100_cast_reg_1640_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_88_reg_1596_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_13_reg_2446_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_13_reg_2446_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_6_reg_2406_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1724_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1729_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[2]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[3]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[4]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[5]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[6]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[7]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[8]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[9]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[10]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1890_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1895_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[11]' (FDRE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_83_reg_1880_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2436_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2436_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2436_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2396_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2441_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2441_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2441_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2441_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_8_reg_2416_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2421_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2421_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_s_reg_2426_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_s_reg_2361_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_s_reg_2361_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_s_reg_2361_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_s_reg_2361_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_s_reg_2361_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_mid1_reg_2517_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/ia_1_reg_2460_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2371_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2396_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2396_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2376_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2401_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2381_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_6_reg_2406_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[4]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_11_reg_2366_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2386_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/ia_1_reg_2460_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_mid1_reg_2508_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/ia_1_reg_2460_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_mid1_reg_2499_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_5_reg_2401_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_3_reg_2351_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_3_reg_2351_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_3_reg_2351_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_3_reg_2351_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_7_reg_2356_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_7_reg_2356_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_18_7_reg_2356_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_1_mid2_reg_2576_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_14_reg_2376_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_2_reg_2386_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_2_reg_2386_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2670_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_24_reg_2724_reg[1] )
WARNING: [Synth 8-3332] Sequential element (tmp_21_1_mid2_reg_2576_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_21_1_reg_2381_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_24_reg_2724_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_21_5_reg_2401_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/i3_mid2_reg_1262_reg[0]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_124_cast_reg_1273_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[0]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_121_reg_1216_reg[0]' (FD) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_121_reg_1216_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/\Conv_1_28_16_3_U0/tmp_121_reg_1216_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[1]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[2]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[2]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[3]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[3]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[4]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[4]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1449_reg[5]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1454_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[5]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[6]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1439_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/\Conv_1_28_16_3_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_2/FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0]' (FDE) to 'inst/i_14_2/FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1773_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/\arrayNo1_reg_1952_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1753_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1753_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1753_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1753_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1753_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/\arrayNo1_reg_1952_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_MASTER.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].remd_tmp_reg[5][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[7]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].remd_tmp_reg[6][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[30]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[29]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[28]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[11]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[10]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[9]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[8]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[7]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[6]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[5]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[4]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[3]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[2]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[1]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1903_pp2_iter23_reg_reg[0]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[10]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[9]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[8]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[7]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[6]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[5]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[4]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[3]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[2]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[1]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[11]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[10]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[9]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[8]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[7]__0) is unused and will be removed from module FC_128_10_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:15 . Memory (MB): peak = 1029.082 ; gain = 675.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                 | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/i_14_0/Pool_32_24_4_U0 | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg                    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst                        | Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst                        | Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_11_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                 | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_10_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                 | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_9_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_8_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_7_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_6_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_5_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_4_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_3_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_2_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_1_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_0_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pool_32_24_4_s               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | (C'+((D'+A2)*(B:0x1a)')')' | 11     | 14     | 6      | 6      | 14     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|cnn_ama_addmuladdhbi_DSP48_1 | (C'+((D+A'')*(B:0x1a)')')' | 6      | 18     | 6      | 11     | 14     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|cnn                          | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | ((A:0xccd)'*B'')'          | 11     | 13     | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4nMgi_DSP48_4 | (C'+(A''*(B:0xb)')')'      | 8      | 8      | 5      | -      | 7      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4nMgi_DSP48_4 | (C'+(A''*(B:0xd)')')'      | 8      | 8      | 5      | -      | 8      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mul_mul_14ns_IfE_DSP48_2 | ((A:0x5556)'*B2)'          | 14     | 16     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'                 | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_0/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_88/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_96/connect_1_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_3_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_4_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_5_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     26080|
|2     |cnn__GB1      |           1|     10220|
|3     |cnn__GB2      |           1|     18721|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:03:49 . Memory (MB): peak = 1051.836 ; gain = 698.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:58 ; elapsed = 00:04:10 . Memory (MB): peak = 1094.012 ; gain = 740.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                 | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/i_14_0/Pool_32_24_4_U0 | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg                    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst                        | Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst                        | Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     26080|
|2     |cnn__GB1      |           1|     10220|
|3     |cnn__GB2      |           1|     18710|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:47 ; elapsed = 00:05:00 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_0_ce1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15967 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15968 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15969 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15970 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15971 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15972 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15973 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15974 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15975 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15976 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_load_reg_19450  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/ap_enable_reg_pp2_iter21  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15977 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_5_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_1_28_16_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:56 ; elapsed = 00:05:09 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:57 ; elapsed = 00:05:10 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:05 ; elapsed = 00:05:19 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:05 ; elapsed = 00:05:19 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:06 ; elapsed = 00:05:19 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:06 ; elapsed = 00:05:19 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Pool_32_24_4_U0/tmp_21_13_mid2_reg_2654_pp2_iter3_reg_reg[10]                                                                    | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Conv_16_26_32_3_U0/exitcond_flatten9_reg_1645_pp2_iter9_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/exitcond_flatten5_reg_1552_pp1_iter4_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_1_28_16_3_U0/exitcond_flatten13_reg_1278_pp1_iter6_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][6]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][6]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][6]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][6]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][7]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][7]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][7]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][7]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten_reg_1920_pp3_iter11_reg_reg[0]                                                                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_1626_pp2_iter14_reg_reg[0]                                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_1626_pp2_iter21_reg_reg[0]                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_64_reg_1667_pp2_iter16_reg_reg[3]                                                                               | 11     | 4     | NO           | NO                 | NO                | 4      | 0       | 
|cnn         | FC_128_10_U0/tmp_17_mid2_v_reg_1935_pp3_iter9_reg_reg[3]                                                                         | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/arrayNo1_reg_1952_pp3_iter13_reg_reg[4]                                                                             | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten_reg_2102_pp3_iter14_reg_reg[0]                                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_1758_pp2_iter6_reg_reg[0]                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_1758_pp2_iter18_reg_reg[0]                                                                  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_1758_pp2_iter25_reg_reg[0]                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/tmp_76_reg_1809_pp2_iter22_reg_reg[3]                                                                             | 14     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_1152_128_U0/tmp_36_mid2_v_reg_2117_pp3_iter15_reg_reg[7]                                                                      | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/arrayNo3_reg_2139_pp3_iter16_reg_reg[7]                                                                           | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | Conv_16_26_32_3_U0/ap_enable_reg_pp2_iter11_reg                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_1_28_16_3_U0/ap_enable_reg_pp1_iter8_reg                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter17_reg                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter23_reg                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter21_reg                                                                                      | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter27_reg                                                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1204|
|2     |DSP48E1    |    20|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     2|
|7     |DSP48E1_5  |     2|
|8     |LUT1       |   413|
|9     |LUT2       |  2479|
|10    |LUT3       |  1510|
|11    |LUT4       |  1696|
|12    |LUT5       |   843|
|13    |LUT6       |  7138|
|14    |MUXF7      |   912|
|15    |MUXF8      |   416|
|16    |RAM32M     |    30|
|17    |RAM64M     |  2470|
|18    |RAM64X1D   |   494|
|19    |RAMB18E1_1 |     3|
|20    |RAMB18E1_2 |    11|
|21    |RAMB36E1   |    16|
|22    |RAMB36E1_2 |     1|
|23    |RAMB36E1_4 |     4|
|24    |RAMB36E1_5 |    96|
|25    |SRL16E     |    90|
|26    |SRLC32E    |     1|
|27    |FDRE       |  5874|
|28    |FDSE       |    29|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------+------+
|      |Instance                                 |Module                            |Cells |
+------+-----------------------------------------+----------------------------------+------+
|1     |top                                      |                                  | 25760|
|2     |  inst                                   |cnn                               | 25760|
|3     |    AXI_DMA_MASTER_U0                    |AXI_DMA_MASTER                    |  2030|
|4     |      cnn_mul_32s_32s_3bkb_U74           |cnn_mul_32s_32s_3bkb_56           |   731|
|5     |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_59 |   731|
|6     |      cnn_mul_32s_32s_3bkb_U75           |cnn_mul_32s_32s_3bkb_57           |   731|
|7     |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_58 |   731|
|8     |    AXI_DMA_SLAVE_U0                     |AXI_DMA_SLAVE                     |  1829|
|9     |      cnn_mul_32s_32s_3bkb_U1            |cnn_mul_32s_32s_3bkb_52           |   731|
|10    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_55 |   731|
|11    |      cnn_mul_32s_32s_3bkb_U2            |cnn_mul_32s_32s_3bkb_53           |   731|
|12    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_54 |   731|
|13    |    Conv_16_26_32_3_U0                   |Conv_16_26_32_3_s                 |  4457|
|14    |      A_V_3_U                            |Conv_16_26_32_3_sg8j              |  2503|
|15    |        Conv_16_26_32_3_sg8j_ram_U       |Conv_16_26_32_3_sg8j_ram          |  2503|
|16    |      B_V_1_U                            |Conv_16_26_32_3_sfYi              |     7|
|17    |        Conv_16_26_32_3_sfYi_ram_U       |Conv_16_26_32_3_sfYi_ram          |     7|
|18    |      cnn_mul_32s_32s_3bkb_U20           |cnn_mul_32s_32s_3bkb_50           |   731|
|19    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_51 |   731|
|20    |    Conv_1_28_16_3_U0                    |Conv_1_28_16_3_s                  |  1836|
|21    |      A_V_U                              |Conv_1_28_16_3_s_eOg              |   110|
|22    |        Conv_1_28_16_3_s_eOg_ram_U       |Conv_1_28_16_3_s_eOg_ram          |   110|
|23    |      B_V_U                              |Conv_1_28_16_3_s_dEe              |     4|
|24    |        Conv_1_28_16_3_s_dEe_ram_U       |Conv_1_28_16_3_s_dEe_ram          |     4|
|25    |      cnn_mul_32s_32s_3bkb_U12           |cnn_mul_32s_32s_3bkb_48           |   731|
|26    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_49 |   731|
|27    |    FC_1152_128_U0                       |FC_1152_128_s                     |  3487|
|28    |      A_V_2_0_U                          |FC_1152_128_s_A_VjbC              |    62|
|29    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_47       |    62|
|30    |      A_V_2_10_U                         |FC_1152_128_s_A_VjbC_21           |    62|
|31    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_46       |    62|
|32    |      A_V_2_11_U                         |FC_1152_128_s_A_VjbC_22           |    62|
|33    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_45       |    62|
|34    |      A_V_2_1_U                          |FC_1152_128_s_A_VjbC_23           |    62|
|35    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_44       |    62|
|36    |      A_V_2_2_U                          |FC_1152_128_s_A_VjbC_24           |    62|
|37    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_43       |    62|
|38    |      A_V_2_3_U                          |FC_1152_128_s_A_VjbC_25           |    62|
|39    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_42       |    62|
|40    |      A_V_2_4_U                          |FC_1152_128_s_A_VjbC_26           |    62|
|41    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_41       |    62|
|42    |      A_V_2_5_U                          |FC_1152_128_s_A_VjbC_27           |    63|
|43    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_40       |    63|
|44    |      A_V_2_6_U                          |FC_1152_128_s_A_VjbC_28           |    62|
|45    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_39       |    62|
|46    |      A_V_2_7_U                          |FC_1152_128_s_A_VjbC_29           |    62|
|47    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_38       |    62|
|48    |      A_V_2_8_U                          |FC_1152_128_s_A_VjbC_30           |    62|
|49    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_37       |    62|
|50    |      A_V_2_9_U                          |FC_1152_128_s_A_VjbC_31           |    62|
|51    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram          |    62|
|52    |      cnn_mul_32s_32s_3bkb_U37           |cnn_mul_32s_32s_3bkb_32           |   731|
|53    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_36 |   731|
|54    |      cnn_urem_11ns_8nsHfu_U38           |cnn_urem_11ns_8nsHfu              |   172|
|55    |        cnn_urem_11ns_8nsHfu_div_U       |cnn_urem_11ns_8nsHfu_div_34       |   172|
|56    |          cnn_urem_11ns_8nsHfu_div_u_0   |cnn_urem_11ns_8nsHfu_div_u_35     |   161|
|57    |      cnn_urem_11ns_8nsHfu_U41           |cnn_urem_11ns_8nsHfu_33           |   173|
|58    |        cnn_urem_11ns_8nsHfu_div_U       |cnn_urem_11ns_8nsHfu_div          |   173|
|59    |          cnn_urem_11ns_8nsHfu_div_u_0   |cnn_urem_11ns_8nsHfu_div_u        |   162|
|60    |    FC_128_10_U0                         |FC_128_10_s                       |  2235|
|61    |      A_V_3_0_U                          |FC_128_10_s_A_V_3_0               |    21|
|62    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_20        |    21|
|63    |      A_V_3_1_U                          |FC_128_10_s_A_V_3_0_3             |    20|
|64    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_19        |    20|
|65    |      A_V_3_2_U                          |FC_128_10_s_A_V_3_0_4             |    20|
|66    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_18        |    20|
|67    |      A_V_3_3_U                          |FC_128_10_s_A_V_3_0_5             |    52|
|68    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_17        |    52|
|69    |      A_V_3_4_U                          |FC_128_10_s_A_V_3_0_6             |    20|
|70    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_16        |    20|
|71    |      A_V_3_5_U                          |FC_128_10_s_A_V_3_0_7             |    20|
|72    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_15        |    20|
|73    |      A_V_3_6_U                          |FC_128_10_s_A_V_3_0_8             |    20|
|74    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_14        |    20|
|75    |      A_V_3_7_U                          |FC_128_10_s_A_V_3_0_9             |    36|
|76    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_13        |    36|
|77    |      A_V_3_8_U                          |FC_128_10_s_A_V_3_0_10            |    28|
|78    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram           |    28|
|79    |      A_V_3_9_U                          |FC_128_10_s_A_V_3_9               |    44|
|80    |        FC_128_10_s_A_V_3_9_ram_U        |FC_128_10_s_A_V_3_9_ram           |    44|
|81    |      B_V_3_9_U                          |FC_128_10_s_B_V_3_9               |    36|
|82    |        FC_128_10_s_B_V_3_9_ram_U        |FC_128_10_s_B_V_3_9_ram           |    36|
|83    |      cnn_mul_32s_32s_3bkb_U56           |cnn_mul_32s_32s_3bkb_11           |   731|
|84    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_12 |   731|
|85    |      cnn_urem_7ns_5ns_KfY_U57           |cnn_urem_7ns_5ns_KfY              |    83|
|86    |        cnn_urem_7ns_5ns_KfY_div_U       |cnn_urem_7ns_5ns_KfY_div          |    83|
|87    |          cnn_urem_7ns_5ns_KfY_div_u_0   |cnn_urem_7ns_5ns_KfY_div_u        |    76|
|88    |      cnn_urem_8ns_5ns_Lf8_U58           |cnn_urem_8ns_5ns_Lf8              |   102|
|89    |        cnn_urem_8ns_5ns_Lf8_div_U       |cnn_urem_8ns_5ns_Lf8_div          |   102|
|90    |          cnn_urem_8ns_5ns_Lf8_div_u_0   |cnn_urem_8ns_5ns_Lf8_div_u        |    97|
|91    |    Pool_32_24_4_U0                      |Pool_32_24_4_s                    |  8710|
|92    |      A_V_2_U                            |Pool_32_24_4_s_A_ibs              |  4794|
|93    |        Pool_32_24_4_s_A_ibs_ram_U       |Pool_32_24_4_s_A_ibs_ram          |  4794|
|94    |      cnn_mul_32s_32s_3bkb_U31           |cnn_mul_32s_32s_3bkb              |   731|
|95    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0    |   731|
|96    |    connect_0_V_V_U                      |fifo_w16_d1000_A                  |   148|
|97    |    connect_1_V_V_U                      |fifo_w16_d10000_A                 |   187|
|98    |    connect_2_V_V_U                      |fifo_w16_d10000_A_0               |   198|
|99    |    connect_3_V_V_U                      |fifo_w16_d2000_A                  |   153|
|100   |    connect_4_V_V_U                      |fifo_w16_d1000_A_1                |   149|
|101   |    connect_5_V_V_U                      |fifo_w16_d1000_A_2                |   163|
|102   |    start_for_AXI_DMAShg_U               |start_for_AXI_DMAShg              |    11|
|103   |    start_for_Conv_16OgC_U               |start_for_Conv_16OgC              |    11|
|104   |    start_for_Conv_1_Ngs_U               |start_for_Conv_1_Ngs              |     9|
|105   |    start_for_FC_1152QgW_U               |start_for_FC_1152QgW              |    11|
|106   |    start_for_FC_128_Rg6_U               |start_for_FC_128_Rg6              |    10|
|107   |    start_for_Pool_32PgM_U               |start_for_Pool_32PgM              |    10|
+------+-----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:06 ; elapsed = 00:05:19 . Memory (MB): peak = 1241.414 ; gain = 887.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:24 ; elapsed = 00:04:51 . Memory (MB): peak = 1241.414 ; gain = 511.984
Synthesis Optimization Complete : Time (s): cpu = 00:05:07 ; elapsed = 00:05:20 . Memory (MB): peak = 1241.414 ; gain = 887.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2994 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2470 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 494 instances

INFO: [Common 17-83] Releasing license: Synthesis
684 Infos, 454 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:33 ; elapsed = 00:05:48 . Memory (MB): peak = 1241.414 ; gain = 899.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1241.414 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.414 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.414 ; gain = 0.000
