// Seed: 1089389432
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri  id_2
);
  wand id_4;
  assign id_4 = {1, id_0};
endmodule
module module_1 #(
    parameter id_13 = 32'd53,
    parameter id_15 = 32'd12
) (
    output wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9
    , id_26,
    output uwire id_10,
    output tri id_11,
    input supply0 id_12,
    input tri0 _id_13,
    output wor id_14,
    input wand _id_15,
    input supply1 id_16,
    input uwire id_17,
    output wand id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri1 id_21,
    output wand id_22,
    output tri0 id_23,
    output wand id_24
    , id_27
);
  assign id_10 = 1 & id_2;
  logic [id_13 : id_15  +  -1 'b0] id_28 = "";
  logic id_29;
  wire id_30;
  if (1) begin : LABEL_0
    assign id_27 = id_28 & id_29 & 1;
  end else assign id_3 = 1;
  assign id_9 = id_17;
  module_0 modCall_1 (
      id_16,
      id_6,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
