Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  5 09:16:58 2025
| Host         : 612-39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (280)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 120 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_div_freq/counttick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (280)
--------------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  295          inf        0.000                      0                  295           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           295 Endpoints
Min Delay           295 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.984ns  (logic 5.463ns (42.073%)  route 7.522ns (57.927%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.661     7.201    u_time_display/en_IBUF
    SLICE_X1Y169         LUT4 (Prop_lut4_I3_O)        0.152     7.353 r  u_time_display/led_en_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.860     9.213    led_en_OBUF[7]
    A18                  OBUF (Prop_obuf_I_O)         3.771    12.984 r  led_en_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.984    led_en[7]
    A18                                                               r  led_en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 5.476ns (42.283%)  route 7.476ns (57.717%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.660     7.200    u_time_display/en_IBUF
    SLICE_X1Y169         LUT4 (Prop_lut4_I3_O)        0.152     7.352 r  u_time_display/led_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.815     9.167    led_en_OBUF[5]
    B20                  OBUF (Prop_obuf_I_O)         3.785    12.952 r  led_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.952    led_en[5]
    B20                                                               r  led_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.765ns  (logic 5.436ns (42.586%)  route 7.329ns (57.414%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.418     6.958    u_time_display/en_IBUF
    SLICE_X1Y170         LUT4 (Prop_lut4_I3_O)        0.119     7.077 r  u_time_display/led_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.910     8.988    led_en_OBUF[6]
    A20                  OBUF (Prop_obuf_I_O)         3.777    12.765 r  led_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.765    led_en[6]
    A20                                                               r  led_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.640ns  (logic 5.413ns (42.822%)  route 7.227ns (57.178%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.414     6.954    u_time_display/en_IBUF
    SLICE_X1Y170         LUT4 (Prop_lut4_I2_O)        0.118     7.072 r  u_time_display/led_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.885    led_en_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.755    12.640 r  led_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.640    led_en[1]
    E19                                                               r  led_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 5.214ns (41.512%)  route 7.347ns (58.488%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.660     7.200    u_time_display/en_IBUF
    SLICE_X1Y169         LUT4 (Prop_lut4_I3_O)        0.124     7.324 r  u_time_display/led_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.686     9.011    led_en_OBUF[4]
    E18                  OBUF (Prop_obuf_I_O)         3.550    12.561 r  led_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.561    led_en[4]
    E18                                                               r  led_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.545ns  (logic 5.216ns (41.580%)  route 7.329ns (58.420%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.661     7.201    u_time_display/en_IBUF
    SLICE_X1Y169         LUT4 (Prop_lut4_I2_O)        0.124     7.325 r  u_time_display/led_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.993    led_en_OBUF[3]
    F18                  OBUF (Prop_obuf_I_O)         3.552    12.545 r  led_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.545    led_en[3]
    F18                                                               r  led_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 5.222ns (42.290%)  route 7.126ns (57.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.414     6.954    u_time_display/en_IBUF
    SLICE_X1Y170         LUT4 (Prop_lut4_I2_O)        0.124     7.078 r  u_time_display/led_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.790    led_en_OBUF[0]
    C19                  OBUF (Prop_obuf_I_O)         3.558    12.348 r  led_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.348    led_en[0]
    C19                                                               r  led_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.304ns  (logic 5.212ns (42.359%)  route 7.092ns (57.641%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W4                   IBUF (Prop_ibuf_I_O)         1.540     1.540 f  en_IBUF_inst/O
                         net (fo=8, routed)           5.418     6.958    u_time_display/en_IBUF
    SLICE_X1Y170         LUT4 (Prop_lut4_I2_O)        0.124     7.082 r  u_time_display/led_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.756    led_en_OBUF[2]
    D19                  OBUF (Prop_obuf_I_O)         3.548    12.304 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.304    led_en[2]
    D19                                                               r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_counter_30/count_bcd_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 1.646ns (15.140%)  route 9.226ns (84.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R1                   IBUF (Prop_ibuf_I_O)         1.522     1.522 f  rst_IBUF_inst/O
                         net (fo=130, routed)         8.698    10.220    u_counter_30/rst_IBUF
    SLICE_X4Y172         LUT4 (Prop_lut4_I1_O)        0.124    10.344 r  u_counter_30/count_bcd_reg[7]_i_1__1/O
                         net (fo=4, routed)           0.529    10.872    u_counter_30/count_bcd_reg[7]_i_1__1_n_0
    SLICE_X3Y172         FDCE                                         r  u_counter_30/count_bcd_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_counter_30/count_bcd_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 1.646ns (15.140%)  route 9.226ns (84.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R1                   IBUF (Prop_ibuf_I_O)         1.522     1.522 f  rst_IBUF_inst/O
                         net (fo=130, routed)         8.698    10.220    u_counter_30/rst_IBUF
    SLICE_X4Y172         LUT4 (Prop_lut4_I1_O)        0.124    10.344 r  u_counter_30/count_bcd_reg[7]_i_1__1/O
                         net (fo=4, routed)           0.529    10.872    u_counter_30/count_bcd_reg[7]_i_1__1_n_0
    SLICE_X3Y172         FDCE                                         r  u_counter_30/count_bcd_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter_30/btn_debounced_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter_30/btn_sync_d1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.889%)  route 0.105ns (39.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDCE                         0.000     0.000 r  u_counter_30/btn_debounced_reg/C
    SLICE_X8Y158         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_counter_30/btn_debounced_reg/Q
                         net (fo=5, routed)           0.105     0.269    u_counter_30/btn_debounced_reg_n_0
    SLICE_X9Y158         FDCE                                         r  u_counter_30/btn_sync_d1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter_30/count_bcd_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter_30/count_bcd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.616%)  route 0.155ns (45.384%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDCE                         0.000     0.000 r  u_counter_30/count_bcd_reg_reg[2]/C
    SLICE_X4Y172         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter_30/count_bcd_reg_reg[2]/Q
                         net (fo=7, routed)           0.155     0.296    u_counter_30/Q[2]
    SLICE_X3Y172         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  u_counter_30/count_bcd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.341    u_counter_30/p_1_in[4]
    SLICE_X3Y172         FDCE                                         r  u_counter_30/count_bcd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_div_freq/scancnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_div_freq/scancnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE                         0.000     0.000 r  u_div_freq/scancnt_reg[0]/C
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_div_freq/scancnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    u_div_freq/scancnt[0]
    SLICE_X1Y166         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  u_div_freq/scancnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_div_freq/scancnt_0[0]
    SLICE_X1Y166         FDCE                                         r  u_div_freq/scancnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter_30/count_bcd_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter_30/count_bcd_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDCE                         0.000     0.000 r  u_counter_30/count_bcd_reg_reg[6]/C
    SLICE_X3Y172         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter_30/count_bcd_reg_reg[6]/Q
                         net (fo=4, routed)           0.179     0.320    u_counter_30/Q[6]
    SLICE_X3Y172         LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  u_counter_30/count_bcd_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.362    u_counter_30/p_1_in[7]
    SLICE_X3Y172         FDCE                                         r  u_counter_30/count_bcd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_s3_counter/count_bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_s3_counter/count_bcd_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDCE                         0.000     0.000 r  u_s3_counter/count_bcd_reg_reg[4]/C
    SLICE_X1Y171         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_s3_counter/count_bcd_reg_reg[4]/Q
                         net (fo=5, routed)           0.179     0.320    u_s3_counter/Q[4]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.042     0.362 r  u_s3_counter/count_bcd_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    u_s3_counter/count_bcd_reg[6]_i_1__0_n_0
    SLICE_X1Y171         FDCE                                         r  u_s3_counter/count_bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter_30/count_bcd_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter_30/count_bcd_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDCE                         0.000     0.000 r  u_counter_30/count_bcd_reg_reg[6]/C
    SLICE_X3Y172         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter_30/count_bcd_reg_reg[6]/Q
                         net (fo=4, routed)           0.179     0.320    u_counter_30/Q[6]
    SLICE_X3Y172         LUT4 (Prop_lut4_I0_O)        0.045     0.365 r  u_counter_30/count_bcd_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    u_counter_30/p_1_in[6]
    SLICE_X3Y172         FDCE                                         r  u_counter_30/count_bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_s3_counter/count_bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_s3_counter/count_bcd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDCE                         0.000     0.000 r  u_s3_counter/count_bcd_reg_reg[4]/C
    SLICE_X1Y171         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_s3_counter/count_bcd_reg_reg[4]/Q
                         net (fo=5, routed)           0.179     0.320    u_s3_counter/Q[4]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.045     0.365 r  u_s3_counter/count_bcd_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    u_s3_counter/count_bcd_reg[4]_i_1__0_n_0
    SLICE_X1Y171         FDCE                                         r  u_s3_counter/count_bcd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_s3_counter/count_bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_s3_counter/count_bcd_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDCE                         0.000     0.000 r  u_s3_counter/count_bcd_reg_reg[4]/C
    SLICE_X1Y171         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_s3_counter/count_bcd_reg_reg[4]/Q
                         net (fo=5, routed)           0.181     0.322    u_s3_counter/Q[4]
    SLICE_X1Y171         LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  u_s3_counter/count_bcd_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.365    u_s3_counter/count_bcd_reg[7]_i_2__0_n_0
    SLICE_X1Y171         FDCE                                         r  u_s3_counter/count_bcd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_s3_counter/debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            plus_s3_counter/debounce_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDCE                         0.000     0.000 r  plus_s3_counter/debounce_cnt_reg[0]/C
    SLICE_X5Y165         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  plus_s3_counter/debounce_cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    plus_s3_counter/debounce_cnt_reg_n_0_[0]
    SLICE_X5Y165         LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  plus_s3_counter/debounce_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    plus_s3_counter/debounce_cnt[0]_i_1__0_n_0
    SLICE_X5Y165         FDCE                                         r  plus_s3_counter/debounce_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_s3_counter/count_bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_s3_counter/count_bcd_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDCE                         0.000     0.000 r  u_s3_counter/count_bcd_reg_reg[4]/C
    SLICE_X1Y171         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_s3_counter/count_bcd_reg_reg[4]/Q
                         net (fo=5, routed)           0.181     0.322    u_s3_counter/Q[4]
    SLICE_X1Y171         LUT3 (Prop_lut3_I2_O)        0.045     0.367 r  u_s3_counter/count_bcd_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.367    u_s3_counter/count_bcd_reg[5]_i_1__0_n_0
    SLICE_X1Y171         FDCE                                         r  u_s3_counter/count_bcd_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





