#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f99f8e041c0 .scope module, "queue_tb" "queue_tb" 2 1;
 .timescale 0 0;
v0x7f99f8e14dc0_0 .var "clk", 0 0;
v0x7f99f8e14e50_0 .net "rd_data", 32 0, v0x7f99f8e14800_0;  1 drivers
v0x7f99f8e14ee0_0 .var "rd_en", 0 0;
v0x7f99f8e14fb0_0 .var "rst", 0 0;
v0x7f99f8e15060_0 .var "wr_data", 32 0;
v0x7f99f8e15130_0 .var "wr_en", 0 0;
S_0x7f99f8e04340 .scope module, "queue_instance" "queue" 2 9, 3 1 0, S_0x7f99f8e041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 33 "wr_data";
    .port_info 5 /OUTPUT 33 "rd_data";
v0x7f99f8e04600_0 .net "clk", 0 0, v0x7f99f8e14dc0_0;  1 drivers
v0x7f99f8e146b0_0 .var/i "i", 31 0;
v0x7f99f8e14750 .array "queue_data", 0 127, 32 0;
v0x7f99f8e14800_0 .var "rd_data", 32 0;
v0x7f99f8e148a0_0 .net "rd_en", 0 0, v0x7f99f8e14ee0_0;  1 drivers
v0x7f99f8e14980_0 .var "rd_ptr", 6 0;
v0x7f99f8e14a30_0 .net "rst", 0 0, v0x7f99f8e14fb0_0;  1 drivers
v0x7f99f8e14ad0_0 .net "wr_data", 32 0, v0x7f99f8e15060_0;  1 drivers
v0x7f99f8e14b80_0 .net "wr_en", 0 0, v0x7f99f8e15130_0;  1 drivers
v0x7f99f8e14c90_0 .var "wr_ptr", 6 0;
E_0x7f99f8e045c0/0 .event edge, v0x7f99f8e14a30_0;
E_0x7f99f8e045c0/1 .event posedge, v0x7f99f8e04600_0;
E_0x7f99f8e045c0 .event/or E_0x7f99f8e045c0/0, E_0x7f99f8e045c0/1;
    .scope S_0x7f99f8e04340;
T_0 ;
    %wait E_0x7f99f8e045c0;
    %load/vec4 v0x7f99f8e14a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f99f8e146b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7f99f8e146b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 33;
    %ix/getv/s 3, v0x7f99f8e146b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f99f8e14750, 0, 4;
    %load/vec4 v0x7f99f8e146b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f99f8e146b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x7f99f8e14c90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x7f99f8e14980_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7f99f8e14800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f99f8e148a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7f99f8e14980_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7f99f8e14750, 4;
    %store/vec4 v0x7f99f8e14800_0, 0, 33;
    %load/vec4 v0x7f99f8e14980_0;
    %subi 1, 0, 7;
    %store/vec4 v0x7f99f8e14980_0, 0, 7;
T_0.4 ;
    %load/vec4 v0x7f99f8e14b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f99f8e14ad0_0;
    %load/vec4 v0x7f99f8e14c90_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x7f99f8e14750, 4, 0;
    %load/vec4 v0x7f99f8e14c90_0;
    %subi 1, 0, 7;
    %store/vec4 v0x7f99f8e14c90_0, 0, 7;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f99f8e041c0;
T_1 ;
    %delay 25, 0;
    %load/vec4 v0x7f99f8e14dc0_0;
    %inv;
    %store/vec4 v0x7f99f8e14dc0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f99f8e041c0;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "queue_test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f99f8e041c0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e14fb0_0, 0, 1;
    %pushi/vec4 25, 0, 33;
    %store/vec4 v0x7f99f8e15060_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14fb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 78, 0, 33;
    %store/vec4 v0x7f99f8e15060_0, 0, 33;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %pushi/vec4 738, 0, 33;
    %store/vec4 v0x7f99f8e15060_0, 0, 33;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e15130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99f8e14ee0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %vpi_call 2 44 "$display", "tested" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/queue_tb.v";
    "components/queue.v";
