#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5c7ede4f95c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x5c7ede528c90_0 .var "t_clock", 0 0;
v0x5c7ede528d50_0 .var "t_ei", 0 0;
v0x5c7ede528e10_0 .net "t_eu", 0 0, L_0x5c7ede529020;  1 drivers
v0x5c7ede528eb0_0 .net "t_q3_q0", 3 0, L_0x5c7ede53a940;  1 drivers
v0x5c7ede528f80_0 .var "t_reset_", 0 0;
S_0x5c7ede4f65e0 .scope module, "count" "n4_b2_counter" 2 7, 3 3 0, S_0x5c7ede4f95c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 4 "q3_q0";
    .port_info 2 /INPUT 1 "m_ei";
    .port_info 3 /INPUT 1 "m_clock";
    .port_info 4 /INPUT 1 "m_reset_";
v0x5c7ede528670_0 .net "eu", 0 0, L_0x5c7ede529020;  alias, 1 drivers
v0x5c7ede528750_0 .net "eu3_eu0", 3 0, L_0x5c7ede53a810;  1 drivers
v0x5c7ede528830_0 .net "m_clock", 0 0, v0x5c7ede528c90_0;  1 drivers
v0x5c7ede528960_0 .net "m_ei", 0 0, v0x5c7ede528d50_0;  1 drivers
v0x5c7ede528a00_0 .net "m_reset_", 0 0, v0x5c7ede528f80_0;  1 drivers
v0x5c7ede528b30_0 .net "q3_q0", 3 0, L_0x5c7ede53a940;  alias, 1 drivers
L_0x5c7ede529020 .part L_0x5c7ede53a810, 3, 1;
L_0x5c7ede539be0 .part L_0x5c7ede53a810, 0, 1;
L_0x5c7ede53a280 .part L_0x5c7ede53a810, 1, 1;
L_0x5c7ede53a810 .concat8 [ 1 1 1 1], L_0x5c7ede529320, L_0x5c7ede539870, L_0x5c7ede539ee0, L_0x5c7ede53a4a0;
L_0x5c7ede53a940 .concat8 [ 1 1 1 1], v0x5c7ede4f8f70_0, v0x5c7ede525980_0, v0x5c7ede526aa0_0, v0x5c7ede527cd0_0;
L_0x5c7ede53a9e0 .part L_0x5c7ede53a810, 2, 1;
S_0x5c7ede4fdf80 .scope module, "count0" "b2_counter" 3 13, 4 3 0, S_0x5c7ede4f65e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x5c7ede4f8f70_0 .var "OUTR", 0 0;
v0x5c7ede4f5f90_0 .net *"_ivl_3", 31 0, L_0x5c7ede529440;  1 drivers
L_0x7a754ccd7018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede4f3300_0 .net *"_ivl_6", 30 0, L_0x7a754ccd7018;  1 drivers
L_0x7a754ccd7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede524b30_0 .net/2u *"_ivl_7", 31 0, L_0x7a754ccd7060;  1 drivers
v0x5c7ede524c10_0 .net *"_ivl_9", 0 0, L_0x5c7ede539510;  1 drivers
v0x5c7ede524d20_0 .net "a", 0 0, L_0x5c7ede5291d0;  1 drivers
v0x5c7ede524dc0_0 .net "clock", 0 0, v0x5c7ede528c90_0;  alias, 1 drivers
v0x5c7ede524e60_0 .net "ei", 0 0, v0x5c7ede528d50_0;  alias, 1 drivers
v0x5c7ede524f00_0 .net "eu", 0 0, L_0x5c7ede529320;  1 drivers
v0x5c7ede524fa0_0 .net "q", 0 0, v0x5c7ede4f8f70_0;  1 drivers
v0x5c7ede525070_0 .net "reset_", 0 0, v0x5c7ede528f80_0;  alias, 1 drivers
E_0x5c7ede503930 .event posedge, v0x5c7ede524dc0_0;
E_0x5c7ede503a90 .event anyedge, L_0x5c7ede539510;
L_0x5c7ede529440 .concat [ 1 31 0 0], v0x5c7ede528f80_0, L_0x7a754ccd7018;
L_0x5c7ede539510 .cmp/eq 32, L_0x5c7ede529440, L_0x7a754ccd7060;
S_0x5c7ede4fe160 .scope module, "inc" "b2_halfadder" 4 12, 5 14 0, S_0x5c7ede4fdf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5c7ede5291d0 .functor XOR 1, v0x5c7ede4f8f70_0, v0x5c7ede528d50_0, C4<0>, C4<0>;
L_0x5c7ede529320 .functor AND 1, v0x5c7ede4f8f70_0, v0x5c7ede528d50_0, C4<1>, C4<1>;
v0x5c7ede4f5b20_0 .net "cin", 0 0, v0x5c7ede528d50_0;  alias, 1 drivers
v0x5c7ede4f91f0_0 .net "cout", 0 0, L_0x5c7ede529320;  alias, 1 drivers
v0x5c7ede4f6210_0 .net "s", 0 0, L_0x5c7ede5291d0;  alias, 1 drivers
v0x5c7ede4f3580_0 .net "x", 0 0, v0x5c7ede4f8f70_0;  alias, 1 drivers
S_0x5c7ede5251a0 .scope module, "count1" "b2_counter" 3 19, 4 3 0, S_0x5c7ede4f65e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x5c7ede525980_0 .var "OUTR", 0 0;
v0x5c7ede525a60_0 .net *"_ivl_3", 31 0, L_0x5c7ede5399e0;  1 drivers
L_0x7a754ccd70a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede525b40_0 .net *"_ivl_6", 30 0, L_0x7a754ccd70a8;  1 drivers
L_0x7a754ccd70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede525c00_0 .net/2u *"_ivl_7", 31 0, L_0x7a754ccd70f0;  1 drivers
v0x5c7ede525ce0_0 .net *"_ivl_9", 0 0, L_0x5c7ede539aa0;  1 drivers
v0x5c7ede525df0_0 .net "a", 0 0, L_0x5c7ede539740;  1 drivers
v0x5c7ede525e90_0 .net "clock", 0 0, v0x5c7ede528c90_0;  alias, 1 drivers
v0x5c7ede525f60_0 .net "ei", 0 0, L_0x5c7ede539be0;  1 drivers
v0x5c7ede526030_0 .net "eu", 0 0, L_0x5c7ede539870;  1 drivers
v0x5c7ede526100_0 .net "q", 0 0, v0x5c7ede525980_0;  1 drivers
v0x5c7ede5261d0_0 .net "reset_", 0 0, v0x5c7ede528f80_0;  alias, 1 drivers
E_0x5c7ede503bf0 .event anyedge, L_0x5c7ede539aa0;
L_0x5c7ede5399e0 .concat [ 1 31 0 0], v0x5c7ede528f80_0, L_0x7a754ccd70a8;
L_0x5c7ede539aa0 .cmp/eq 32, L_0x5c7ede5399e0, L_0x7a754ccd70f0;
S_0x5c7ede525370 .scope module, "inc" "b2_halfadder" 4 12, 5 14 0, S_0x5c7ede5251a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5c7ede539740 .functor XOR 1, v0x5c7ede525980_0, L_0x5c7ede539be0, C4<0>, C4<0>;
L_0x5c7ede539870 .functor AND 1, v0x5c7ede525980_0, L_0x5c7ede539be0, C4<1>, C4<1>;
v0x5c7ede5255a0_0 .net "cin", 0 0, L_0x5c7ede539be0;  alias, 1 drivers
v0x5c7ede525680_0 .net "cout", 0 0, L_0x5c7ede539870;  alias, 1 drivers
v0x5c7ede525740_0 .net "s", 0 0, L_0x5c7ede539740;  alias, 1 drivers
v0x5c7ede525810_0 .net "x", 0 0, v0x5c7ede525980_0;  alias, 1 drivers
S_0x5c7ede5262d0 .scope module, "count2" "b2_counter" 3 25, 4 3 0, S_0x5c7ede4f65e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x5c7ede526aa0_0 .var "OUTR", 0 0;
v0x5c7ede526b80_0 .net *"_ivl_3", 31 0, L_0x5c7ede53a030;  1 drivers
L_0x7a754ccd7138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede526c60_0 .net *"_ivl_6", 30 0, L_0x7a754ccd7138;  1 drivers
L_0x7a754ccd7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede526d20_0 .net/2u *"_ivl_7", 31 0, L_0x7a754ccd7180;  1 drivers
v0x5c7ede526e00_0 .net *"_ivl_9", 0 0, L_0x5c7ede53a140;  1 drivers
v0x5c7ede526f10_0 .net "a", 0 0, L_0x5c7ede539dd0;  1 drivers
v0x5c7ede526fb0_0 .net "clock", 0 0, v0x5c7ede528c90_0;  alias, 1 drivers
v0x5c7ede5270a0_0 .net "ei", 0 0, L_0x5c7ede53a280;  1 drivers
v0x5c7ede527140_0 .net "eu", 0 0, L_0x5c7ede539ee0;  1 drivers
v0x5c7ede5272a0_0 .net "q", 0 0, v0x5c7ede526aa0_0;  1 drivers
v0x5c7ede527370_0 .net "reset_", 0 0, v0x5c7ede528f80_0;  alias, 1 drivers
E_0x5c7ede5037d0 .event anyedge, L_0x5c7ede53a140;
L_0x5c7ede53a030 .concat [ 1 31 0 0], v0x5c7ede528f80_0, L_0x7a754ccd7138;
L_0x5c7ede53a140 .cmp/eq 32, L_0x5c7ede53a030, L_0x7a754ccd7180;
S_0x5c7ede5264b0 .scope module, "inc" "b2_halfadder" 4 12, 5 14 0, S_0x5c7ede5262d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5c7ede539dd0 .functor XOR 1, v0x5c7ede526aa0_0, L_0x5c7ede53a280, C4<0>, C4<0>;
L_0x5c7ede539ee0 .functor AND 1, v0x5c7ede526aa0_0, L_0x5c7ede53a280, C4<1>, C4<1>;
v0x5c7ede5266c0_0 .net "cin", 0 0, L_0x5c7ede53a280;  alias, 1 drivers
v0x5c7ede5267a0_0 .net "cout", 0 0, L_0x5c7ede539ee0;  alias, 1 drivers
v0x5c7ede526860_0 .net "s", 0 0, L_0x5c7ede539dd0;  alias, 1 drivers
v0x5c7ede526930_0 .net "x", 0 0, v0x5c7ede526aa0_0;  alias, 1 drivers
S_0x5c7ede527430 .scope module, "count3" "b2_counter" 3 31, 4 3 0, S_0x5c7ede4f65e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eu";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "ei";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset_";
v0x5c7ede527cd0_0 .var "OUTR", 0 0;
v0x5c7ede527db0_0 .net *"_ivl_3", 31 0, L_0x5c7ede53a610;  1 drivers
L_0x7a754ccd71c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede527e90_0 .net *"_ivl_6", 30 0, L_0x7a754ccd71c8;  1 drivers
L_0x7a754ccd7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c7ede527f50_0 .net/2u *"_ivl_7", 31 0, L_0x7a754ccd7210;  1 drivers
v0x5c7ede528030_0 .net *"_ivl_9", 0 0, L_0x5c7ede53a6d0;  1 drivers
v0x5c7ede528140_0 .net "a", 0 0, L_0x5c7ede53a390;  1 drivers
v0x5c7ede5281e0_0 .net "clock", 0 0, v0x5c7ede528c90_0;  alias, 1 drivers
v0x5c7ede528280_0 .net "ei", 0 0, L_0x5c7ede53a9e0;  1 drivers
v0x5c7ede528350_0 .net "eu", 0 0, L_0x5c7ede53a4a0;  1 drivers
v0x5c7ede5284b0_0 .net "q", 0 0, v0x5c7ede527cd0_0;  1 drivers
v0x5c7ede528580_0 .net "reset_", 0 0, v0x5c7ede528f80_0;  alias, 1 drivers
E_0x5c7ede4e7250 .event anyedge, L_0x5c7ede53a6d0;
L_0x5c7ede53a610 .concat [ 1 31 0 0], v0x5c7ede528f80_0, L_0x7a754ccd71c8;
L_0x5c7ede53a6d0 .cmp/eq 32, L_0x5c7ede53a610, L_0x7a754ccd7210;
S_0x5c7ede527650 .scope module, "inc" "b2_halfadder" 4 12, 5 14 0, S_0x5c7ede527430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "cin";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5c7ede53a390 .functor XOR 1, v0x5c7ede527cd0_0, L_0x5c7ede53a9e0, C4<0>, C4<0>;
L_0x5c7ede53a4a0 .functor AND 1, v0x5c7ede527cd0_0, L_0x5c7ede53a9e0, C4<1>, C4<1>;
v0x5c7ede5278f0_0 .net "cin", 0 0, L_0x5c7ede53a9e0;  alias, 1 drivers
v0x5c7ede5279d0_0 .net "cout", 0 0, L_0x5c7ede53a4a0;  alias, 1 drivers
v0x5c7ede527a90_0 .net "s", 0 0, L_0x5c7ede53a390;  alias, 1 drivers
v0x5c7ede527b60_0 .net "x", 0 0, v0x5c7ede527cd0_0;  alias, 1 drivers
    .scope S_0x5c7ede4fdf80;
T_0 ;
    %wait E_0x5c7ede503a90;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7ede4f8f70_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c7ede4fdf80;
T_1 ;
    %wait E_0x5c7ede503930;
    %load/vec4 v0x5c7ede525070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5c7ede524d20_0;
    %assign/vec4 v0x5c7ede4f8f70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c7ede5251a0;
T_2 ;
    %wait E_0x5c7ede503bf0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7ede525980_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c7ede5251a0;
T_3 ;
    %wait E_0x5c7ede503930;
    %load/vec4 v0x5c7ede5261d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5c7ede525df0_0;
    %assign/vec4 v0x5c7ede525980_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c7ede5262d0;
T_4 ;
    %wait E_0x5c7ede5037d0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7ede526aa0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c7ede5262d0;
T_5 ;
    %wait E_0x5c7ede503930;
    %load/vec4 v0x5c7ede527370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5c7ede526f10_0;
    %assign/vec4 v0x5c7ede526aa0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c7ede527430;
T_6 ;
    %wait E_0x5c7ede4e7250;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7ede527cd0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c7ede527430;
T_7 ;
    %wait E_0x5c7ede503930;
    %load/vec4 v0x5c7ede528580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5c7ede528140_0;
    %assign/vec4 v0x5c7ede527cd0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5c7ede4f95c0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c7ede528c90_0;
    %inv;
    %store/vec4 v0x5c7ede528c90_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5c7ede4f95c0;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "n4_b2_counter_bench_waveform.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7ede528c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7ede528f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7ede528d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7ede528f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7ede528d50_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "n4_b2_counter_bench.v";
    "../11-07/n4_b2_counter.v";
    "../11-07/b2_counter.v";
    "../10-22/b2_halfadder.v";
