{
    "Comment": "This file is auto-generated by the tool. Do not modify",
    "Version": {
        "FileVersion": "2.0",
        "ToolVersion": "2023.2"
    },
    "Platform": {
        "Boards": [
            {
                "Devices": [
                    {
                        "Name": "xilinx_u250_gen3x16_xdma_4_1_202210_1",
                        "DdrBanks": [
                            {
                                "Name": "static_region_sim_ddr_0",
                                "Type": "ddr4",
                                "Size": "16GB",
                                "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
                                "BURST_LENGTH": "8",
                                "C0": {
                                    "APP_ADDR_WIDTH": "31",
                                    "APP_DATA_WIDTH": "512",
                                    "ControllerType": "DDR4_SDRAM",
                                    "DDR4_ADDR_WIDTH": "17",
                                    "DDR4_AXI_ADDR_WIDTH": "34",
                                    "DDR4_AXI_DATA_WIDTH": "512",
                                    "DDR4_AXI_ID_WIDTH": "1",
                                    "DDR4_AutoPrecharge": "false",
                                    "DDR4_AxiNarrowBurst": "false",
                                    "DDR4_BANK_GROUP_WIDTH": "2",
                                    "DDR4_BANK_WIDTH": "2",
                                    "DDR4_CL": "0",
                                    "DDR4_COLUMN_WIDTH": "10",
                                    "DDR4_CWL": "0",
                                    "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
                                    "DDR4_Ordering": "Normal",
                                    "DDR4_RANK_WIDTH": "1",
                                    "DDR4_ROW_WIDTH": "17",
                                    "DDR4_tCK": "833",
                                    "DDR4_tCKE": "0",
                                    "DDR4_tFAW": "16",
                                    "DDR4_tMRD": "2",
                                    "DDR4_tRAS": "39",
                                    "DDR4_tRCD": "17",
                                    "DDR4_tREFI": "9363",
                                    "DDR4_tRFC": "421",
                                    "DDR4_tRP": "17",
                                    "DDR4_tRRD_L": "6",
                                    "DDR4_tRRD_S": "4",
                                    "DDR4_tRTP": "10",
                                    "DDR4_tWR": "19",
                                    "DDR4_tWTR_L": "10",
                                    "DDR4_tWTR_S": "4",
                                    "DDR4_tXPR": "109",
                                    "DDR4_tZQCS": "128",
                                    "DDR4_tZQI": "0",
                                    "DDR4_tZQINIT": "256"
                                },
                                "CAS_LATENCY": "17",
                                "CAS_WRITE_LATENCY": "12",
                                "DATA_WIDTH": "72",
                                "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
                                "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
                                "TIMEPERIOD_PS": "833"
                            },
                            {
                                "Name": "static_region_sim_ddr_0",
                                "Type": "ddr4",
                                "Size": "16GB",
                                "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
                                "BURST_LENGTH": "8",
                                "C0": {
                                    "APP_ADDR_WIDTH": "31",
                                    "APP_DATA_WIDTH": "512",
                                    "ControllerType": "DDR4_SDRAM",
                                    "DDR4_ADDR_WIDTH": "17",
                                    "DDR4_AXI_ADDR_WIDTH": "34",
                                    "DDR4_AXI_DATA_WIDTH": "512",
                                    "DDR4_AXI_ID_WIDTH": "1",
                                    "DDR4_AutoPrecharge": "false",
                                    "DDR4_AxiNarrowBurst": "false",
                                    "DDR4_BANK_GROUP_WIDTH": "2",
                                    "DDR4_BANK_WIDTH": "2",
                                    "DDR4_CL": "0",
                                    "DDR4_COLUMN_WIDTH": "10",
                                    "DDR4_CWL": "0",
                                    "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
                                    "DDR4_Ordering": "Normal",
                                    "DDR4_RANK_WIDTH": "1",
                                    "DDR4_ROW_WIDTH": "17",
                                    "DDR4_tCK": "833",
                                    "DDR4_tCKE": "0",
                                    "DDR4_tFAW": "16",
                                    "DDR4_tMRD": "2",
                                    "DDR4_tRAS": "39",
                                    "DDR4_tRCD": "17",
                                    "DDR4_tREFI": "9363",
                                    "DDR4_tRFC": "421",
                                    "DDR4_tRP": "17",
                                    "DDR4_tRRD_L": "6",
                                    "DDR4_tRRD_S": "4",
                                    "DDR4_tRTP": "10",
                                    "DDR4_tWR": "19",
                                    "DDR4_tWTR_L": "10",
                                    "DDR4_tWTR_S": "4",
                                    "DDR4_tXPR": "109",
                                    "DDR4_tZQCS": "128",
                                    "DDR4_tZQI": "0",
                                    "DDR4_tZQINIT": "256"
                                },
                                "CAS_LATENCY": "17",
                                "CAS_WRITE_LATENCY": "12",
                                "DATA_WIDTH": "72",
                                "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
                                "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
                                "TIMEPERIOD_PS": "833"
                            }
                        ],
                        "PlatformData": {
                            "plp": {
                                "slaveBridge": "enabled",
                                "cdmaBaseAddress1": "0x0",
                                "ertCmdqBaseAddr": "0x008000000000",
                                "m2m_address": "0x00020000",
                                "cdmaBaseAddress2": "0x0",
                                "ertVersion": "30",
                                "dma": "xdma",
                                "ertBaseAddr": "0x0",
                                "ert": "enabled",
                                "peerToPeer": "enabled",
                                "cdmaBaseAddress0": "0x0",
                                "m2m": "enabled",
                                "cdmaBaseAddress3": "0x0",
                                "numCdma": "0"
                            },
                            "ulp": ""
                        }
                    }
                ],
                "NumBoards": "1"
            }
        ],
        "UnifiedPlatform": "true",
        "ExpandedPR": "false"
    }
}
