# Reading pref.tcl
vsim machxo2.OSCH
# vsim machxo2.OSCH 
# Start time: 10:40:22 on Aug 23,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading machxo2.OSCH
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 10:40:53 on Aug 23,2022, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# Loading project CURRENT_WAV_CTRL_FPGA
# Compile of ci_stim_fpga.v was successful.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim work.ci_stim_fpga_wrapper_tb
# vsim work.ci_stim_fpga_wrapper_tb 
# Start time: 10:42:45 on Aug 23,2022
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
add wave -position insertpoint  \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_ano_top \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_ano_bot \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_cat_top \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_cat_bot \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_curr_ena
run -all
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(61)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 61
run -all
# End time: 10:44:21 on Aug 23,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 4
