Analysis & Synthesis report for antfarm
Fri Dec 06 00:34:41 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: kevansVGA:inst8
 12. Parameter Settings for User Entity Instance: probe:inst|displayEncoder:inst_displayEncoder1
 13. Parameter Settings for User Entity Instance: probe:inst|displayEncoder:inst_displayEncoder2
 14. Port Connectivity Checks: "probe:inst|display:inst_23"
 15. Port Connectivity Checks: "probe:inst|display:inst_22"
 16. Port Connectivity Checks: "probe:inst|display:inst_21"
 17. Port Connectivity Checks: "probe:inst|display:inst_13"
 18. Port Connectivity Checks: "probe:inst|display:inst_12"
 19. Port Connectivity Checks: "probe:inst|display:inst_11"
 20. Port Connectivity Checks: "kevansVGA:inst8|vga640x480:display"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 06 00:34:41 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; antfarm                                         ;
; Top-level Entity Name              ; antfarm                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 111                                             ;
;     Total combinational functions  ; 97                                              ;
;     Dedicated logic registers      ; 39                                              ;
; Total registers                    ; 39                                              ;
; Total pins                         ; 74                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; antfarm            ; antfarm            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; antfarm.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf                   ;         ;
; display.v                        ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/display.v                     ;         ;
; blockDisp.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/blockDisp.v                   ;         ;
; output_files/displayEncoder.v    ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v ;         ;
; output_files/probe.v             ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v          ;         ;
; vga640x480.v                     ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v                  ;         ;
; kevansVGA.v                      ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v                   ;         ;
; kevansVGAtesterthing.v           ; yes             ; User Verilog HDL File              ; C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGAtesterthing.v        ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 111     ;
;                                             ;         ;
; Total combinational functions               ; 97      ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 55      ;
;     -- 3 input functions                    ; 14      ;
;     -- <=2 input functions                  ; 28      ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 79      ;
;     -- arithmetic mode                      ; 18      ;
;                                             ;         ;
; Total registers                             ; 39      ;
;     -- Dedicated logic registers            ; 39      ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 74      ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; VGA_CLK ;
; Maximum fan-out                             ; 25      ;
; Total fan-out                               ; 416     ;
; Average fan-out                             ; 1.98    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
; |antfarm                        ; 97 (0)            ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 74   ; 0            ; |antfarm                                    ; work         ;
;    |kevansVGA:inst8|            ; 95 (40)           ; 25 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |antfarm|kevansVGA:inst8                    ; work         ;
;       |vga640x480:display|      ; 55 (55)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |antfarm|kevansVGA:inst8|vga640x480:display ; work         ;
;    |kevansVGAtesterthing:inst7| ; 2 (2)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |antfarm|kevansVGAtesterthing:inst7         ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-------------------------------------------------+------------------------------------------------+
; Register name                                   ; Reason for Removal                             ;
+-------------------------------------------------+------------------------------------------------+
; probe:inst|outThousands[0..6]                   ; Stuck at GND due to stuck port clock           ;
; probe:inst|outHundreds[0..6]                    ; Stuck at GND due to stuck port clock           ;
; probe:inst|outTens[0..6]                        ; Stuck at GND due to stuck port clock           ;
; probe:inst|outOnes[0..6]                        ; Stuck at GND due to stuck port clock           ;
; kevansVGAtesterthing:inst7|out[8,9,12,13,16,17] ; Stuck at GND due to stuck port data_in         ;
; kevansVGA:inst8|VGA_B[3]                        ; Stuck at GND due to stuck port data_in         ;
; kevansVGAtesterthing:inst7|count2[0]            ; Merged with kevansVGAtesterthing:inst7|out[0]  ;
; kevansVGAtesterthing:inst7|count2[1]            ; Merged with kevansVGAtesterthing:inst7|out[1]  ;
; kevansVGAtesterthing:inst7|count3[0]            ; Merged with kevansVGAtesterthing:inst7|out[2]  ;
; kevansVGAtesterthing:inst7|count3[1]            ; Merged with kevansVGAtesterthing:inst7|out[3]  ;
; kevansVGAtesterthing:inst7|count4[0]            ; Merged with kevansVGAtesterthing:inst7|out[4]  ;
; kevansVGAtesterthing:inst7|count4[1]            ; Merged with kevansVGAtesterthing:inst7|out[5]  ;
; kevansVGAtesterthing:inst7|count5[0]            ; Merged with kevansVGAtesterthing:inst7|out[6]  ;
; kevansVGAtesterthing:inst7|count5[1]            ; Merged with kevansVGAtesterthing:inst7|out[7]  ;
; kevansVGAtesterthing:inst7|count6[0]            ; Merged with kevansVGAtesterthing:inst7|out[10] ;
; kevansVGAtesterthing:inst7|count6[1]            ; Merged with kevansVGAtesterthing:inst7|out[11] ;
; kevansVGA:inst8|pix_stb                         ; Merged with kevansVGA:inst8|cnt[15]            ;
; Total Number of Removed Registers = 46          ;                                                ;
+-------------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 39    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |antfarm|kevansVGA:inst8|vga640x480:display|h_count[9] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |antfarm|kevansVGA:inst8|vga640x480:display|v_count[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kevansVGA:inst8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; inL            ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: probe:inst|displayEncoder:inst_displayEncoder1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; L              ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: probe:inst|displayEncoder:inst_displayEncoder2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; L              ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_23"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_22"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_21"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_13"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_12"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "probe:inst|display:inst_11"                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "in[4..4]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kevansVGA:inst8|vga640x480:display"                                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_blanking  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_active    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_screenend ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_animate   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 06 00:34:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10463): Verilog HDL Declaration warning at block.v(6): "type" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file block.v
    Info (12023): Found entity 1: block
Info (12021): Found 1 design units, including 1 entities, in source file antfarm.bdf
    Info (12023): Found entity 1: antfarm
Warning (12019): Can't analyze file -- file MovePopRegistere.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file movepopregister.v
    Info (12023): Found entity 1: MovePopRegister
Warning (12019): Can't analyze file -- file 3BitPopRegisterNode.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file threebitpopregisternode.v
    Info (12023): Found entity 1: ThreeBitPopRegisterNode
Info (12021): Found 1 design units, including 1 entities, in source file threebitby3popregister.bdf
    Info (12023): Found entity 1: threeBitby3popregister
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display
Warning (10229): Verilog HDL Expression warning at testController.v(14): truncated literal to match 4 bits
Info (12021): Found 1 design units, including 1 entities, in source file testcontroller.v
    Info (12023): Found entity 1: testController
Info (12021): Found 1 design units, including 1 entities, in source file threetofour.v
    Info (12023): Found entity 1: threeToFour
Info (12021): Found 1 design units, including 1 entities, in source file output_files/popregistertest.v
    Info (12023): Found entity 1: PopRegisterTest
Info (12021): Found 1 design units, including 1 entities, in source file blockv2.v
    Info (12023): Found entity 1: blockV2
Info (12021): Found 1 design units, including 1 entities, in source file blockdisp.v
    Info (12023): Found entity 1: blockDisp
Info (12021): Found 1 design units, including 1 entities, in source file output_files/seneriouno.v
    Info (12023): Found entity 1: senerioUno
Info (12021): Found 1 design units, including 1 entities, in source file output_files/displayencoder.v
    Info (12023): Found entity 1: displayEncoder
Info (12021): Found 1 design units, including 1 entities, in source file output_files/clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file output_files/probe.v
    Info (12023): Found entity 1: probe
Info (12021): Found 1 design units, including 1 entities, in source file vga640x480.v
    Info (12023): Found entity 1: vga640x480
Info (12021): Found 1 design units, including 1 entities, in source file output_files/matrixencoder.v
    Info (12023): Found entity 1: matrixEncoder
Warning (12019): Can't analyze file -- file output_files/matrixEncoderV2.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file output_files/row2bus.v
    Info (12023): Found entity 1: row2bus
    Info (12023): Found entity 2: dispToBlock
Info (12021): Found 1 design units, including 1 entities, in source file output_files/columnencoder.v
    Info (12023): Found entity 1: ColumnEncoder
Warning (10229): Verilog HDL Expression warning at ColumnRAM.v(34): truncated literal to match 12 bits
Info (12021): Found 1 design units, including 1 entities, in source file output_files/columnram.v
    Info (12023): Found entity 1: ColumnRAM
Warning (10229): Verilog HDL Expression warning at ColRam2Mat.v(200): truncated literal to match 3 bits
Info (12021): Found 1 design units, including 1 entities, in source file output_files/colram2mat.v
    Info (12023): Found entity 1: ColRam2Mat
Info (12021): Found 1 design units, including 1 entities, in source file output_files/disp2vgaencoder.v
    Info (12023): Found entity 1: disp2VGAencoder
Info (12021): Found 1 design units, including 1 entities, in source file output_files/columnencoderv2.bdf
    Info (12023): Found entity 1: columnencoderV2
Warning (12019): Can't analyze file -- file output_files/nineBlocks.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/threecolumns.bdf
    Info (12023): Found entity 1: threeColumns
Info (12021): Found 1 design units, including 1 entities, in source file output_files/errorspacepush.v
    Info (12023): Found entity 1: errorSpacePush
Info (12021): Found 1 design units, including 1 entities, in source file iterativeselector.v
    Info (12023): Found entity 1: iterativeSelector
Info (12021): Found 1 design units, including 1 entities, in source file vga2.v
    Info (12023): Found entity 1: vga2
Info (12021): Found 1 design units, including 1 entities, in source file kevansvga.v
    Info (12023): Found entity 1: kevansVGA
Info (12021): Found 1 design units, including 1 entities, in source file kevansvgatesterthing.v
    Info (12023): Found entity 1: kevansVGAtesterthing
Warning (10236): Verilog HDL Implicit Net warning at vga2.v(63): created implicit net for "rst"
Info (12127): Elaborating entity "antfarm" for the top level hierarchy
Warning (275043): Pin "GLED[8..0]" is missing source
Warning (275013): Port "clk" of type probe and instance "inst" is missing source signal
Warning (275043): Pin "RLED[8..0]" is missing source
Warning (275009): Pin "clk" not connected
Warning (275009): Pin "en" not connected
Warning (275009): Pin "setinputs" not connected
Info (12128): Elaborating entity "kevansVGA" for hierarchy "kevansVGA:inst8"
Warning (10036): Verilog HDL or VHDL warning at kevansVGA.v(22): object "setL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at kevansVGA.v(23): object "blocks" assigned a value but never read
Warning (10858): Verilog HDL warning at kevansVGA.v(38): object cur_B used but never assigned
Warning (10230): Verilog HDL assignment warning at kevansVGA.v(23): truncated value with size 32 to match size of target (1)
Warning (10030): Net "cur_B[3]" at kevansVGA.v(38) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "VGA_R[2..0]" at kevansVGA.v(9) has no driver
Warning (10034): Output port "VGA_G[2..0]" at kevansVGA.v(10) has no driver
Warning (10034): Output port "VGA_B[2..0]" at kevansVGA.v(11) has no driver
Info (12128): Elaborating entity "vga640x480" for hierarchy "kevansVGA:inst8|vga640x480:display"
Warning (10230): Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(60): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga640x480.v(63): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "kevansVGAtesterthing" for hierarchy "kevansVGAtesterthing:inst7"
Warning (10230): Verilog HDL assignment warning at kevansVGAtesterthing.v(33): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "out[47..26]" at kevansVGAtesterthing.v(2) has no driver
Info (12128): Elaborating entity "probe" for hierarchy "probe:inst"
Info (12128): Elaborating entity "blockDisp" for hierarchy "probe:inst|blockDisp:inst_blockDisp1"
Info (12128): Elaborating entity "displayEncoder" for hierarchy "probe:inst|displayEncoder:inst_displayEncoder1"
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(15): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(17): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(19): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(21): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(23): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(25): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(27): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at displayEncoder.v(29): truncated value with size 8 to match size of target (4)
Info (12128): Elaborating entity "display" for hierarchy "probe:inst|display:inst_11"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GLED[8]" is stuck at GND
    Warning (13410): Pin "GLED[7]" is stuck at GND
    Warning (13410): Pin "GLED[6]" is stuck at GND
    Warning (13410): Pin "GLED[5]" is stuck at GND
    Warning (13410): Pin "GLED[4]" is stuck at GND
    Warning (13410): Pin "GLED[3]" is stuck at GND
    Warning (13410): Pin "GLED[2]" is stuck at GND
    Warning (13410): Pin "GLED[1]" is stuck at GND
    Warning (13410): Pin "GLED[0]" is stuck at GND
    Warning (13410): Pin "hexoutA[6]" is stuck at GND
    Warning (13410): Pin "hexoutA[5]" is stuck at GND
    Warning (13410): Pin "hexoutA[4]" is stuck at GND
    Warning (13410): Pin "hexoutA[3]" is stuck at GND
    Warning (13410): Pin "hexoutA[2]" is stuck at GND
    Warning (13410): Pin "hexoutA[1]" is stuck at GND
    Warning (13410): Pin "hexoutA[0]" is stuck at GND
    Warning (13410): Pin "hexoutB[6]" is stuck at GND
    Warning (13410): Pin "hexoutB[5]" is stuck at GND
    Warning (13410): Pin "hexoutB[4]" is stuck at GND
    Warning (13410): Pin "hexoutB[3]" is stuck at GND
    Warning (13410): Pin "hexoutB[2]" is stuck at GND
    Warning (13410): Pin "hexoutB[1]" is stuck at GND
    Warning (13410): Pin "hexoutB[0]" is stuck at GND
    Warning (13410): Pin "hexoutC[6]" is stuck at GND
    Warning (13410): Pin "hexoutC[5]" is stuck at GND
    Warning (13410): Pin "hexoutC[4]" is stuck at GND
    Warning (13410): Pin "hexoutC[3]" is stuck at GND
    Warning (13410): Pin "hexoutC[2]" is stuck at GND
    Warning (13410): Pin "hexoutC[1]" is stuck at GND
    Warning (13410): Pin "hexoutC[0]" is stuck at GND
    Warning (13410): Pin "hexoutD[6]" is stuck at GND
    Warning (13410): Pin "hexoutD[5]" is stuck at GND
    Warning (13410): Pin "hexoutD[4]" is stuck at GND
    Warning (13410): Pin "hexoutD[3]" is stuck at GND
    Warning (13410): Pin "hexoutD[2]" is stuck at GND
    Warning (13410): Pin "hexoutD[1]" is stuck at GND
    Warning (13410): Pin "hexoutD[0]" is stuck at GND
    Warning (13410): Pin "RLED[8]" is stuck at GND
    Warning (13410): Pin "RLED[7]" is stuck at GND
    Warning (13410): Pin "RLED[6]" is stuck at GND
    Warning (13410): Pin "RLED[5]" is stuck at GND
    Warning (13410): Pin "RLED[4]" is stuck at GND
    Warning (13410): Pin "RLED[3]" is stuck at GND
    Warning (13410): Pin "RLED[2]" is stuck at GND
    Warning (13410): Pin "RLED[1]" is stuck at GND
    Warning (13410): Pin "RLED[0]" is stuck at GND
    Warning (13410): Pin "VGA_BLUE[3]" is stuck at GND
    Warning (13410): Pin "VGA_BLUE[2]" is stuck at GND
    Warning (13410): Pin "VGA_BLUE[1]" is stuck at GND
    Warning (13410): Pin "VGA_BLUE[0]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[2]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[1]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[0]" is stuck at GND
    Warning (13410): Pin "VGA_RED[2]" is stuck at GND
    Warning (13410): Pin "VGA_RED[1]" is stuck at GND
    Warning (13410): Pin "VGA_RED[0]" is stuck at GND
Warning (20013): Ignored assignments for entity "Lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab7 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "en"
    Warning (15610): No output dependent on input pin "setinputs[8]"
    Warning (15610): No output dependent on input pin "setinputs[7]"
    Warning (15610): No output dependent on input pin "setinputs[6]"
    Warning (15610): No output dependent on input pin "setinputs[5]"
    Warning (15610): No output dependent on input pin "setinputs[4]"
    Warning (15610): No output dependent on input pin "setinputs[3]"
    Warning (15610): No output dependent on input pin "setinputs[2]"
    Warning (15610): No output dependent on input pin "setinputs[1]"
    Warning (15610): No output dependent on input pin "setinputs[0]"
Info (21057): Implemented 187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 113 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 4607 megabytes
    Info: Processing ended: Fri Dec 06 00:34:41 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg.


