# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_06.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../lab_06.srcs/sim_1/new/Sim_slow_clk.vhd" \

# Do not sort compile order
nosort
