# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../exercise_2.srcs/sim_1/new/tb_sig_var.vhd" \

# Do not sort compile order
nosort
