Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Dec 10 12:54:12 2018
| Host              : DESKTOP-M0UOV8J running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file BCEDN_TOP_timing_summary_routed.rpt -pb BCEDN_TOP_timing_summary_routed.pb -rpx BCEDN_TOP_timing_summary_routed.rpx -warn_on_violation
| Design            : BCEDN_TOP
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/FSM_onehot_state_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/col_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/output_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/output_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/output_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/output_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/output_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ad_inst/ad_ctrl_inst/row_count_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.378        0.000                      0               278722        0.010        0.000                      0               278722        9.458        0.000                       0                 88388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.378        0.000                      0               278682        0.010        0.000                      0               278682        9.458        0.000                       0                 88388  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.097        0.000                      0                   40       11.447        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.939ns  (logic 0.172ns (1.924%)  route 8.767ns (98.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 24.039 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.341ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.039ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.383ns (routing 1.107ns, distribution 2.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.278    23.422    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.383    24.039    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]/C
                         clock pessimism              0.399    24.437    
                         inter-SLR compensation      -0.341    24.096    
                         clock uncertainty           -0.235    23.861    
    SLICE_X12Y35         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    23.801    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.801    
                         arrival time                         -23.422    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.937ns  (logic 0.172ns (1.925%)  route 8.765ns (98.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 24.037 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.341ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.037ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.381ns (routing 1.107ns, distribution 2.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.276    23.420    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.381    24.037    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__1/C
                         clock pessimism              0.399    24.435    
                         inter-SLR compensation      -0.341    24.094    
                         clock uncertainty           -0.235    23.859    
    SLICE_X12Y35         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    23.799    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.937ns  (logic 0.172ns (1.925%)  route 8.765ns (98.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 24.037 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.341ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.037ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.381ns (routing 1.107ns, distribution 2.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.276    23.420    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.381    24.037    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y35         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__11/C
                         clock pessimism              0.399    24.435    
                         inter-SLR compensation      -0.341    24.094    
                         clock uncertainty           -0.235    23.859    
    SLICE_X12Y35         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    23.799    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[0]_rep__11
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.914ns  (logic 0.172ns (1.930%)  route 8.742ns (98.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 24.041 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.342ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.041ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.385ns (routing 1.107ns, distribution 2.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.253    23.397    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y43         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.385    24.041    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y43         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__10/C
                         clock pessimism              0.399    24.439    
                         inter-SLR compensation      -0.342    24.098    
                         clock uncertainty           -0.235    23.862    
    SLICE_X12Y43         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    23.802    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__10
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__11/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.886ns  (logic 0.172ns (1.936%)  route 8.714ns (98.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 24.058 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.344ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.058ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.402ns (routing 1.107ns, distribution 2.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.225    23.369    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X13Y49         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.402    24.058    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X13Y49         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__11/C
                         clock pessimism              0.399    24.456    
                         inter-SLR compensation      -0.344    24.112    
                         clock uncertainty           -0.235    23.877    
    SLICE_X13Y49         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    23.816    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[3]_rep__11
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -23.369    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.658ns  (logic 0.128ns (1.478%)  route 8.530ns (98.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 24.046 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.329ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.046ns
    Common Clock Delay      (CCD):    1.851ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.390ns (routing 1.107ns, distribution 2.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 r  rst_dl_reg/Q
                         net (fo=225, routed)         5.979    20.538    ec3_inst/ec_ctrl_inst/lopt
    SLR Crossing[1->2]   
    SLICE_X51Y876        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    20.590 r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_0_i_4/O
                         net (fo=10, routed)          2.551    23.141    ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_0_i_4_n_0
    RAMB18_X1Y264        RAMB18E2                                     r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.390    24.046    ec3_inst/ec_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->2]   
    RAMB18_X1Y264        RAMB18E2                                     r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/CLKARDCLK
                         clock pessimism              0.407    24.452    
                         inter-SLR compensation      -0.329    24.123    
                         clock uncertainty           -0.235    23.888    
    RAMB18_X1Y264        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.267    23.621    ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0
  -------------------------------------------------------------------
                         required time                         23.621    
                         arrival time                         -23.141    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[4]_rep__17/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.843ns  (logic 0.172ns (1.945%)  route 8.671ns (98.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 24.058 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.344ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.058ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.402ns (routing 1.107ns, distribution 2.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.182    23.326    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X13Y52         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[4]_rep__17/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.402    24.058    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X13Y52         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[4]_rep__17/C
                         clock pessimism              0.399    24.456    
                         inter-SLR compensation      -0.344    24.112    
                         clock uncertainty           -0.235    23.877    
    SLICE_X13Y52         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    23.816    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[4]_rep__17
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                         -23.326    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.806ns  (logic 0.172ns (1.953%)  route 8.634ns (98.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 24.037 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.341ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.037ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.381ns (routing 1.107ns, distribution 2.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.145    23.289    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y39         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.381    24.037    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y39         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__1/C
                         clock pessimism              0.399    24.435    
                         inter-SLR compensation      -0.341    24.094    
                         clock uncertainty           -0.235    23.859    
    SLICE_X12Y39         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    23.799    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.806ns  (logic 0.172ns (1.953%)  route 8.634ns (98.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 24.037 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.341ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.037ns
    Common Clock Delay      (CCD):    1.763ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.381ns (routing 1.107ns, distribution 2.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 f  rst_dl_reg/Q
                         net (fo=225, routed)         2.489    17.048    dc6_inst/dc_ctrl_inst/lopt
    SLICE_X69Y303        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096    17.144 r  dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3/O
                         net (fo=131, routed)         6.145    23.289    dc6_inst/dc_ctrl_inst/w_rom_addr[5]_i_1__3_n_0
    SLR Crossing[1->0]   
    SLICE_X12Y39         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.381    24.037    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X12Y39         FDRE                                         r  dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__6/C
                         clock pessimism              0.399    24.435    
                         inter-SLR compensation      -0.341    24.094    
                         clock uncertainty           -0.235    23.859    
    SLICE_X12Y39         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    23.799    dc6_inst/dc_ctrl_inst/w_rom_addr_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 rst_dl_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        8.610ns  (logic 0.128ns (1.487%)  route 8.482ns (98.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 24.050 - 20.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 14.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.330ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.050ns
    Common Clock Delay      (CCD):    1.851ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.537ns (routing 1.215ns, distribution 2.322ns)
  Clock Net Delay (Destination): 3.394ns (routing 1.107ns, distribution 2.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.537    14.483    clkw_OBUF_BUFG
    SLICE_X100Y480       FDRE                                         r  rst_dl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y480       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.559 r  rst_dl_reg/Q
                         net (fo=225, routed)         5.979    20.538    ec3_inst/ec_ctrl_inst/lopt
    SLR Crossing[1->2]   
    SLICE_X51Y876        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    20.590 r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_0_i_4/O
                         net (fo=10, routed)          2.503    23.093    ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_0_i_4_n_0
    RAMB18_X1Y264        RAMB18E2                                     r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.394    24.050    ec3_inst/ec_ctrl_inst/clkw_OBUF_BUFG
    SLR Crossing[1->2]   
    RAMB18_X1Y264        RAMB18E2                                     r  ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0/CLKBWRCLK
                         clock pessimism              0.407    24.456    
                         inter-SLR compensation      -0.330    24.126    
                         clock uncertainty           -0.235    23.891    
    RAMB18_X1Y264        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.286    23.605    ec3_inst/ec_ctrl_inst/w_rom_addr_reg_rep_127__0
  -------------------------------------------------------------------
                         required time                         23.605    
                         arrival time                         -23.093    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.612%)  route 0.136ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Net Delay (Source):      3.150ns (routing 1.107ns, distribution 2.043ns)
  Clock Net Delay (Destination): 3.530ns (routing 1.215ns, distribution 2.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.150     3.806    dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/clkw_OBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X83Y664        FDRE                                         r  dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y664        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.866 r  dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[6]/Q
                         net (fo=2, routed)           0.136     4.002    dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/p_2_out[6]
    SLICE_X84Y664        FDRE                                         r  dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.530     4.476    dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/clkw_OBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X84Y664        FDRE                                         r  dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[5]/C
                         clock pessimism             -0.546     3.930    
    SLICE_X84Y664        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.992    dc7_inst/PEs[15].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.875%)  route 0.101ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.555ns
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      3.253ns (routing 1.107ns, distribution 2.146ns)
  Clock Net Delay (Destination): 3.609ns (routing 1.215ns, distribution 2.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.253     3.909    ec1_inst/PEs[6].fmap_out_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X105Y157       FDRE                                         r  ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y157       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.968 r  ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[12]/Q
                         net (fo=2, routed)           0.101     4.069    ec1_inst/PEs[6].fmap_out_shiftreg_inst/data_ec1_ec2[300]
    SLICE_X106Y157       FDRE                                         r  ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.609     4.555    ec1_inst/PEs[6].fmap_out_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X106Y157       FDRE                                         r  ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[11]/C
                         clock pessimism             -0.559     3.997    
    SLICE_X106Y157       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.059    ec1_inst/PEs[6].fmap_out_shiftreg_inst/PE_dout_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.059    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc7_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][142]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc7_inst/fmap_in_shiftreg_inst/shiftregs[34].fmap_buffer_reg[34][142]_srl14___dc7_inst_fmap_in_shiftreg_inst_shiftregs_r_1661/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.058ns (19.269%)  route 0.243ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.528ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      3.204ns (routing 1.107ns, distribution 2.097ns)
  Clock Net Delay (Destination): 3.582ns (routing 1.215ns, distribution 2.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.204     3.860    dc7_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLICE_X100Y544       FDRE                                         r  dc7_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y544       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.918 r  dc7_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][142]/Q
                         net (fo=21, routed)          0.243     4.161    dc7_inst/fmap_in_shiftreg_inst/data_inreg2pe[2702]
    SLICE_X100Y525       SRL16E                                       r  dc7_inst/fmap_in_shiftreg_inst/shiftregs[34].fmap_buffer_reg[34][142]_srl14___dc7_inst_fmap_in_shiftreg_inst_shiftregs_r_1661/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.582     4.528    dc7_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLICE_X100Y525       SRL16E                                       r  dc7_inst/fmap_in_shiftreg_inst/shiftregs[34].fmap_buffer_reg[34][142]_srl14___dc7_inst_fmap_in_shiftreg_inst_shiftregs_r_1661/CLK
                         clock pessimism             -0.407     4.122    
    SLICE_X100Y525       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     4.151    dc7_inst/fmap_in_shiftreg_inst/shiftregs[34].fmap_buffer_reg[34][142]_srl14___dc7_inst_fmap_in_shiftreg_inst_shiftregs_r_1661
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.059ns (24.082%)  route 0.186ns (75.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Net Delay (Source):      3.396ns (routing 1.107ns, distribution 2.289ns)
  Clock Net Delay (Destination): 3.785ns (routing 1.215ns, distribution 2.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.396     4.052    ec1_inst/PEs[3].fmap_out_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X115Y60        FDRE                                         r  ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y60        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.111 r  ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[14]/Q
                         net (fo=2, routed)           0.186     4.297    ec1_inst/PEs[3].fmap_out_shiftreg_inst/data_ec1_ec2[398]
    SLICE_X115Y59        FDRE                                         r  ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.785     4.731    ec1_inst/PEs[3].fmap_out_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X115Y59        FDRE                                         r  ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[13]/C
                         clock pessimism             -0.507     4.225    
    SLICE_X115Y59        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.287    ec1_inst/PEs[3].fmap_out_shiftreg_inst/PE_dout_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc6_inst/fmap_in_shiftreg_inst/shiftregs[1].fmap_buffer_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/fmap_in_shiftreg_inst/shiftregs[2].fmap_buffer_reg[2][41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.058ns (19.931%)  route 0.233ns (80.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Net Delay (Source):      3.323ns (routing 1.107ns, distribution 2.216ns)
  Clock Net Delay (Destination): 3.709ns (routing 1.215ns, distribution 2.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.323     3.979    dc6_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X14Y256        FDRE                                         r  dc6_inst/fmap_in_shiftreg_inst/shiftregs[1].fmap_buffer_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y256        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.037 r  dc6_inst/fmap_in_shiftreg_inst/shiftregs[1].fmap_buffer_reg[1][41]/Q
                         net (fo=13, routed)          0.233     4.270    dc6_inst/fmap_in_shiftreg_inst/data_in[553]
    SLICE_X14Y236        FDRE                                         r  dc6_inst/fmap_in_shiftreg_inst/shiftregs[2].fmap_buffer_reg[2][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.709     4.655    dc6_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X14Y236        FDRE                                         r  dc6_inst/fmap_in_shiftreg_inst/shiftregs[2].fmap_buffer_reg[2][41]/C
                         clock pessimism             -0.456     4.200    
    SLICE_X14Y236        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.260    dc6_inst/fmap_in_shiftreg_inst/shiftregs[2].fmap_buffer_reg[2][41]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ec4_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec4_inst/fmap_in_shiftreg_inst/shiftregs[21].fmap_buffer_reg[21][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.060ns (18.127%)  route 0.271ns (81.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      3.458ns (routing 1.107ns, distribution 2.351ns)
  Clock Net Delay (Destination): 3.848ns (routing 1.215ns, distribution 2.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.458     4.114    ec4_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLICE_X164Y373       FDRE                                         r  ec4_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y373       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.174 r  ec4_inst/fmap_in_shiftreg_inst/shiftregs[20].fmap_buffer_reg[20][28]/Q
                         net (fo=13, routed)          0.271     4.445    ec4_inst/fmap_in_shiftreg_inst/data_inreg2pe[7196]
    SLICE_X164Y355       FDRE                                         r  ec4_inst/fmap_in_shiftreg_inst/shiftregs[21].fmap_buffer_reg[21][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.848     4.794    ec4_inst/fmap_in_shiftreg_inst/clkw_OBUF_BUFG
    SLICE_X164Y355       FDRE                                         r  ec4_inst/fmap_in_shiftreg_inst/shiftregs[21].fmap_buffer_reg[21][28]/C
                         clock pessimism             -0.420     4.375    
    SLICE_X164Y355       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.435    ec4_inst/fmap_in_shiftreg_inst/shiftregs[21].fmap_buffer_reg[21][28]
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Net Delay (Source):      3.398ns (routing 1.107ns, distribution 2.291ns)
  Clock Net Delay (Destination): 3.805ns (routing 1.215ns, distribution 2.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.398     4.054    ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X112Y3         FDRE                                         r  ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.113 r  ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[64]/Q
                         net (fo=2, routed)           0.131     4.244    ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/Q[64]
    SLICE_X113Y3         FDRE                                         r  ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.805     4.751    ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X113Y3         FDRE                                         r  ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[63]/C
                         clock pessimism             -0.578     4.173    
    SLICE_X113Y3         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.233    ec4_inst/PEs[1].fmap_out_shiftreg_inst_0/PE_dout_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Net Delay (Source):      3.058ns (routing 1.107ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.420ns (routing 1.215ns, distribution 2.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.058     3.714    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLICE_X75Y305        FDRE                                         r  dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y305        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.773 r  dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.074     3.847    dc6_inst/dc_ctrl_inst/p_1_in27_in
    SLICE_X75Y304        FDRE                                         r  dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.420     4.366    dc6_inst/dc_ctrl_inst/clkw_OBUF_BUFG
    SLICE_X75Y304        FDRE                                         r  dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.592     3.774    
    SLICE_X75Y304        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.836    dc6_inst/dc_ctrl_inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc5_inst/PEs_r_1113/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc5_inst/PEs_r_1114/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.059ns (32.597%)  route 0.122ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Net Delay (Source):      3.368ns (routing 1.107ns, distribution 2.261ns)
  Clock Net Delay (Destination): 3.751ns (routing 1.215ns, distribution 2.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.368     4.024    dc5_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X5Y297         FDRE                                         r  dc5_inst/PEs_r_1113/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y297         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.083 r  dc5_inst/PEs_r_1113/Q
                         net (fo=1, routed)           0.122     4.205    dc5_inst/PEs_r_1113_n_0
    SLICE_X7Y297         FDRE                                         r  dc5_inst/PEs_r_1114/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.751     4.697    dc5_inst/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X7Y297         FDRE                                         r  dc5_inst/PEs_r_1114/C
                         clock pessimism             -0.563     4.134    
    SLICE_X7Y297         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.194    dc5_inst/PEs_r_1114
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Net Delay (Source):      3.351ns (routing 1.107ns, distribution 2.244ns)
  Clock Net Delay (Destination): 3.738ns (routing 1.215ns, distribution 2.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.351     4.007    dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X1Y272         FDRE                                         r  dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y272         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.067 r  dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[42]/Q
                         net (fo=2, routed)           0.127     4.194    dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/p_0_in_0[42]
    SLICE_X2Y272         FDRE                                         r  dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.738     4.684    dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/clkw_OBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X2Y272         FDRE                                         r  dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[41]/C
                         clock pessimism             -0.563     4.121    
    SLICE_X2Y272         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.183    dc5_inst/PEs[2].fmap_out_shiftreg_inst_3/PE_dout_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X1Y155   ec3_inst/index_sram_inst/U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X1Y156   ec3_inst/index_sram_inst/U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y41    ec2_inst/index_sram_inst/U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y42    ec2_inst/index_sram_inst/U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y43    ec2_inst/index_sram_inst/U/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y44    ec2_inst/index_sram_inst/U/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y33    ec2_inst/index_sram_inst/U/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y34    ec2_inst/index_sram_inst/U/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X8Y32    ec2_inst/index_sram_inst/U/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB18_X8Y71    ec2_inst/index_sram_inst/U/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X0Y104   dc6_inst/PEs[7].w_rom_inst/w_rom_inst/U/data_reg_23/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X3Y174   ec1_inst/PEs[12].w_rom_inst/w_rom_inst/U/data_reg_28/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X3Y174   ec1_inst/PEs[12].w_rom_inst/w_rom_inst/U/data_reg_28/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X0Y102   dc6_inst/PEs[7].w_rom_inst/w_rom_inst/U/data_reg_24/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X5Y173   dc7_inst/PEs[9].w_rom_inst/w_rom_inst/U/data_reg_102/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X5Y173   dc7_inst/PEs[9].w_rom_inst/w_rom_inst/U/data_reg_102/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X3Y186   ec1_inst/PEs[12].w_rom_inst/w_rom_inst/U/data_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X3Y186   ec1_inst/PEs[12].w_rom_inst/w_rom_inst/U/data_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X0Y98    dc6_inst/PEs[7].w_rom_inst/w_rom_inst/U/data_reg_26/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X5Y169   dc7_inst/PEs[9].w_rom_inst/w_rom_inst/U/data_reg_104/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X11Y325  dc8_inst/PEs[14].w_rom_inst/w_rom_inst/U/data_reg_91/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X10Y335  dc8_inst/PEs[14].w_rom_inst/w_rom_inst/U/data_reg_97/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X10Y264  dc8_inst/PEs[15].w_rom_inst/w_rom_inst/U/data_reg_12/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X11Y346  dc8_inst/PEs[15].w_rom_inst/w_rom_inst/U/data_reg_120/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X10Y349  dc8_inst/PEs[15].w_rom_inst/w_rom_inst/U/data_reg_122/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X11Y311  dc8_inst/PEs[15].w_rom_inst/w_rom_inst/U/data_reg_83/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X11Y39   dc5_inst/PEs[2].w_rom_inst/w_rom_inst/U/data_reg_100/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X11Y349  dc8_inst/PEs[8].w_rom_inst/w_rom_inst/U/data_reg_125/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X10Y341  dc8_inst/PEs[8].w_rom_inst/w_rom_inst/U/data_reg_127/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB18_X10Y243  dc8_inst/PEs[8].w_rom_inst/w_rom_inst/U/data_reg_20/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rptr_empty/rbin_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.594ns  (logic 0.104ns (2.894%)  route 3.490ns (97.106%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 23.946 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.290ns (routing 1.107ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.677    17.967    input_fifo_inst/rptr_empty/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/rptr_empty/rbin_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.290    23.946    input_fifo_inst/rptr_empty/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/rptr_empty/rbin_reg[0]/C
                         clock pessimism              0.420    24.365    
                         clock uncertainty           -0.235    24.130    
    SLICE_X113Y319       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    24.064    input_fifo_inst/rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rptr_empty/rempty_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.594ns  (logic 0.104ns (2.894%)  route 3.490ns (97.106%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 23.946 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.290ns (routing 1.107ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.677    17.967    input_fifo_inst/rptr_empty/p_0_in
    SLICE_X113Y319       FDPE                                         f  input_fifo_inst/rptr_empty/rempty_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.290    23.946    input_fifo_inst/rptr_empty/clkw_OBUF_BUFG
    SLICE_X113Y319       FDPE                                         r  input_fifo_inst/rptr_empty/rempty_reg/C
                         clock pessimism              0.420    24.365    
                         clock uncertainty           -0.235    24.130    
    SLICE_X113Y319       FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    24.064    input_fifo_inst/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_r2w/wq1_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_r2w/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_r2w/wq1_rptr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_r2w/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_r2w/wq2_rptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_r2w/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_r2w/wq2_rptr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_r2w/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_r2w/wq2_rptr_reg[3]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_r2w/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_w2r/rq1_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_w2r/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_w2r/rq1_wptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_w2r/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_w2r/rq1_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_w2r/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_w2r/rq1_wptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_w2r/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_w2r/rq2_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_w2r/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_w2r/rq2_wptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_w2r/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/sync_w2r/rq2_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/sync_w2r/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/sync_w2r/rq2_wptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/sync_w2r/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/wptr_full/wptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/wptr_full/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/wptr_full/wptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/wptr_full/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/wptr_full/wptr_reg[0]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/wptr_full/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/wptr_full/wptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.591ns  (logic 0.104ns (2.896%)  route 3.487ns (97.104%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 23.945 - 20.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 14.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      3.427ns (routing 1.215ns, distribution 2.212ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.107ns, distribution 2.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595    10.595 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.595 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323    10.918    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.946 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.427    14.373    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    14.449 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           1.813    16.262    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.290 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       1.674    17.964    input_fifo_inst/wptr_full/p_0_in
    SLICE_X113Y319       FDCE                                         f  input_fifo_inst/wptr_full/wptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AP13                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345    20.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    20.632    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.656 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       3.289    23.945    input_fifo_inst/wptr_full/clkw_OBUF_BUFG
    SLICE_X113Y319       FDCE                                         r  input_fifo_inst/wptr_full/wptr_reg[1]/C
                         clock pessimism              0.420    24.364    
                         clock uncertainty           -0.235    24.129    
    SLICE_X113Y319       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    24.063    input_fifo_inst/wptr_full/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.063    
                         arrival time                         -17.964    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[0]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[1]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[2]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[3]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[4]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[5]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[6]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.447ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rdata_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.918ns  (logic 0.055ns (2.868%)  route 1.863ns (97.132%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.734ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.925    14.191    input_fifo_inst/p_0_in
    SLICE_X113Y320       FDCE                                         f  input_fifo_inst/rdata_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.224     2.839    input_fifo_inst/clkw_OBUF_BUFG
    SLICE_X113Y320       FDCE                                         r  input_fifo_inst/rdata_reg[7]/C
                         clock pessimism             -0.311     2.529    
                         clock uncertainty            0.235     2.764    
    SLICE_X113Y320       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.744    input_fifo_inst/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                          14.191    
  -------------------------------------------------------------------
                         slack                                 11.447    

Slack (MET) :             11.448ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rptr_empty/rptr_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.913ns  (logic 0.055ns (2.875%)  route 1.858ns (97.125%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.734ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.920    14.186    input_fifo_inst/rptr_empty/p_0_in
    SLICE_X112Y319       FDCE                                         f  input_fifo_inst/rptr_empty/rptr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.218     2.833    input_fifo_inst/rptr_empty/clkw_OBUF_BUFG
    SLICE_X112Y319       FDCE                                         r  input_fifo_inst/rptr_empty/rptr_reg[0]/C
                         clock pessimism             -0.311     2.523    
                         clock uncertainty            0.235     2.758    
    SLICE_X112Y319       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.738    input_fifo_inst/rptr_empty/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                          14.186    
  -------------------------------------------------------------------
                         slack                                 11.448    

Slack (MET) :             11.448ns  (arrival time - required time)
  Source:                 rst_dl_reg_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            input_fifo_inst/rptr_empty/rptr_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - clk fall@10.000ns)
  Data Path Delay:        1.913ns  (logic 0.055ns (2.875%)  route 1.858ns (97.125%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.273ns = ( 12.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.882ns (routing 0.664ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.734ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    AP13                                              0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230    10.230 f  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.230 f  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.374    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.391 f  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       1.882    12.273    clkw_OBUF_BUFG
    SLICE_X93Y392        FDRE                                         r  rst_dl_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.311 r  rst_dl_reg_lopt_replica/Q
                         net (fo=1, routed)           0.938    13.249    Q_replN
    BUFGCE_X0Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    13.266 r  rst_dl_reg_n_0_BUFG_inst/O
                         net (fo=63037, routed)       0.920    14.186    input_fifo_inst/rptr_empty/p_0_in
    SLICE_X112Y319       FDCE                                         f  input_fifo_inst/rptr_empty/rptr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clkw_OBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clkw_OBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=88610, routed)       2.218     2.833    input_fifo_inst/rptr_empty/clkw_OBUF_BUFG
    SLICE_X112Y319       FDCE                                         r  input_fifo_inst/rptr_empty/rptr_reg[1]/C
                         clock pessimism             -0.311     2.523    
                         clock uncertainty            0.235     2.758    
    SLICE_X112Y319       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.738    input_fifo_inst/rptr_empty/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                          14.186    
  -------------------------------------------------------------------
                         slack                                 11.448    





