#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Jun 01 17:17:54 2016
# Process ID: 3332
# Log file: C:/Users/SYS/Desktop/lab_3/vivado.log
# Journal file: C:/Users/SYS/Desktop/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\SYS\Desktop\lab_3\lab_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
set_property ip_repo_paths  C:/Users/SYS/Desktop/demo/74LSXX_LIB [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/demo/74LSXX_LIB'.
create_bd_design "design_1"
Wrote  : <C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.457 ; gain = 107.078
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:d_flipflop_set_reset:1.0 d_flipflop_set_reset_0
endgroup
set_property ip_repo_paths  {c:/Users/SYS/Desktop/demo/74LSXX_LIB C:/Users/SYS/Desktop/新建文件夹/clk_div_v1_0} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/demo/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/新建文件夹/clk_div_v1_0'.
remove_files C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
Wrote  : <C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
set_property ip_repo_paths  {c:/Users/SYS/Desktop/demo/74LSXX_LIB c:/Users/SYS/Desktop/新建文件夹/clk_div_v1_0 C:/Users/SYS/Desktop/新建文件夹/xup_clk_div_1.0} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/demo/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/新建文件夹/clk_div_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/新建文件夹/xup_clk_div_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xup:clk_div:1.0 clk_div_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:d_flipflop_set_reset:1.0 d_flipflop_set_reset_0
endgroup
set_property location {0.5 -73 28} [get_bd_cells clk_div_0]
set_property location {2.5 421 118} [get_bd_cells d_flipflop_set_reset_0]
set_property location {1.5 236 48} [get_bd_cells clk_div_0]
create_bd_port -dir I -type data clk_100Mhz
create_bd_port -dir I -type data set
delete_bd_objs [get_bd_ports clk_100Mhz]
create_bd_port -dir I -type clk clk_100Mhz
create_bd_port -dir I -type data reset
create_bd_port -dir I -type data D1
create_bd_port -dir I -type data GND
set_property location {92 227} [get_bd_ports GND]
set_property location {57 65} [get_bd_ports clk_100Mhz]
set_property location {96 119} [get_bd_ports D1]
set_property location {96 86} [get_bd_ports reset]
set_property location {97 101} [get_bd_ports D1]
set_property location {97 73} [get_bd_ports reset]
connect_bd_net [get_bd_ports D1] [get_bd_pins d_flipflop_set_reset_0/D1]
set_property location {94 93} [get_bd_ports D1]
set_property location {102 104} [get_bd_ports D1]
set_property location {98 80} [get_bd_ports reset]
set_property location {92 54} [get_bd_ports set]
set_property location {98 62} [get_bd_ports set]
set_property location {96 36} [get_bd_ports clk_100Mhz]
connect_bd_net [get_bd_ports clk_100Mhz] [get_bd_pins clk_div_0/clk_in]
connect_bd_net [get_bd_pins clk_div_0/clk_out] [get_bd_pins d_flipflop_set_reset_0/clk1]
connect_bd_net [get_bd_ports set] [get_bd_pins d_flipflop_set_reset_0/pr1_n]
connect_bd_net [get_bd_ports reset] [get_bd_pins d_flipflop_set_reset_0/clr1_n]
set_property location {99 161} [get_bd_ports D1]
set_property location {99 144} [get_bd_ports reset]
set_property location {90 115} [get_bd_ports set]
set_property location {99 132} [get_bd_ports set]
set_property location {96 111} [get_bd_ports set]
set_property location {99 129} [get_bd_ports reset]
set_property location {98 155} [get_bd_ports D1]
create_bd_port -dir O -type data q1
create_bd_port -dir O -type data q1_n
set_property location {604 78} [get_bd_ports q1]
set_property location {579 107} [get_bd_ports q1_n]
set_property location {582 103} [get_bd_ports q1_n]
connect_bd_net [get_bd_ports q1] [get_bd_pins d_flipflop_set_reset_0/q1]
connect_bd_net [get_bd_ports q1_n] [get_bd_pins d_flipflop_set_reset_0/q1_n]
set_property ip_repo_paths  {c:/Users/SYS/Desktop/demo/74LSXX_LIB c:/Users/SYS/Desktop/新建文件夹/xup_clk_div_1.0} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/demo/74LSXX_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SYS/Desktop/新建文件夹/xup_clk_div_1.0'.
connect_bd_net [get_bd_ports GND] [get_bd_pins d_flipflop_set_reset_0/clk2]
connect_bd_net -net [get_bd_nets GND_1] [get_bd_ports GND] [get_bd_pins d_flipflop_set_reset_0/pr2_n]
connect_bd_net -net [get_bd_nets GND_1] [get_bd_ports GND] [get_bd_pins d_flipflop_set_reset_0/clr2_n]
connect_bd_net -net [get_bd_nets GND_1] [get_bd_ports GND] [get_bd_pins d_flipflop_set_reset_0/D2]
set_property location {95 190} [get_bd_ports GND]
set_property location {95 185} [get_bd_ports GND]
generate_target all [get_files  C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_div_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_div_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_div_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_d_flipflop_set_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_d_flipflop_set_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_d_flipflop_set_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block d_flipflop_set_reset_0 .
make_wrapper -files [get_files C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <C:/Users/SYS/Desktop/lab_3/lab_3.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 01 17:31:11 2016...
