<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>NICA: An Infrastructure for Inline Acceleration of Network Applications H A G G A I E R A N #, L I O R Z E N O , M A R O U N T O R K , G A B I M A L K A , M A R K S I L B E R S T E I N</p>
    <p>T E C H N I O N  I S R A E L I N S T I T U T E O F T E C H N O L O G Y # M E L L A N OX T E C H N O L O G I E S</p>
  </div>
  <div class="page">
    <p>FPGA-based SmartNICs</p>
    <p>SmartNIC</p>
    <p>Network FPGA</p>
  </div>
  <div class="page">
    <p>Val</p>
    <p>A key-value store cache</p>
    <p>SmartNIC</p>
    <p>Network FPGA</p>
    <p>ValKeyKeyKeyKey</p>
    <p>ValValValValVal</p>
  </div>
  <div class="page">
    <p>CoAP cryptographic authentication</p>
    <p>SmartNIC</p>
    <p>Network FPGA IoT</p>
    <p>server</p>
  </div>
  <div class="page">
    <p>Challenges for cloud inline accelerators  No operating system abstractions</p>
    <p>No virtualization support:  performance &amp; state isolation</p>
    <p>The NICA infrastructure fulfills these requirements</p>
  </div>
  <div class="page">
    <p>NICA operating system abstractions</p>
    <p>SmartNIC CPU</p>
    <p>Network</p>
    <p>Process</p>
    <p>Network stack</p>
    <p>NICA hardware runtime</p>
    <p>AFU</p>
  </div>
  <div class="page">
    <p>SmartNIC</p>
    <p>AFU</p>
    <p>NICA virtualization</p>
    <p>CPU</p>
    <p>Network</p>
    <p>Network stack</p>
    <p>NICA hardware runtime</p>
    <p>ProcessProcessProcessvAFU 1vAFU 1vAFU 2vAFU 1</p>
  </div>
  <div class="page">
    <p>NICA: An Infrastructure for Inline Acceleration of Network Applications Thursday, July 11, 2019, 11:15 am, Track I</p>
    <p>https://www.flickr.com/photos/bgreenlee/5310598117</p>
    <p>NICA key-value store cache results  FPGA processes hits at 40 Mtps, 21 faster than a 6-core CPU  Linear scaling with #VMs  Host integration: 107 lines of code</p>
  </div>
</Presentation>
