CMSPAR	,	V_200
tegra_uart_rx_buffer_push	,	F_57
tegra_uart_set_termios	,	F_96
uart_handle_sysrq_char	,	F_51
UART_IER_THRI	,	V_91
TEGRA_UART_DEFAULT_BAUD	,	V_169
dev	,	V_51
UART_LSR_TEMT	,	V_163
"No IO memory resource\n"	,	L_29
TTY_PARITY	,	V_64
TX_EMPTY_STATUS	,	V_112
async_tx_ack	,	F_32
iotype	,	V_233
DMA_FROM_DEVICE	,	V_122
UART_MSR_DDSR	,	V_140
unlikely	,	F_23
active	,	V_15
clk_get_parent	,	F_97
UART_LCR_SBC	,	V_29
EIO	,	V_107
uart_get_baud_rate	,	F_98
dma_sync_single_for_device	,	F_39
UART_IER	,	V_54
reset_control_deassert	,	F_76
"RX DMA is in progress\n"	,	L_9
pr_err	,	F_126
of_node	,	V_221
dst_maxburst	,	V_187
break_ctl	,	V_26
UART_LSR_OE	,	V_59
src_addr_width	,	V_182
free_irq	,	F_94
tx_dma_buf_phys	,	V_103
TEGRA_UART_LSR_TXFIFO_FULL	,	V_80
fifosize	,	V_161
dma_alloc_coherent	,	F_85
ier_shadow	,	V_90
"Uart HW init failed, err = %d\n"	,	L_22
ch	,	V_116
pr_info	,	F_130
tail	,	V_82
i	,	V_77
irq	,	V_146
"serial"	,	L_24
tegra_uart_of_match	,	V_226
TEGRA_UART_TX_TRIG_16B	,	V_167
dst_addr_width	,	V_186
rx_dma_buf_virt	,	V_123
u	,	V_9
"Not able to start Rx DMA\n"	,	L_13
of_property_read_bool	,	F_105
platform_device	,	V_217
tegra_uart_wait_cycle_time	,	F_12
UART_MSR_DCTS	,	V_144
tty_termios_baud_rate	,	F_99
"failed to get alias id, errno %d\n"	,	L_25
UART_FCR_CLEAR_XMIT	,	V_41
dev_dbg	,	F_62
tx_dma_desc	,	V_99
tegra_uart_handle_tx_pio	,	F_49
reg	,	V_3
dst_addr	,	V_185
UPIO_MEM32	,	V_234
reset_control_assert	,	F_75
support_clk_src_div	,	V_49
ret	,	V_48
UART_LSR_PE	,	V_63
PARENB	,	V_201
count	,	V_94
"dma_map_single tx failed\n"	,	L_18
tegra_uart_start_next_tx	,	F_36
spin_unlock_irqrestore	,	F_37
port	,	V_124
platform_get_resource	,	F_110
frame	,	V_68
parity	,	V_65
TEGRA_UART_TX_DMA	,	V_110
UART_MSR_DCD	,	V_143
max_bytes	,	V_73
dma_map_single	,	F_86
tegra_uart_tx_dma_complete	,	F_30
PARODD	,	V_202
TTY_NORMAL	,	V_57
"Couldn't get the clock\n"	,	L_30
uport	,	V_4
rate	,	V_46
"Failed to allocate memory for tup\n"	,	L_28
fcr_shadow	,	V_37
UART_IIR_NO_INT	,	V_152
CRTSCTS	,	V_215
dma_tx_state	,	V_92
uart_register_driver	,	F_125
dma_sconfig	,	V_177
TEGRA_UART_DEFAULT_LSR	,	V_168
uart_update_timeout	,	F_101
residue	,	V_98
allow_txfifo_reset_fifo_mode	,	V_39
tegra_uart_request_port	,	F_24
uart_handle_dcd_change	,	F_66
ENOMEM	,	V_179
tegra_uart_ops	,	V_229
dev_get_drvdata	,	F_120
dma_phys	,	V_175
uart_clk	,	V_50
tegra_uart_rx_dma_complete	,	F_61
tegra_uart_dma_channel_free	,	F_77
CSTOPB	,	V_213
CSIZE	,	V_206
dma_sync_single_for_cpu	,	F_54
TTY_FRAME	,	V_67
lock	,	V_100
tegra_uart_break_ctl	,	F_11
tx_in_progress	,	V_87
UART_LCR_WLEN6	,	V_210
UART_LCR_WLEN5	,	V_208
tegra_uart_start_tx_dma	,	F_38
clk	,	V_194
tty_struct	,	V_125
UART_LCR_WLEN8	,	V_205
UART_LCR_WLEN7	,	V_212
tegra_uart_get_mctrl	,	F_7
rx_dma_buf_phys	,	V_120
IRQ_HANDLED	,	V_157
tx_dma_buf_virt	,	V_172
"Rx Dma allocation failed, err = %d\n"	,	L_21
dmaengine_tx_status	,	F_31
tegra_uart_decode_rx_error	,	F_22
status	,	V_129
UART_LCR_DLAB	,	V_52
tx_cookie	,	V_96
tty_port	,	V_114
tegra_uart_read	,	F_1
UART_LSR	,	V_79
UART_LCR_PARITY	,	V_198
"Could not register %s driver\n"	,	L_33
tegra_uart_hw_init	,	F_73
parent_clk	,	V_195
"clk_set_rate() failed for rate %lu\n"	,	L_1
DMA_DEV_TO_MEM	,	V_134
dma_free_coherent	,	F_79
copied	,	V_119
UART_MSR	,	V_136
TTY_OVERRUN	,	V_60
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_183
current_baud	,	V_32
pdev	,	V_218
mcr	,	V_16
tx_fifo_full_status	,	V_78
rng	,	V_139
UART_IIR	,	V_151
tegra_uart_shutdown	,	F_93
spin_lock_irqsave	,	F_33
UART_FCR	,	V_42
WAKEUP_CHARS	,	V_101
TEGRA_UART_LSR_ANY	,	V_58
DMA_PREP_INTERRUPT	,	V_106
UART_MSR_ANY_DELTA	,	V_137
platform_set_drvdata	,	F_109
devm_kzalloc	,	F_108
dsr	,	V_141
np	,	V_220
platform_get_drvdata	,	F_117
CS5	,	V_207
CS7	,	V_211
rx_dma_desc	,	V_126
CS6	,	V_209
tegra_set_baudrate	,	F_17
tx_dma_chan	,	V_95
UART_LCR_EPAR	,	V_203
devm_reset_control_get	,	F_113
head	,	V_111
uart_port	,	V_8
UART_MCR_DTR	,	V_20
lcr	,	V_27
circ_buf	,	V_74
dev_name	,	F_91
writel	,	F_4
tegra_uart_parse_dt	,	F_103
container_of	,	F_6
"Got overrun errors\n"	,	L_2
bytes	,	V_85
tty	,	V_115
callback	,	V_108
rx_bytes_requested	,	V_127
IS_ERR	,	F_83
DIV_ROUND_UP	,	F_14
dma_addr_t	,	T_2
of_match_device	,	F_107
tegra_uart_fill_tx_fifo	,	F_26
tegra_uart_set_mctrl	,	F_10
"Error: No device match found\n"	,	L_27
tup	,	V_2
platform_driver_unregister	,	F_131
"Not able to get desc for Tx\n"	,	L_6
TIOCM_DTR	,	V_25
"Got Parity errors\n"	,	L_3
tegra_uart_fifo_reset	,	F_16
uart_circ_chars_pending	,	F_34
DMA_MEM_TO_DEV	,	V_105
to_tegra_uport	,	F_5
brk	,	V_70
state	,	V_76
tty_kref_put	,	F_60
UART_MSR_DDCD	,	V_142
request_irq	,	F_90
dma_to_memory	,	V_171
tegra_uart_hw_deinit	,	F_70
tegra_uart_flush_buffer	,	F_92
TIOCM_CD	,	V_12
uart_unregister_driver	,	F_128
tegra_uart_chip_data	,	V_223
GFP_KERNEL	,	V_178
TIOCM_DSR	,	V_13
device	,	V_236
dmaengine_prep_slave_single	,	F_40
tty_flip_buffer_push	,	F_59
tegra_uart_handle_modem_signal_change	,	F_65
tty_insert_flip_char	,	F_52
UART_IER_MSI	,	V_190
rx	,	V_118
uart_resume_port	,	F_123
tegra_uart_wait_sym_time	,	F_15
device_node	,	V_219
UART_RX	,	V_117
rst	,	V_165
min	,	F_71
UART_FCR_CLEAR_RCVR	,	V_40
devm_ioremap_resource	,	F_111
u8	,	T_1
UART_LCR_SPAR	,	V_204
src_addr	,	V_180
tegra_uart_start_tx	,	F_45
TEGRA_UART_MCR_RTS_EN	,	V_18
tegra_uart_port	,	V_1
tegra_uart_startup	,	F_89
buf	,	V_81
mctrl	,	V_21
tegra_uart_handle_rx_pio	,	F_50
dma_release_channel	,	F_78
"DMA channel alloc failed: %d\n"	,	L_16
TIOCM_RTS	,	V_24
tx	,	V_84
rx_dma_chan	,	V_130
TEGRA_UART_IER_EORD	,	V_156
fifo_empty_time	,	V_160
UART_TX	,	V_53
icount	,	V_61
CIRC_CNT_TO_END	,	F_43
dmaengine_submit	,	F_41
uart_circ_empty	,	F_28
TEGRA_UART_RX_DMA_BUFFER_SIZE	,	V_121
max_divider	,	V_197
platform_get_irq	,	F_114
uart_suspend_port	,	F_121
tx_bytes_requested	,	V_97
wait_time	,	V_162
TEGRA_UART_MCR_CTS_EN	,	V_164
uart_add_one_port	,	F_115
membase	,	V_5
dma_slave_config	,	V_176
dma_request_slave_channel_reason	,	F_82
"tx"	,	L_15
clk_get_rate	,	F_20
ops	,	V_228
"Got frame errors\n"	,	L_4
mcr_shadow	,	V_17
tegra_uart_start_pio_tx	,	F_29
callback_param	,	V_109
tegra_uart_driver	,	V_235
syms	,	V_33
tegra_uart_init	,	F_124
"RxData copy to tty layer failed\n"	,	L_8
"Unloading tegra uart driver\n"	,	L_35
BUG_ON	,	F_27
"nvidia,enable-modem-interrupt"	,	L_26
"Got Break\n"	,	L_5
rx_cookie	,	V_131
dev_err	,	F_19
set_dtr	,	F_9
tegra_uart_exit	,	F_129
TIOCM_CTS	,	V_14
dma_chan	,	V_173
dma_mapping_error	,	F_87
UART_LSR_BI	,	V_69
ier	,	V_149
xmit	,	V_75
"Not able to allocate the dma buffer\n"	,	L_17
src_maxburst	,	V_184
of_device_id	,	V_224
UART_FCR_ENABLE_FIFO	,	V_43
enable_modem_interrupt	,	V_10
UART_SCR	,	V_44
tty_port_tty_get	,	F_58
devm_clk_get	,	F_112
start	,	V_232
rts_active	,	V_23
clk_disable_unprepare	,	F_72
tegra_uart_suspend	,	F_119
driver_name	,	V_237
UART_IER_RTOIE	,	V_155
fcr_bits	,	V_35
fail_rx_dma	,	V_188
termios	,	V_192
DMA_IN_PROGRESS	,	V_132
TEGRA_UART_MIN_DMA	,	V_86
UART_LSR_DR	,	V_71
tegra_uart_dma_channel_allocate	,	F_81
regshift	,	V_6
tegra_uart_handle_rx_dma	,	F_64
ktermios	,	V_191
UART_MSR_CTS	,	V_145
DIV_ROUND_CLOSEST	,	F_21
"Couldn't get the reset\n"	,	L_31
tegra_uart_start_rx_dma	,	F_63
uart_remove_one_port	,	F_118
DMA_TO_DEVICE	,	V_104
fail_hw_init	,	V_189
val	,	V_7
baud	,	V_45
tegra_uart_tx_empty	,	F_46
tegra_uart_remove	,	F_116
"Failed to register ISR for IRQ %d\n"	,	L_23
tegra_uart_isr	,	F_68
"rx"	,	L_14
tty_insert_flip_string	,	F_55
cdata	,	V_38
"Not able to get desc for Rx\n"	,	L_10
dma_unmap_single	,	F_80
char_time	,	V_159
BYTES_TO_ALIGN	,	F_44
UART_LCR	,	V_30
"Dma slave config failed, err = %d\n"	,	L_19
tegra_uart_type	,	F_102
"Tx Fifo not empty, CTS disabled, waiting\n"	,	L_11
set_rts	,	F_8
ENODEV	,	V_227
TEGRA_UART_TYPE	,	V_216
flag	,	V_56
"Uart platform driver register failed, e = %d\n"	,	L_34
flags	,	V_93
lcr_shadow	,	V_28
tegra_uart_stop_tx	,	F_47
divisor	,	V_47
iir	,	V_148
fcr	,	V_36
UART_FCR_DMA_SELECT	,	V_170
uart_write_wakeup	,	F_35
UART_FCR_R_TRIG_01	,	V_166
tx_bytes	,	V_89
clk_prepare_enable	,	F_74
UART_LSR_FE	,	V_66
TEGRA_UART_TX_PIO	,	V_88
UART_LSR_FIFOE	,	V_72
UART_IER_RDI	,	V_158
uart_handle_cts_change	,	F_67
UART_XMIT_SIZE	,	V_83
parent_clk_rate	,	V_196
__init	,	T_4
__exit	,	T_5
UART_MCR	,	V_19
udelay	,	F_13
dma_status	,	V_128
dtr_enable	,	V_22
"Tx Dma allocation failed, err = %d\n"	,	L_20
data	,	V_147
tegra_uart_enable_ms	,	F_95
tegra_uart_write	,	F_3
cycles	,	V_31
msr	,	V_135
tegra_uart_release_port	,	F_25
UART_LCR_STOP	,	V_214
tty_termios_encode_baud_rate	,	F_100
tegra_uart_stop_rx	,	F_69
UART_IER_RLSI	,	V_154
dma_async_issue_pending	,	F_42
resource	,	V_222
UART_MSR_TERI	,	V_138
platform_driver_register	,	F_127
"No tty port\n"	,	L_7
done	,	V_133
PTR_ERR	,	F_84
tegra_uart_copy_rx_to_tty	,	F_53
tegra_uart_probe	,	F_106
c_cflag	,	V_199
clk_set_rate	,	F_18
rx_in_progress	,	V_153
symb_bit	,	V_34
of_alias_get_id	,	F_104
overrun	,	V_62
mapbase	,	V_181
oldtermios	,	V_193
lsr	,	V_55
is_rx_int	,	V_150
tx_phys_addr	,	V_102
dmaengine_slave_config	,	F_88
IORESOURCE_MEM	,	V_231
dma_buf	,	V_174
TIOCM_RI	,	V_11
readl	,	F_2
irqreturn_t	,	T_3
match	,	V_225
tegra_uart_platform_driver	,	V_238
WARN_ON	,	F_56
"Slave not ready\n"	,	L_12
dmaengine_terminate_all	,	F_48
TIOCSER_TEMT	,	V_113
PORT_TEGRA	,	V_230
"Failed to add uart port, err %d\n"	,	L_32
tegra_uart_resume	,	F_122
