<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv_core.cpp:57:8" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.21," ID="scevgepseq" BundleName="gmem" VarName="feature_in" LoopLoc="conv_core.cpp:57:8" LoopName="Input_Channel" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="conv_core.cpp:57:8" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.inc.load.59" BundleName="gmem" VarName="W" LoopLoc="conv_core.cpp:57:8" LoopName="Input_Channel" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="conv_core.cpp:50:23" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgepseq" BundleName="gmem" VarName="feature_in" LoopLoc="conv_core.cpp:50:23" LoopName="VITIS_LOOP_50_5" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="conv_core.cpp:45:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.end86.store.39" BundleName="gmem" VarName="feature_out" LoopLoc="conv_core.cpp:45:21" LoopName="VITIS_LOOP_45_3" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="conv_core.cpp:43:20" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body38.lr.ph.load.0" BundleName="gmem" VarName="bias" LoopLoc="conv_core.cpp:43:20" LoopName="VITIS_LOOP_43_2" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="conv_core.cpp:57:8" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem" VarName="feature_in" LoopLoc="conv_core.cpp:57:8" LoopName="Input_Channel" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="conv_core.cpp:57:8" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" ID="seq" BundleName="gmem" ParentFunc="Conv(ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;8&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, float*, float*, float*, float*)" Direction="read"/>
</VitisHLS:BurstInfo>

