
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcd3
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 32
FID:  path (prevtimestamp, timestamp)
0        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl (N/A, 2019-09-02 09:35:20)
1        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd (N/A, 2019-08-29 09:30:16)
2        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\packagediv00.vhdl (N/A, 2019-09-02 09:37:23)
3        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27)
4        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\coderk00.vhdl (N/A, 2019-10-20 17:56:18)
5        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\contRead00.vhdl (N/A, 2019-10-20 17:57:29)
6        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\contring00.vhdl (N/A, 2019-10-20 17:57:54)
7        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdContData00.vhdl (N/A, 2019-10-20 18:02:00)
8        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdData00.vhdl (N/A, 2019-10-20 18:02:33)
9        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdconfig00.vhdl (N/A, 2019-10-20 18:00:50)
10       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdcontconfig00.vhdl (N/A, 2019-10-20 18:01:23)
11       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdmux00.vhdl (N/A, 2019-10-20 18:02:58)
12       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\muxram00.vhdl (N/A, 2019-10-20 19:15:57)
13       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\packagekey00.vhdl (N/A, 2019-10-20 17:58:41)
14       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\packagelcd00.vhdl (N/A, 2019-10-20 18:03:54)
15       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\packageram00.vhdl (N/A, 2019-10-20 19:17:22)
16       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\ram00.vhdl (N/A, 2019-10-20 18:00:02)
17       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topkey00.vhdl (N/A, 2019-10-20 17:59:07)
18       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20)
19       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39)
20       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
21       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (N/A, 2019-04-01 08:08:08)
22       C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.vhd (N/A, 2019-04-01 08:08:08)
23       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 08:07:44)
24       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 08:07:44)
25       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 15:01:20)
26       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 08:07:44)
27       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 08:07:44)
28       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 08:07:44)
29       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 08:07:44)
30       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 08:07:44)
31       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 08:07:44)

*******************************************************************
Modules that may have changed as a result of file changes: 16
MID:  lib.cell.view
0        work.coderk00.coderk0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\coderk00.vhdl (N/A, 2019-10-20 17:56:18) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topkey00.vhdl (N/A, 2019-10-20 17:59:07) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
2        work.contread00.contread0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\contRead00.vhdl (N/A, 2019-10-20 17:57:29) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
4        work.contring00.contring0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\contring00.vhdl (N/A, 2019-10-20 17:57:54) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topkey00.vhdl (N/A, 2019-10-20 17:59:07) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
6        work.div00.div0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl (N/A, 2019-09-02 09:35:20) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
8        work.lcdconfig00.lcdconfig0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdconfig00.vhdl (N/A, 2019-10-20 18:00:50) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
10       work.lcdcontconfig00.lcdcontconfig0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdcontconfig00.vhdl (N/A, 2019-10-20 18:01:23) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
12       work.lcdcontdata00.lcdcontdata0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdContData00.vhdl (N/A, 2019-10-20 18:02:00) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
14       work.lcddata00.lcddata0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdData00.vhdl (N/A, 2019-10-20 18:02:33) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
16       work.lcdmux00.lcdmux0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\lcdmux00.vhdl (N/A, 2019-10-20 18:02:58) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
18       work.muxram00.muxram0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\muxram00.vhdl (N/A, 2019-10-20 19:15:57) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
20       work.osc00.osc0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd (N/A, 2019-08-29 09:30:16) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
22       work.ram00.ram0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\ram00.vhdl (N/A, 2019-10-20 18:00:02) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
24       work.topdiv00.topdiv0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
26       work.topkey00.topkey0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topkey00.vhdl (N/A, 2019-10-20 17:59:07) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
28       work.toplcd00.toplcd0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\toplcd00.vhdl (N/A, 2019-10-20 18:04:20) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (may instantiate this module)
30       work.topram00.topram0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd03\topram00.vhdl (N/A, 2019-10-20 19:18:39) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
