Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Oct  7 16:48:41 2024
| Host             : Roderick running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.094        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.021        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |     7237 |       --- |             --- |
|   LUT as Logic |     0.004 |     3634 |     20800 |           17.47 |
|   CARRY4       |    <0.001 |      290 |      8150 |            3.56 |
|   F7/F8 Muxes  |    <0.001 |      361 |     32600 |            1.11 |
|   Register     |    <0.001 |     1990 |     41600 |            4.78 |
|   BUFG         |     0.000 |        3 |        32 |            9.38 |
|   Others       |     0.000 |      126 |       --- |             --- |
| Signals        |     0.004 |     5500 |       --- |             --- |
| Block RAM      |     0.002 |     26.5 |        50 |           53.00 |
| DSPs           |     0.002 |       19 |        90 |           21.11 |
| I/O            |     0.003 |       35 |       106 |           33.02 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.094 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.017 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Top_Student                                      |     0.021 |
|   MouseCtl_mod                                   |     0.004 |
|     Inst_Ps2Interface                            |     0.001 |
|   Oled_Display                                   |    <0.001 |
|   clk12p5m_mod                                   |    <0.001 |
|   clk1p0_mod                                     |    <0.001 |
|   clk25m_mod                                     |    <0.001 |
|   clk6p25m_mod                                   |    <0.001 |
|   paint_mod                                      |     0.010 |
|     nn_inst                                      |     0.007 |
|       blk_mem_gen_0_inst                         |     0.002 |
|         U0                                       |     0.002 |
|           inst_blk_mem_gen                       |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|               valid.cstr                         |     0.002 |
|                 ramloop[0].ram.r                 |     0.002 |
|                   prim_noinit.ram                |     0.002 |
|       blk_mem_gen_const_inst                     |     0.000 |
|         U0                                       |     0.000 |
|           inst_blk_mem_gen                       |     0.000 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.000 |
|               valid.cstr                         |     0.000 |
|                 has_mux_a.A                      |     0.000 |
|                 ramloop[0].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[10].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[11].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[12].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[13].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[14].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[15].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[16].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[17].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[18].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[19].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[1].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[20].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[21].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[22].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[23].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[24].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[25].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[26].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[27].ram.r                |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[2].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[3].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[4].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[5].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[6].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[7].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[8].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|                 ramloop[9].ram.r                 |     0.000 |
|                   prim_init.ram                  |     0.000 |
|       blk_mem_gen_img_inst                       |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       blk_mem_gen_inter_inst                     |     0.000 |
|         U0                                       |     0.000 |
|           inst_blk_mem_gen                       |     0.000 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.000 |
|               valid.cstr                         |     0.000 |
|                 ramloop[0].ram.r                 |     0.000 |
|                   prim_noinit.ram                |     0.000 |
|       ct_inst                                    |    <0.001 |
|       nn1                                        |     0.003 |
|     ssd1                                         |     0.000 |
|   ps2_clk_IOBUF_inst                             |     0.000 |
|   ps2_data_IOBUF_inst                            |     0.000 |
+--------------------------------------------------+-----------+


