 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : qdiv
Version: V-2023.12-SP5
Date   : Thu Dec  5 16:56:16 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: reg_done_reg
              (rising edge-triggered flip-flop)
  Endpoint: o_complete (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qdiv               8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_done_reg/CLK (DFFASX1_RVT)           0.03      0.00       0.00 r
  reg_done_reg/Q (DFFASX1_RVT)             0.02      0.12       0.12 f
  o_complete (net)               3                   0.00       0.12 f
  o_complete (out)                         0.02      0.01       0.13 f
  data arrival time                                             0.13
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
