// Seed: 4174906287
module module_0;
  assign id_1 = 1'h0;
  assign module_2.type_3 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  reg id_6;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_3 <= id_6;
  end
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  wor   id_3
);
  wire id_5;
  wor  id_6 = id_3;
  if ((id_6)) begin : LABEL_0
    tri id_7 = 1;
  end
  wire id_8;
  module_0 modCall_1 ();
endmodule
