Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1f5b78384415489f80f67907232e9167 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hex_test_tb_behav xil_defaultlib.hex_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'hex_on' [C:/Users/Кирилл/Documents/Downloads/lab1/lab1/tb/hex_test_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hex_test
Compiling module xil_defaultlib.hex_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hex_test_tb_behav
