{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571303194865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571303194880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:06:34 2019 " "Processing started: Thu Oct 17 03:06:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571303194880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303194880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303194880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571303195979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571303195979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Video_Controller " "Found entity 1: testbench_Video_Controller" {  } { { "testbench_Video_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "sprite_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_TicTacToe " "Found entity 1: testbench_TicTacToe" {  } { { "testbench_TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sprite_Controller " "Found entity 1: testbench_Sprite_Controller" {  } { { "testbench_Sprite_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sram " "Found entity 1: testbench_Sram" {  } { { "testbench_Sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303212342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sprite_pika_b video_controller.sv(64) " "Verilog HDL Implicit Net warning at video_controller.sv(64): created implicit net for \"sprite_pika_b\"" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25Mhz testbench_Video_Controller.sv(13) " "Verilog HDL Implicit Net warning at testbench_Video_Controller.sv(13): created implicit net for \"clk_25Mhz\"" {  } { { "testbench_Video_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212342 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren sprite_controller.sv(18) " "Verilog HDL Implicit Net warning at sprite_controller.sv(18): created implicit net for \"wren\"" {  } { { "sprite_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TicTacToe " "Elaborating entity \"TicTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571303212398 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR TicTacToe.sv(4) " "Output port \"LEDR\" at TicTacToe.sv(4) has no driver" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571303212400 "|TicTacToe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:VGA " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:VGA\"" {  } { { "TicTacToe.sv" "VGA" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(78) " "Verilog HDL assignment warning at video_controller.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212444 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(79) " "Verilog HDL Case Statement information at video_controller.sv(79): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212445 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(126) " "Verilog HDL assignment warning at video_controller.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212449 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(127) " "Verilog HDL Case Statement information at video_controller.sv(127): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212450 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(174) " "Verilog HDL assignment warning at video_controller.sv(174): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212454 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(175) " "Verilog HDL Case Statement information at video_controller.sv(175): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212455 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(222) " "Verilog HDL assignment warning at video_controller.sv(222): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212459 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(223) " "Verilog HDL Case Statement information at video_controller.sv(223): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212460 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(270) " "Verilog HDL assignment warning at video_controller.sv(270): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212464 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(271) " "Verilog HDL Case Statement information at video_controller.sv(271): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212464 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(318) " "Verilog HDL assignment warning at video_controller.sv(318): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212466 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(319) " "Verilog HDL Case Statement information at video_controller.sv(319): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212467 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(366) " "Verilog HDL assignment warning at video_controller.sv(366): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212469 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(367) " "Verilog HDL Case Statement information at video_controller.sv(367): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 367 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212470 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(414) " "Verilog HDL assignment warning at video_controller.sv(414): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212471 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(415) " "Verilog HDL Case Statement information at video_controller.sv(415): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 415 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212472 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(462) " "Verilog HDL assignment warning at video_controller.sv(462): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212473 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(463) " "Verilog HDL Case Statement information at video_controller.sv(463): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 463 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571303212474 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address video_controller.sv(74) " "Verilog HDL Always Construct warning at video_controller.sv(74): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571303212491 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] video_controller.sv(122) " "Inferred latch for \"address\[0\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212526 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] video_controller.sv(122) " "Inferred latch for \"address\[1\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212528 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] video_controller.sv(122) " "Inferred latch for \"address\[2\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212528 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] video_controller.sv(122) " "Inferred latch for \"address\[3\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212528 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] video_controller.sv(122) " "Inferred latch for \"address\[4\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212529 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] video_controller.sv(122) " "Inferred latch for \"address\[5\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212529 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] video_controller.sv(122) " "Inferred latch for \"address\[6\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212530 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] video_controller.sv(122) " "Inferred latch for \"address\[7\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212531 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] video_controller.sv(122) " "Inferred latch for \"address\[8\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212531 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] video_controller.sv(122) " "Inferred latch for \"address\[9\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212532 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] video_controller.sv(122) " "Inferred latch for \"address\[10\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212532 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] video_controller.sv(122) " "Inferred latch for \"address\[11\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212533 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] video_controller.sv(122) " "Inferred latch for \"address\[12\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212533 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] video_controller.sv(122) " "Inferred latch for \"address\[13\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212534 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] video_controller.sv(122) " "Inferred latch for \"address\[14\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212534 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] video_controller.sv(122) " "Inferred latch for \"address\[15\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303212535 "|TicTacToe|video_controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider video_controller:VGA\|clock_divider:vga_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"video_controller:VGA\|clock_divider:vga_clock_gen\"" {  } { { "video_controller.sv" "vga_clock_gen" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter video_controller:VGA\|horizontal_counter:vga_horizontal " "Elaborating entity \"horizontal_counter\" for hierarchy \"video_controller:VGA\|horizontal_counter:vga_horizontal\"" {  } { { "video_controller.sv" "vga_horizontal" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.sv(12) " "Verilog HDL assignment warning at horizontal_counter.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212710 "|TicTacToe|video_controller:VGA|horizontal_counter:vga_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter video_controller:VGA\|vertical_counter:vga_Vertical " "Elaborating entity \"vertical_counter\" for hierarchy \"video_controller:VGA\|vertical_counter:vga_Vertical\"" {  } { { "video_controller.sv" "vga_Vertical" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.sv(13) " "Verilog HDL assignment warning at vertical_counter.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571303212760 "|TicTacToe|video_controller:VGA|vertical_counter:vga_Vertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_r " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_r\"" {  } { { "video_controller.sv" "vamo_r" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303212815 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303213091 "|TicTacToe|video_controller:VGA|sram:vamo_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_g " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_g\"" {  } { { "video_controller.sv" "vamo_g" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303229089 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303229202 "|TicTacToe|video_controller:VGA|sram:vamo_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_b " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_b\"" {  } { { "video_controller.sv" "vamo_b" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303248202 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303248335 "|TicTacToe|video_controller:VGA|sram:vamo_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_r " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_r\"" {  } { { "video_controller.sv" "pika_r" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303266175 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303266274 "|TicTacToe|video_controller:VGA|sram:pika_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_g " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_g\"" {  } { { "video_controller.sv" "pika_g" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303283896 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303284004 "|TicTacToe|video_controller:VGA|sram:pika_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_b " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_b\"" {  } { { "video_controller.sv" "pika_b" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303300417 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571303300526 "|TicTacToe|video_controller:VGA|sram:pika_b"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_b\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_b\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_f63ae35d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_g\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_g\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_e7aaa507.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_r\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_r\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_a8664d23.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_249830e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_2f6138f0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571303325631 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571303325631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303325780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303325780 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303325780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7d1 " "Found entity 1: altsyncram_l7d1" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303325873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303325873 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326179 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326202 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326205 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326231 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326234 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326258 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303326261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/decode_31a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303326405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303326405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qfb " "Found entity 1: mux_qfb" {  } { { "db/mux_qfb.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/mux_qfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303326525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303326525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303326654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303326654 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303326654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7d1 " "Found entity 1: altsyncram_f7d1" {  } { { "db/altsyncram_f7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_f7d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303326760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303326760 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327052 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327055 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327080 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327084 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327109 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327113 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327136 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303327265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_a8664d23.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303327265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4d1 " "Found entity 1: altsyncram_m4d1" {  } { { "db/altsyncram_m4d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_m4d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303327350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303327350 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327651 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327655 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327680 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327683 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327708 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327712 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327736 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303327740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303327898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_249830e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303327898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303327898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83d1 " "Found entity 1: altsyncram_83d1" {  } { { "db/altsyncram_83d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_83d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303328010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303328010 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328287 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328290 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328315 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328319 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328344 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328348 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328373 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303328540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303328540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303328540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59d1 " "Found entity 1: altsyncram_59d1" {  } { { "db/altsyncram_59d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_59d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303328663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303328663 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328949 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328954 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328979 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303328983 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329008 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329012 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329038 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303329200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571303329200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571303329200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4d1 " "Found entity 1: altsyncram_k4d1" {  } { { "db/altsyncram_k4d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_k4d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571303329327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303329327 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329655 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329661 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329692 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329697 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329726 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329731 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329761 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571303329766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a1 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a2 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a3 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a4 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a5 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a6 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a7 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a9 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a10 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a11 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a12 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a13 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a14 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a15 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a17 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a18 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a19 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a20 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a21 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a22 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a23 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a25 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a26 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a27 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a28 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a29 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a30 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a31 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a33 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a34 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a35 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a36 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a37 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a38 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a39 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303329996 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571303329996 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571303329996 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571303330139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571303336511 "|TicTacToe|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571303336511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571303336739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571303338799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571303338799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303339147 "|TicTacToe|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303339147 "|TicTacToe|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303339147 "|TicTacToe|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571303339147 "|TicTacToe|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571303339147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "846 " "Implemented 846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571303339152 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571303339152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "582 " "Implemented 582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571303339152 ""} { "Info" "ICUT_CUT_TM_RAMS" "205 " "Implemented 205 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571303339152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571303339152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571303339152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571303339267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:08:59 2019 " "Processing ended: Thu Oct 17 03:08:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571303339267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571303339267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571303339267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571303339267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571303341339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571303341348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:09:00 2019 " "Processing started: Thu Oct 17 03:09:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571303341348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571303341348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571303341348 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571303341567 ""}
{ "Info" "0" "" "Project  = TicTacToe" {  } {  } 0 0 "Project  = TicTacToe" 0 0 "Fitter" 0 0 1571303341568 ""}
{ "Info" "0" "" "Revision = TicTacToe" {  } {  } 0 0 "Revision = TicTacToe" 0 0 "Fitter" 0 0 1571303341568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571303341850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571303341851 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TicTacToe 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TicTacToe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571303341903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571303341988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571303341988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571303342742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571303342782 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571303343337 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1571303343397 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571303359833 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 255 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 255 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1571303360011 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1571303360011 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303360012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571303360044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571303360045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571303360046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571303360047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571303360048 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571303360049 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1571303361445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TicTacToe.sdc " "Synopsys Design Constraints File file not found: 'TicTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571303361446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571303361447 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: dataa  to: combout " "Cell: VGA\|address\[15\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303361459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: dataa  to: combout " "Cell: VGA\|address\[15\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303361459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datab  to: combout " "Cell: VGA\|address\[15\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303361459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataa  to: combout " "Cell: VGA\|address\[15\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303361459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1571303361459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571303361468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571303361468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571303361470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571303361499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571303361501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571303361501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303361630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571303370262 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1571303370817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303378126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571303390839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571303417386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303417386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571303419792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.8% " "3e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1571303429563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y58 X32_Y69 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/TicTacToe/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69"} { { 12 { 0 ""} 22 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571303440888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571303440888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571303517668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571303517668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303517682 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.23 " "Total time spent on timing analysis during the Fitter is 8.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571303521224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571303521296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571303523450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571303523452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571303525492 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571303530727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/TicTacToe/output_files/TicTacToe.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/TicTacToe/output_files/TicTacToe.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571303531337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6649 " "Peak virtual memory: 6649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571303532915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:12:12 2019 " "Processing ended: Thu Oct 17 03:12:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571303532915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571303532915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:20 " "Total CPU time (on all processors): 00:05:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571303532915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571303532915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571303534715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571303534724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:12:14 2019 " "Processing started: Thu Oct 17 03:12:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571303534724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571303534724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571303534724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571303536224 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571303546883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571303547637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:12:27 2019 " "Processing ended: Thu Oct 17 03:12:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571303547637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571303547637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571303547637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571303547637 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571303548757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571303549686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571303549695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:12:29 2019 " "Processing started: Thu Oct 17 03:12:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571303549695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571303549695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TicTacToe -c TicTacToe " "Command: quartus_sta TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571303549695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571303549918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571303551449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571303551449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303551535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303551535 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571303552464 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TicTacToe.sdc " "Synopsys Design Constraints File file not found: 'TicTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571303552632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303552633 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571303552661 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571303552661 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571303552661 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571303552661 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303552679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303552679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303552679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303552679 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571303552679 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571303552686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571303552694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571303552696 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571303552710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571303553022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571303553022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.331 " "Worst-case setup slack is -18.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.331            -263.545 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -18.331            -263.545 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.918          -18181.364 CLOCK_50  " "   -6.918          -18181.364 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958             -87.437 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -2.958             -87.437 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303553032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 CLOCK_50  " "    0.466               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.881               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303553063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303553080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303553099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.088 " "Worst-case minimum pulse width slack is -3.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.088            -303.699 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -3.088            -303.699 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10208.229 CLOCK_50  " "   -2.174          -10208.229 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.272 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -20.272 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303553112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303553112 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571303553236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571303553287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571303556634 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303556901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303556901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303556901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303556901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571303556901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571303556907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571303556965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571303556965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.961 " "Worst-case setup slack is -17.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303556976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303556976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.961            -258.808 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -17.961            -258.808 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303556976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.606          -17244.633 CLOCK_50  " "   -6.606          -17244.633 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303556976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033             -86.011 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -3.033             -86.011 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303556976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303556976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 CLOCK_50  " "    0.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.567               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303557019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303557033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303557049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.108 " "Worst-case minimum pulse width slack is -3.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108            -296.747 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -3.108            -296.747 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10183.084 CLOCK_50  " "   -2.174          -10183.084 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.151 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -20.151 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303557063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303557063 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571303557182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571303557441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571303560507 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303560804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303560804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303560804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303560804 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571303560804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571303560811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571303560834 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571303560834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.645 " "Worst-case setup slack is -11.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.645            -165.494 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -11.645            -165.494 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.383          -11310.217 CLOCK_50  " "   -4.383          -11310.217 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896             -46.807 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.896             -46.807 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303560874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 CLOCK_50  " "    0.260               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.484               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303560901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303560910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303560921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10318.340 CLOCK_50  " "   -2.174          -10318.340 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638            -140.538 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.638            -140.538 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.008               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303560932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303560932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571303561077 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303561441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303561441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303561441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571303561441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571303561441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571303561447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571303561470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571303561470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.368 " "Worst-case setup slack is -10.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.368            -147.237 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -10.368            -147.237 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.763           -9689.408 CLOCK_50  " "   -3.763           -9689.408 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733             -41.879 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.733             -41.879 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303561506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CLOCK_50  " "    0.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.477               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303561536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303561550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571303561562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10500.833 CLOCK_50  " "   -2.174          -10500.833 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445            -118.602 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.445            -118.602 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.034               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571303561573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571303561573 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571303564445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571303564458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5205 " "Peak virtual memory: 5205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571303564760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:12:44 2019 " "Processing ended: Thu Oct 17 03:12:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571303564760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571303564760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571303564760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571303564760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1571303566571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571303566580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:12:46 2019 " "Processing started: Thu Oct 17 03:12:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571303566580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571303566580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571303566580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1571303568704 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1571303568803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TicTacToe.svo C:/intelFPGA_lite/18.1/TicTacToe/simulation/modelsim/ simulation " "Generated file TicTacToe.svo in folder \"C:/intelFPGA_lite/18.1/TicTacToe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571303569434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571303569639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:12:49 2019 " "Processing ended: Thu Oct 17 03:12:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571303569639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571303569639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571303569639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571303569639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571303570618 ""}
