Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Jun 17 11:31:29 2024
| Host             : Telops332 running 64-bit major release  (build 9200)
| Command          : report_power -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_70_power.rpt
| Design           : fir_251_output_top_70
| Device           : xc7k70tfbg676-1
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.734        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.626        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 94.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.140 |       52 |       --- |             --- |
| Slice Logic              |     0.058 |    67351 |       --- |             --- |
|   LUT as Logic           |     0.049 |    24032 |     41000 |           58.61 |
|   Register               |     0.004 |    30002 |     82000 |           36.59 |
|   CARRY4                 |     0.004 |     1616 |     10250 |           15.77 |
|   LUT as Distributed RAM |    <0.001 |     1096 |     13400 |            8.18 |
|   LUT as Shift Register  |    <0.001 |      953 |     13400 |            7.11 |
|   F7/F8 Muxes            |    <0.001 |      266 |     41000 |            0.65 |
|   Others                 |    <0.001 |     3229 |       --- |             --- |
| Signals                  |     0.078 |    50836 |       --- |             --- |
| Block RAM                |     0.079 |      114 |       135 |           84.44 |
| MMCM                     |     0.535 |        5 |         6 |           83.33 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| DSPs                     |     0.012 |       20 |       240 |            8.33 |
| I/O                      |     0.947 |      144 |       300 |           48.00 |
| GTX                      |     0.477 |        2 |         8 |           25.00 |
| PHASER                   |     0.205 |       18 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     2.734 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.501 |       0.473 |      0.029 |
| Vccaux    |       1.800 |     0.511 |       0.499 |      0.012 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.228 |       0.227 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.150 |       0.149 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.005 |      0.003 |
| MGTAVcc   |       1.000 |     0.256 |       0.251 |      0.005 |
| MGTAVtt   |       1.200 |     0.147 |       0.142 |      0.005 |
| MGTVccaux |       1.800 |     0.008 |       0.008 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SYS_CLK_P2                                                                                                                                                | SYS_CLK_P2                                                                                                                                                                                                                                        |             5.0 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                             | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                      |            33.3 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                           | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                           |            33.3 |
| U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/gtxe2_i/RXOUTCLK                                                           | U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/rxrecclk_from_gtx_i                                                                                                                                                |             5.1 |
| U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/gtxe2_i/TXOUTCLK                                                           | U1/MGT/MGTS/DATA/inst/data_mgt_wrapper_i/data_mgt_multi_gt_i/data_mgt_gtx_inst/tx_out_clk                                                                                                                                                         |             5.1 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/gtxe2_i/RXOUTCLK                                                                                                   | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_RXOUTCLK_OUT                                                                                                                                                                                           |            13.5 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/gtxe2_i/TXOUTCLK                                                                                                   | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_TXOUTCLK_OUT                                                                                                                                                                                           |            13.5 |
| aurora_clk                                                                                                                                                | AURORA_CLK_P2                                                                                                                                                                                                                                     |             8.0 |
| clk100                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clk210                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out1_core_clk_wiz_1_0                                                                                                                                                                              |             4.8 |
| clk50                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                               |            20.0 |
| clk50                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out1_core_clk_wiz_0_0                                                                                                                                                                              |            20.0 |
| clk85                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out2                                                                                                                                                                                               |            11.8 |
| clk85                                                                                                                                                     | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out2_core_clk_wiz_0_0                                                                                                                                                                              |            11.8 |
| clk85n                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clk_out3_core_clk_wiz_0_0                                                                                                                                                                              |            11.8 |
| clk_74_25                                                                                                                                                 | U1/SDI/clk_74_25_in                                                                                                                                                                                                                               |            13.5 |
| clk_dout                                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out1_clink_clk_wiz                                                                                                                                                                                                   |            11.8 |
| clk_dout_mult                                                                                                                                             | U1/CLINK/clink_mmcm/inst/clk_out2_clink_clk_wiz                                                                                                                                                                                                   |             1.7 |
| clk_out1_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out1_clink_clk_wiz                                                                                                                                                                                                   |            11.8 |
| clk_out2_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clk_out2_clink_clk_wiz                                                                                                                                                                                                   |             1.7 |
| clkfbout                                                                                                                                                  | U1/MGT/MGTS/DATA_CLOCK/U1/clkfbout                                                                                                                                                                                                                |             5.1 |
| clkfbout_clink_clk_wiz_4                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clkfbout_clink_clk_wiz                                                                                                                                                                                                   |            11.8 |
| clkfbout_clink_clk_wiz_5                                                                                                                                  | U1/CLINK/clink_mmcm/inst/clkfbout_clink_clk_wiz                                                                                                                                                                                                   |            11.8 |
| clkfbout_core_clk_wiz_0_0                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/inst/clkfbout_core_clk_wiz_0_0                                                                                                                                                                              |            20.0 |
| clkfbout_core_clk_wiz_1_0                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_1/inst/clkfbout_core_clk_wiz_1_0                                                                                                                                                                              |            20.0 |
| freq_refclk                                                                                                                                               | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.2 |
| iserdes_clkdiv                                                                                                                                            | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_4                                                                                                                                             | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_4                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            10.0 |
| pll_clk3_out                                                                                                                                              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sdi_clk                                                                                                                                                   | SDI_CLK_P                                                                                                                                                                                                                                         |             6.7 |
| sync_clk_i                                                                                                                                                | U1/MGT/MGTS/DATA_CLOCK/U1/sync_clk_i                                                                                                                                                                                                              |             5.1 |
| sync_pulse                                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| user_clk_i                                                                                                                                                | U1/MGT/MGTS/DATA_CLOCK/U1/user_clk_i                                                                                                                                                                                                              |            10.2 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| fir_251_output_top_70 |     2.626 |
|   U1                  |     2.580 |
|     CLINK             |     0.664 |
|       CH0             |     0.180 |
|       CH1             |     0.180 |
|       CH2             |     0.180 |
|       PHY             |     0.001 |
|       clink_mmcm      |     0.118 |
|     GIGE_FB           |     0.009 |
|       DM              |     0.006 |
|       FSM             |     0.001 |
|     MB                |     1.098 |
|       core_wrapper_i  |     1.098 |
|     MGT               |     0.442 |
|       MGTS            |     0.438 |
|       gen_mgt_1ch.U1  |     0.003 |
|       gen_mgt_1ch.U3  |     0.002 |
|     PLEORA            |     0.002 |
|     SDI               |     0.317 |
|       AGC_inst        |     0.007 |
|       CMAP            |     0.042 |
|       CTRL            |     0.002 |
|       DM              |     0.005 |
|       FSM             |     0.002 |
|       GTX_FIFO        |     0.002 |
|       OUTPUT_GEN      |     0.026 |
|       SCALER          |     0.051 |
|       SDI_GTX         |     0.174 |
|       U6              |     0.002 |
|       U9              |     0.002 |
+-----------------------+-----------+


