INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:25:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 buffer23/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer9/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.776ns (18.341%)  route 3.455ns (81.659%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=897, unset)          0.508     0.508    buffer23/clk
                         FDSE                                         r  buffer23/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer23/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi1/result0_carry/CO[3]
                         net (fo=22, unplaced)        0.650     2.303    control_merge0/tehb/control/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     2.346 r  control_merge0/tehb/control/start_ready_INST_0_i_6/O
                         net (fo=9, unplaced)         0.285     2.631    buffer23/control/dataReg_reg[4]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.674 f  buffer23/control/outputValid_i_3/O
                         net (fo=6, unplaced)         0.737     3.411    buffer23/control/fullReg_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     3.454 f  buffer23/control/fullReg_i_9/O
                         net (fo=1, unplaced)         0.377     3.831    fork12/control/generateBlocks[0].regblock/fullReg_i_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.874 f  fork12/control/generateBlocks[0].regblock/fullReg_i_7/O
                         net (fo=1, unplaced)         0.222     4.096    buffer20/fifo/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.139 r  buffer20/fifo/fullReg_i_5/O
                         net (fo=7, unplaced)         0.279     4.418    buffer6/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.461 r  buffer6/control/dataReg[5]_i_1/O
                         net (fo=6, unplaced)         0.278     4.739    buffer9/E[0]
                         FDRE                                         r  buffer9/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=897, unset)          0.483     4.183    buffer9/clk
                         FDRE                                         r  buffer9/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.955    buffer9/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                 -0.784    




