--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml tp4.twx tp4.ncd -o tp4.twr tp4.pcf

Design file:              tp4.ncd
Physical constraint file: tp4.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
DATA<0>          |    0.267(R)|    0.915(R)|clk_i_BUFGP       |   0.000|
DATA<1>          |   -0.090(R)|    1.201(R)|clk_i_BUFGP       |   0.000|
DATA<2>          |    0.267(R)|    0.913(R)|clk_i_BUFGP       |   0.000|
DATA<3>          |    0.234(R)|    0.939(R)|clk_i_BUFGP       |   0.000|
DATA<4>          |    0.496(R)|    0.734(R)|clk_i_BUFGP       |   0.000|
DATA<5>          |    0.257(R)|    0.925(R)|clk_i_BUFGP       |   0.000|
DATA<6>          |    0.514(R)|    0.715(R)|clk_i_BUFGP       |   0.000|
DATA<7>          |   -0.021(R)|    1.150(R)|clk_i_BUFGP       |   0.000|
DATA<8>          |    0.012(R)|    1.118(R)|clk_i_BUFGP       |   0.000|
DATA<9>          |    0.473(R)|    0.749(R)|clk_i_BUFGP       |   0.000|
DATA<10>         |    0.267(R)|    0.914(R)|clk_i_BUFGP       |   0.000|
DATA<11>         |    0.168(R)|    0.993(R)|clk_i_BUFGP       |   0.000|
DATA<12>         |    0.254(R)|    0.924(R)|clk_i_BUFGP       |   0.000|
DATA<13>         |    0.530(R)|    0.704(R)|clk_i_BUFGP       |   0.000|
DATA<14>         |    0.497(R)|    0.733(R)|clk_i_BUFGP       |   0.000|
DATA<15>         |    0.718(R)|    0.556(R)|clk_i_BUFGP       |   0.000|
data_i           |    4.096(R)|   -0.322(R)|clk_i_BUFGP       |   0.000|
read_rst_i       |    2.416(R)|   -0.572(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<0>|    5.621(R)|   -0.384(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<1>|    5.095(R)|   -0.155(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<2>|    4.932(R)|   -0.087(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<3>|    4.069(R)|   -0.211(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<4>|    4.563(R)|   -0.150(R)|clk_i_BUFGP       |   0.000|
rot_switches_i<5>|    4.066(R)|    0.325(R)|clk_i_BUFGP       |   0.000|
speed<0>         |    6.123(R)|   -1.226(R)|clk_i_BUFGP       |   0.000|
speed<1>         |    6.302(R)|   -1.069(R)|clk_i_BUFGP       |   0.000|
write_rst_i      |    2.867(R)|   -0.933(R)|clk_i_BUFGP       |   0.000|
-----------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDRESS<0>  |    8.399(R)|clk_i_BUFGP       |   0.000|
ADDRESS<1>  |    7.911(R)|clk_i_BUFGP       |   0.000|
ADDRESS<2>  |    7.966(R)|clk_i_BUFGP       |   0.000|
ADDRESS<3>  |    7.833(R)|clk_i_BUFGP       |   0.000|
ADDRESS<4>  |    7.730(R)|clk_i_BUFGP       |   0.000|
ADDRESS<5>  |    7.931(R)|clk_i_BUFGP       |   0.000|
ADDRESS<6>  |    7.884(R)|clk_i_BUFGP       |   0.000|
ADDRESS<7>  |    7.398(R)|clk_i_BUFGP       |   0.000|
ADDRESS<8>  |    7.275(R)|clk_i_BUFGP       |   0.000|
ADDRESS<9>  |    7.154(R)|clk_i_BUFGP       |   0.000|
ADDRESS<10> |    7.513(R)|clk_i_BUFGP       |   0.000|
ADDRESS<11> |    7.333(R)|clk_i_BUFGP       |   0.000|
ADDRESS<12> |    7.508(R)|clk_i_BUFGP       |   0.000|
ADDRESS<13> |    7.212(R)|clk_i_BUFGP       |   0.000|
ADDRESS<14> |    7.611(R)|clk_i_BUFGP       |   0.000|
ADDRESS<15> |    8.767(R)|clk_i_BUFGP       |   0.000|
ADDRESS<16> |    7.271(R)|clk_i_BUFGP       |   0.000|
ADDRESS<17> |    7.909(R)|clk_i_BUFGP       |   0.000|
ADDRESS<18> |    7.656(R)|clk_i_BUFGP       |   0.000|
ADDRESS<19> |    7.908(R)|clk_i_BUFGP       |   0.000|
ADDRESS<20> |    9.067(R)|clk_i_BUFGP       |   0.000|
ADDRESS<21> |    7.336(R)|clk_i_BUFGP       |   0.000|
ADDRESS<22> |    7.964(R)|clk_i_BUFGP       |   0.000|
ADV         |    8.417(R)|clk_i_BUFGP       |   0.000|
CE          |    8.791(R)|clk_i_BUFGP       |   0.000|
DATA<0>     |   11.094(R)|clk_i_BUFGP       |   0.000|
DATA<1>     |   10.878(R)|clk_i_BUFGP       |   0.000|
DATA<2>     |   10.674(R)|clk_i_BUFGP       |   0.000|
DATA<3>     |   10.451(R)|clk_i_BUFGP       |   0.000|
DATA<4>     |   10.664(R)|clk_i_BUFGP       |   0.000|
DATA<5>     |   10.887(R)|clk_i_BUFGP       |   0.000|
DATA<6>     |   10.902(R)|clk_i_BUFGP       |   0.000|
DATA<7>     |   11.336(R)|clk_i_BUFGP       |   0.000|
DATA<8>     |   10.890(R)|clk_i_BUFGP       |   0.000|
DATA<9>     |   10.661(R)|clk_i_BUFGP       |   0.000|
DATA<10>    |   10.438(R)|clk_i_BUFGP       |   0.000|
DATA<11>    |   10.441(R)|clk_i_BUFGP       |   0.000|
DATA<12>    |   11.098(R)|clk_i_BUFGP       |   0.000|
DATA<13>    |   10.682(R)|clk_i_BUFGP       |   0.000|
DATA<14>    |   11.120(R)|clk_i_BUFGP       |   0.000|
DATA<15>    |   11.341(R)|clk_i_BUFGP       |   0.000|
LB          |    8.639(R)|clk_i_BUFGP       |   0.000|
OE          |   11.100(R)|clk_i_BUFGP       |   0.000|
UB          |    8.640(R)|clk_i_BUFGP       |   0.000|
WE          |   10.279(R)|clk_i_BUFGP       |   0.000|
blu_o<0>    |   15.218(R)|clk_i_BUFGP       |   0.000|
blu_o<1>    |   15.457(R)|clk_i_BUFGP       |   0.000|
grn_o<0>    |   15.713(R)|clk_i_BUFGP       |   0.000|
grn_o<1>    |   15.458(R)|clk_i_BUFGP       |   0.000|
grn_o<2>    |   14.962(R)|clk_i_BUFGP       |   0.000|
hs          |   12.293(R)|clk_i_BUFGP       |   0.000|
red_o<0>    |   15.991(R)|clk_i_BUFGP       |   0.000|
red_o<1>    |   15.954(R)|clk_i_BUFGP       |   0.000|
red_o<2>    |   15.698(R)|clk_i_BUFGP       |   0.000|
vs          |   13.030(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   14.220|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Aug 07 19:59:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



