Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot testbench4_func_impl xil_defaultlib.testbench4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'out_OBUF' [C:/Users/MONSTER/Desktop/cs223lab3/project_1/project_1.srcs/sim_1/new/testbench4.sv:8]
WARNING: [VRFC 10-5021] port 'b_IBUF' is not connected on this instance [C:/Users/MONSTER/Desktop/cs223lab3/project_1/project_1.srcs/sim_1/new/testbench4.sv:8]
WARNING: [VRFC 10-3823] variable 's' might have multiple concurrent drivers [C:/Users/MONSTER/Desktop/cs223lab3/project_1/project_1.srcs/sim_1/new/testbench4.sv:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4(INIT=16'b01001111001000)
Compiling module xil_defaultlib.mux8_to_1
Compiling module xil_defaultlib.testbench4
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench4_func_impl
