# Generated by FEBE: 19.04.02

if { ! [info exist TCL_ARGS_stap] } {
    set TCL_ARGS_stap 1
    # setting IP_RELEASES
    if { ![info exists IP_RELEASES] } {
      if { [info exists env(IP_RELEASES)] } {
        set IP_RELEASES $env(IP_RELEASES)
      } else {
        set IP_RELEASES /p/hdk/rtl/ip_releases/sip
      }
    }
    # setting REPO_ROOT
    if { ![info exists REPO_ROOT] } {
      if { [info exists env(REPO_ROOT)] } {
        set REPO_ROOT $env(REPO_ROOT)
      } else {
        set REPO_ROOT /nfs/site/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot
      }
    }
    # setting SOC_ROOT
    if { ![info exists SOC_ROOT] } {
      if { [info exists env(SOC_ROOT)] } {
        set SOC_ROOT $env(SOC_ROOT)
      } else {
        set SOC_ROOT /nfs/site/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap
      }
    }
  set VISAROOT /p/hdk/rtl/cad/x86-64_linux30/intel/VisaIT/4.3.11

}
# --- RTL DEFINES (needs review)
if {[info exists RTL_DEFINES] == 0} {
     set RTL_DEFINES ""
}

# Path where this filelist and any files it includes reside.
# If you move this file, you need to move the whole directory and update this variable to
# point at the new location.
if { ![info exists FILELIST_DIR] } {
  if { [info exists env(FILELIST_DIR)] } {
      set FILELIST_DIR $env(FILELIST_DIR)
  } else {
      set FILELIST_DIR "${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/results/DC/stap/collateral/rtl"
  }
}
# CTECH_rtl_lib
set IP_MODULE_NAME_1 "CTECH_rtl_lib"
set IP_INST_NAME_1 "CTECH_rtl_lib"
set IP_VHDL_FORMAT_1 ""

# -sverilog_files : 43
set VERILOG_SOURCE_FILES_1 ""
set VHDL_SOURCE_FILES_1 ""

set VERILOG_CTECH_FILES_ADD_1 ""
set VERILOG_CTECH_FILES_REM_1 ""

set VHDL_CTECH_FILES_ADD_1 ""
set VHDL_CTECH_FILES_REM_1 ""
lappend VERILOG_SOURCE_FILES_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/CTECH_v_rtl_lib_top.vs
lappend VERILOG_SOURCE_FILES_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/CTECH_rtl_lib_top.vs


lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_divider2.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_divider2.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_and.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_and.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_buf.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_buf.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_and.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_and.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_and_en.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_and_en.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_buf.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_buf.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_divider2_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_divider2_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_ffb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_ffb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_ffb_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_ffb_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_gate_and.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_gate_and.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_gate_or.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_gate_or.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_gate_te.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_gate_te.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_gate_te_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_gate_te_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_inv.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_inv.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_mux_2to1.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_mux_2to1.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_nand.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_nand.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_nand_en.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_nand_en.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_nor.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_nor.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_nor_en.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_nor_en.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_or.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_or.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_clk_or_en.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_clk_or_en.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_doublesync.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_doublesync.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_doublesync_rst.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_doublesync_rst.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_doublesync_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_doublesync_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_doublesync_set.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_doublesync_set.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_doublesync_setb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_doublesync_setb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_inv.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_inv.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_latch.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_latch.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_latch_p.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_latch_p.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_msff_async_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_msff_async_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_msff_async_setb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_msff_async_setb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_mux_2to1.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_mux_2to1.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_nand.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_nand.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_nor.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_nor.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_or.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_or.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_triplesync.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_triplesync.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_triplesync_rst.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_triplesync_rst.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_triplesync_rstb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_triplesync_rstb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_triplesync_set.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_triplesync_set.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_triplesync_setb.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_triplesync_setb.sv
lappend VERILOG_CTECH_FILES_REM_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/v/ctech_lib_xor.sv
lappend VERILOG_CTECH_FILES_ADD_1 /p/hdk/cad/ctech/n7/c4v19ww40d_hdk162_v1.0.6_pre.2_mtp_sip_sbx/source/h240/lvt8/ctech_lib_xor.sv
# filtered cmdline args: +define+INTEL_SIMONLY +define+USE_GENERATED_FILES_FOR_JTAGBFM +define+DTEG_STAP_IP_LEVEL +define+CHASSIS_JTAGBFM_USE_PARAMETERIZED_CLASS +define+UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR +define+UVM_REGEX_NO_DPI +define+INTEL_SVA_OFF +define+INSTANTIATE_NOVAS +define+INSTANTIATE_HIERDUMP

set G_RTL_SEARCH_PATH_1 ""

set RTL_DEFINES_1 "$RTL_DEFINES"

append RTL_DEFINES_1 {INTEL_SIMONLY USE_GENERATED_FILES_FOR_JTAGBFM DTEG_STAP_IP_LEVEL CHASSIS_JTAGBFM_USE_PARAMETERIZED_CLASS UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR UVM_REGEX_NO_DPI INTEL_SVA_OFF INSTANTIATE_NOVAS INSTANTIATE_HIERDUMP}

set READ_DESIGN_OPTIONS_1 ""
lappend READ_DESIGN_OPTIONS_1 -file
lappend READ_DESIGN_OPTIONS_1 "${FILELIST_DIR}/stap.options.empty.f"

# stap_rtl_lib
set IP_MODULE_NAME_2 "stap_rtl_lib"
set IP_INST_NAME_2 "stap_rtl_lib"
set IP_VHDL_FORMAT_2 ""

# -sverilog_files : 20
set VERILOG_SOURCE_FILES_2 ""
set VHDL_SOURCE_FILES_2 ""

set VERILOG_CTECH_FILES_ADD_2 ""
set VERILOG_CTECH_FILES_REM_2 ""

set VHDL_CTECH_FILES_ADD_2 ""
set VHDL_CTECH_FILES_REM_2 ""
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_swcomp_rtdr.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_tapswcomp.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_tapswcompreg.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_fsm.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_irreg.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_irdecoder.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_drreg.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_tdomux.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_data_reg.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_remote_data_reg.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_decoder.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_tapnw.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_bscan.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_bscan_assertions.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_glue.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_wtapnw.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/stap/stap_top_assertions.sv
lappend VERILOG_SOURCE_FILES_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/ctech_lib/stap_ctech_map.sv


# filtered cmdline args: +define+INTEL_SIMONLY +define+VCS +libext+.v+.sv +define+VCS +libext+.v+.sv +define+USE_GENERATED_FILES_FOR_JTAGBFM +define+DTEG_STAP_IP_LEVEL +define+CHASSIS_JTAGBFM_USE_PARAMETERIZED_CLASS +define+UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR +define+UVM_REGEX_NO_DPI +define+INTEL_SVA_OFF +define+INSTANTIATE_NOVAS +define+INSTANTIATE_HIERDUMP +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/ctech_lib +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/ctech_lib +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/ctech_lib +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include/assertions +incdir+/nfs/iind/disks/dteg_disk008/users/badithya/MAT_HDK/Cheetah_2Stage/dteg-stap/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include/assertions

set G_RTL_SEARCH_PATH_2 ""
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/include/assertions
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/include/assertions
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/source/rtl/ctech_lib
lappend G_RTL_SEARCH_PATH_2 ${SOC_ROOT}/target/stap/MTPLP/mat1.6.1.p1_n7.0/aceroot/subIP/DfxSecurePlugin/source/rtl/ctech_lib

set RTL_DEFINES_2 "$RTL_DEFINES"

append RTL_DEFINES_2 {INTEL_SIMONLY VCS USE_GENERATED_FILES_FOR_JTAGBFM DTEG_STAP_IP_LEVEL CHASSIS_JTAGBFM_USE_PARAMETERIZED_CLASS UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR UVM_REGEX_NO_DPI INTEL_SVA_OFF INSTANTIATE_NOVAS INSTANTIATE_HIERDUMP}

set READ_DESIGN_OPTIONS_2 ""
lappend READ_DESIGN_OPTIONS_2 -file
lappend READ_DESIGN_OPTIONS_2 "${FILELIST_DIR}/stap.options.empty.f"

set IP_MODULE_NAME_3 "stap_cfg"
set IP_INST_NAME_3 "stap_cfg"

set VERILOG_SOURCE_FILES_3 "${FILELIST_DIR}/stap_cfg.sv"

set VHDL_SOURCE_FILES_3 ""

set RTL_DEFINES_3 "$RTL_DEFINES"

append RTL_DEFINES_3 {}

lappend READ_DESIGN_OPTIONS_3 ""

global i_numips
set i_numips 3
set G_DISABLE_SUFFIX_LIB 1
