
Lab_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b0c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005cec  08005cec  00006cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d80  08005d80  0000707c  2**0
                  CONTENTS
  4 .ARM          00000008  08005d80  08005d80  00006d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d88  08005d88  0000707c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d88  08005d88  00006d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d8c  08005d8c  00006d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08005d90  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  2000007c  08005e0c  0000707c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  08005e0c  000073a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000707c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ec6  00000000  00000000  000070ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f5  00000000  00000000  00019f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  0001c768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd9  00000000  00000000  0001d6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002823e  00000000  00000000  0001e2c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012905  00000000  00000000  00046507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102be0  00000000  00000000  00058e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b9ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004850  00000000  00000000  0015ba30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00160280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000007c 	.word	0x2000007c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005cd4 	.word	0x08005cd4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000080 	.word	0x20000080
 800021c:	08005cd4 	.word	0x08005cd4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 fdd5 	bl	8001164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f88f 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 f98b 	bl	80008d8 <MX_GPIO_Init>
  MX_ADC2_Init();
 80005c2:	f000 f8d7 	bl	8000774 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 80005c6:	f000 f93b 	bl	8000840 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80005ca:	217f      	movs	r1, #127	@ 0x7f
 80005cc:	483e      	ldr	r0, [pc, #248]	@ (80006c8 <main+0x118>)
 80005ce:	f002 f9a1 	bl	8002914 <HAL_ADCEx_Calibration_Start>
MeasureADC();
 80005d2:	f000 f9f5 	bl	80009c0 <MeasureADC>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80005d6:	2000      	movs	r0, #0
 80005d8:	f000 fc26 	bl	8000e28 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005dc:	2101      	movs	r1, #1
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 fc6e 	bl	8000ec0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005e4:	4b39      	ldr	r3, [pc, #228]	@ (80006cc <main+0x11c>)
 80005e6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005ea:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005ec:	4b37      	ldr	r3, [pc, #220]	@ (80006cc <main+0x11c>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005f2:	4b36      	ldr	r3, [pc, #216]	@ (80006cc <main+0x11c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005f8:	4b34      	ldr	r3, [pc, #208]	@ (80006cc <main+0x11c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005fe:	4b33      	ldr	r3, [pc, #204]	@ (80006cc <main+0x11c>)
 8000600:	2200      	movs	r2, #0
 8000602:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000604:	4931      	ldr	r1, [pc, #196]	@ (80006cc <main+0x11c>)
 8000606:	2000      	movs	r0, #0
 8000608:	f000 fcda 	bl	8000fc0 <BSP_COM_Init>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <main+0x66>
  {
    Error_Handler();
 8000612:	f000 fa1b 	bl	8000a4c <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000616:	482e      	ldr	r0, [pc, #184]	@ (80006d0 <main+0x120>)
 8000618:	f004 fcee 	bl	8004ff8 <iprintf>

  /* -- Sample board code to switch on led ---- */
  BSP_LED_On(LED_GREEN);
 800061c:	2000      	movs	r0, #0
 800061e:	f000 fc39 	bl	8000e94 <BSP_LED_On>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  int buttonstate1=0;
 8000622:	2300      	movs	r3, #0
 8000624:	607b      	str	r3, [r7, #4]
	  int buttonstate2=0;
 8000626:	2300      	movs	r3, #0
 8000628:	603b      	str	r3, [r7, #0]

	  MeasureADC();
 800062a:	f000 f9c9 	bl	80009c0 <MeasureADC>



	  buttonstate1=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);
 800062e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000632:	4828      	ldr	r0, [pc, #160]	@ (80006d4 <main+0x124>)
 8000634:	f002 fcc2 	bl	8002fbc <HAL_GPIO_ReadPin>
 8000638:	4603      	mov	r3, r0
 800063a:	607b      	str	r3, [r7, #4]
	  buttonstate2=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 800063c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000640:	4825      	ldr	r0, [pc, #148]	@ (80006d8 <main+0x128>)
 8000642:	f002 fcbb 	bl	8002fbc <HAL_GPIO_ReadPin>
 8000646:	4603      	mov	r3, r0
 8000648:	603b      	str	r3, [r7, #0]

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (buttonstate1 == 0)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d10a      	bne.n	8000666 <main+0xb6>
    {

     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8000650:	2201      	movs	r2, #1
 8000652:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000656:	4820      	ldr	r0, [pc, #128]	@ (80006d8 <main+0x128>)
 8000658:	f002 fcc8 	bl	8002fec <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 800065c:	2200      	movs	r2, #0
 800065e:	2140      	movs	r1, #64	@ 0x40
 8000660:	481d      	ldr	r0, [pc, #116]	@ (80006d8 <main+0x128>)
 8000662:	f002 fcc3 	bl	8002fec <HAL_GPIO_WritePin>

      /* ..... Perform your action ..... */
    }


    if (buttonstate2 == 0)
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d10a      	bne.n	8000682 <main+0xd2>
        {

         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 800066c:	2201      	movs	r2, #1
 800066e:	2140      	movs	r1, #64	@ 0x40
 8000670:	4819      	ldr	r0, [pc, #100]	@ (80006d8 <main+0x128>)
 8000672:	f002 fcbb 	bl	8002fec <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8000676:	2200      	movs	r2, #0
 8000678:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800067c:	4816      	ldr	r0, [pc, #88]	@ (80006d8 <main+0x128>)
 800067e:	f002 fcb5 	bl	8002fec <HAL_GPIO_WritePin>

          /* ..... Perform your action ..... */
        }


    if (buttonstate2==1 && buttonstate1==1)
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	2b01      	cmp	r3, #1
 8000686:	d10d      	bne.n	80006a4 <main+0xf4>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d10a      	bne.n	80006a4 <main+0xf4>
           {

            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 800068e:	2200      	movs	r2, #0
 8000690:	2140      	movs	r1, #64	@ 0x40
 8000692:	4811      	ldr	r0, [pc, #68]	@ (80006d8 <main+0x128>)
 8000694:	f002 fcaa 	bl	8002fec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8000698:	2200      	movs	r2, #0
 800069a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800069e:	480e      	ldr	r0, [pc, #56]	@ (80006d8 <main+0x128>)
 80006a0:	f002 fca4 	bl	8002fec <HAL_GPIO_WritePin>

             /* ..... Perform your action ..... */
           }


    if (buttonstate2==0 && buttonstate1==0)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d1bb      	bne.n	8000622 <main+0x72>
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d1b8      	bne.n	8000622 <main+0x72>
              {

               HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2140      	movs	r1, #64	@ 0x40
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <main+0x128>)
 80006b6:	f002 fc99 	bl	8002fec <HAL_GPIO_WritePin>
               HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006c0:	4805      	ldr	r0, [pc, #20]	@ (80006d8 <main+0x128>)
 80006c2:	f002 fc93 	bl	8002fec <HAL_GPIO_WritePin>
  {
 80006c6:	e7ac      	b.n	8000622 <main+0x72>
 80006c8:	200000b0 	.word	0x200000b0
 80006cc:	2000009c 	.word	0x2000009c
 80006d0:	08005cec 	.word	0x08005cec
 80006d4:	48000400 	.word	0x48000400
 80006d8:	48000800 	.word	0x48000800

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	@ 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0318 	add.w	r3, r7, #24
 80006e6:	2238      	movs	r2, #56	@ 0x38
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f004 fcd9 	bl	80050a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]
 80006fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006fe:	2000      	movs	r0, #0
 8000700:	f002 fc8c 	bl	800301c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000704:	2302      	movs	r3, #2
 8000706:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000708:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070e:	2340      	movs	r3, #64	@ 0x40
 8000710:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	2302      	movs	r3, #2
 8000714:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000716:	2302      	movs	r3, #2
 8000718:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800071a:	2304      	movs	r3, #4
 800071c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800071e:	2355      	movs	r3, #85	@ 0x55
 8000720:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000722:	2302      	movs	r3, #2
 8000724:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0318 	add.w	r3, r7, #24
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fd26 	bl	8003184 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800073e:	f000 f985 	bl	8000a4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2303      	movs	r3, #3
 8000748:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2104      	movs	r1, #4
 800075a:	4618      	mov	r0, r3
 800075c:	f003 f824 	bl	80037a8 <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000766:	f000 f971 	bl	8000a4c <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3750      	adds	r7, #80	@ 0x50
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800077a:	463b      	mov	r3, r7
 800077c:	2220      	movs	r2, #32
 800077e:	2100      	movs	r1, #0
 8000780:	4618      	mov	r0, r3
 8000782:	f004 fc8e 	bl	80050a2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000786:	4b2b      	ldr	r3, [pc, #172]	@ (8000834 <MX_ADC2_Init+0xc0>)
 8000788:	4a2b      	ldr	r2, [pc, #172]	@ (8000838 <MX_ADC2_Init+0xc4>)
 800078a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800078c:	4b29      	ldr	r3, [pc, #164]	@ (8000834 <MX_ADC2_Init+0xc0>)
 800078e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000792:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000794:	4b27      	ldr	r3, [pc, #156]	@ (8000834 <MX_ADC2_Init+0xc0>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079a:	4b26      	ldr	r3, [pc, #152]	@ (8000834 <MX_ADC2_Init+0xc0>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80007a0:	4b24      	ldr	r3, [pc, #144]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007a6:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ac:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007ae:	2204      	movs	r2, #4
 80007b0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007b2:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80007be:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007cc:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d2:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80007d8:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e0:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007e6:	4b13      	ldr	r3, [pc, #76]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007ee:	4811      	ldr	r0, [pc, #68]	@ (8000834 <MX_ADC2_Init+0xc0>)
 80007f0:	f000 ff7a 	bl	80016e8 <HAL_ADC_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007fa:	f000 f927 	bl	8000a4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_ADC2_Init+0xc8>)
 8000800:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000802:	2306      	movs	r3, #6
 8000804:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000806:	2307      	movs	r3, #7
 8000808:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800080a:	237f      	movs	r3, #127	@ 0x7f
 800080c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800080e:	2304      	movs	r3, #4
 8000810:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000816:	463b      	mov	r3, r7
 8000818:	4619      	mov	r1, r3
 800081a:	4806      	ldr	r0, [pc, #24]	@ (8000834 <MX_ADC2_Init+0xc0>)
 800081c:	f001 fb18 	bl	8001e50 <HAL_ADC_ConfigChannel>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000826:	f000 f911 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	3720      	adds	r7, #32
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	200000b0 	.word	0x200000b0
 8000838:	50000100 	.word	0x50000100
 800083c:	10c00010 	.word	0x10c00010

08000840 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000844:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000846:	4a23      	ldr	r2, [pc, #140]	@ (80008d4 <MX_USART1_UART_Init+0x94>)
 8000848:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800084a:	4b21      	ldr	r3, [pc, #132]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b1f      	ldr	r3, [pc, #124]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800085e:	4b1c      	ldr	r3, [pc, #112]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b1a      	ldr	r3, [pc, #104]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000876:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800087c:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000882:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000888:	4811      	ldr	r0, [pc, #68]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800088a:	f003 fbf7 	bl	800407c <HAL_UART_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000894:	f000 f8da 	bl	8000a4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000898:	2100      	movs	r1, #0
 800089a:	480d      	ldr	r0, [pc, #52]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 800089c:	f004 fa20 	bl	8004ce0 <HAL_UARTEx_SetTxFifoThreshold>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008a6:	f000 f8d1 	bl	8000a4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008aa:	2100      	movs	r1, #0
 80008ac:	4808      	ldr	r0, [pc, #32]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 80008ae:	f004 fa55 	bl	8004d5c <HAL_UARTEx_SetRxFifoThreshold>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008b8:	f000 f8c8 	bl	8000a4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008bc:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <MX_USART1_UART_Init+0x90>)
 80008be:	f004 f9d6 	bl	8004c6e <HAL_UARTEx_DisableFifoMode>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008c8:	f000 f8c0 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	2000011c 	.word	0x2000011c
 80008d4:	40013800 	.word	0x40013800

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	4b31      	ldr	r3, [pc, #196]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f2:	4a30      	ldr	r2, [pc, #192]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 80008f4:	f043 0304 	orr.w	r3, r3, #4
 80008f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008fa:	4b2e      	ldr	r3, [pc, #184]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fe:	f003 0304 	and.w	r3, r3, #4
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000906:	4b2b      	ldr	r3, [pc, #172]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	4a2a      	ldr	r2, [pc, #168]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 800090c:	f043 0320 	orr.w	r3, r3, #32
 8000910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000912:	4b28      	ldr	r3, [pc, #160]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	f003 0320 	and.w	r3, r3, #32
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b25      	ldr	r3, [pc, #148]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a24      	ldr	r2, [pc, #144]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b22      	ldr	r3, [pc, #136]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1e      	ldr	r2, [pc, #120]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <MX_GPIO_Init+0xdc>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000954:	4818      	ldr	r0, [pc, #96]	@ (80009b8 <MX_GPIO_Init+0xe0>)
 8000956:	f002 fb49 	bl	8002fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 800095a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800095e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	2301      	movs	r3, #1
 8000962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	4619      	mov	r1, r3
 8000972:	4811      	ldr	r0, [pc, #68]	@ (80009b8 <MX_GPIO_Init+0xe0>)
 8000974:	f002 f9a0 	bl	8002cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000978:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097e:	2300      	movs	r3, #0
 8000980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000982:	2301      	movs	r3, #1
 8000984:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	480a      	ldr	r0, [pc, #40]	@ (80009b8 <MX_GPIO_Init+0xe0>)
 800098e:	f002 f993 	bl	8002cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000992:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000998:	2300      	movs	r3, #0
 800099a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800099c:	2301      	movs	r3, #1
 800099e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	4619      	mov	r1, r3
 80009a6:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_GPIO_Init+0xe4>)
 80009a8:	f002 f986 	bl	8002cb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ac:	bf00      	nop
 80009ae:	3728      	adds	r7, #40	@ 0x28
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40021000 	.word	0x40021000
 80009b8:	48000800 	.word	0x48000800
 80009bc:	48000400 	.word	0x48000400

080009c0 <MeasureADC>:

/* USER CODE BEGIN 4 */
void MeasureADC(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 80009c4:	4813      	ldr	r0, [pc, #76]	@ (8000a14 <MeasureADC+0x54>)
 80009c6:	f001 f84b 	bl	8001a60 <HAL_ADC_Start>

			while(HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY)!=HAL_OK)
 80009ca:	bf00      	nop
 80009cc:	f04f 31ff 	mov.w	r1, #4294967295
 80009d0:	4810      	ldr	r0, [pc, #64]	@ (8000a14 <MeasureADC+0x54>)
 80009d2:	f001 f929 	bl	8001c28 <HAL_ADC_PollForConversion>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d1f7      	bne.n	80009cc <MeasureADC+0xc>
			{

			}
			value=HAL_ADC_GetValue(&hadc2);
 80009dc:	480d      	ldr	r0, [pc, #52]	@ (8000a14 <MeasureADC+0x54>)
 80009de:	f001 fa29 	bl	8001e34 <HAL_ADC_GetValue>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MeasureADC+0x58>)
 80009e8:	801a      	strh	r2, [r3, #0]
			value_V=__HAL_ADC_CALC_DATA_TO_VOLTAGE(MaxVoltage_mV,value,ADC_RESOLUTION_12B);
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MeasureADC+0x58>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	461a      	mov	r2, r3
 80009f0:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80009f4:	fb02 f303 	mul.w	r3, r2, r3
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <MeasureADC+0x5c>)
 80009fc:	fba3 1302 	umull	r1, r3, r3, r2
 8000a00:	1ad2      	subs	r2, r2, r3
 8000a02:	0852      	lsrs	r2, r2, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	0adb      	lsrs	r3, r3, #11
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <MeasureADC+0x60>)
 8000a0c:	801a      	strh	r2, [r3, #0]
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200000b0 	.word	0x200000b0
 8000a18:	20000098 	.word	0x20000098
 8000a1c:	00100101 	.word	0x00100101
 8000a20:	2000009a 	.word	0x2000009a

08000a24 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d102      	bne.n	8000a3a <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000a34:	4b04      	ldr	r3, [pc, #16]	@ (8000a48 <BSP_PB_Callback+0x24>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	601a      	str	r2, [r3, #0]
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	200000ac 	.word	0x200000ac

08000a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <Error_Handler+0x8>

08000a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a62:	4a0e      	ldr	r2, [pc, #56]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a76:	4b09      	ldr	r3, [pc, #36]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7a:	4a08      	ldr	r2, [pc, #32]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a82:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <HAL_MspInit+0x44>)
 8000a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a8e:	f002 fb69 	bl	8003164 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40021000 	.word	0x40021000

08000aa0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b09e      	sub	sp, #120	@ 0x78
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ab8:	f107 0310 	add.w	r3, r7, #16
 8000abc:	2254      	movs	r2, #84	@ 0x54
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f004 faee 	bl	80050a2 <memset>
  if(hadc->Instance==ADC2)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a1e      	ldr	r2, [pc, #120]	@ (8000b44 <HAL_ADC_MspInit+0xa4>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d134      	bne.n	8000b3a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000ad0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ad4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000ad6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000ada:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000adc:	f107 0310 	add.w	r3, r7, #16
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f003 f87d 	bl	8003be0 <HAL_RCCEx_PeriphCLKConfig>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000aec:	f7ff ffae 	bl	8000a4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000af0:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af4:	4a14      	ldr	r2, [pc, #80]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000af6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000afa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afc:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b14:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <HAL_ADC_MspInit+0xa8>)
 8000b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b24:	2303      	movs	r3, #3
 8000b26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b30:	4619      	mov	r1, r3
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b36:	f002 f8bf 	bl	8002cb8 <HAL_GPIO_Init>

  /* USER CODE END ADC2_MspInit 1 */

  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3778      	adds	r7, #120	@ 0x78
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	50000100 	.word	0x50000100
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b09e      	sub	sp, #120	@ 0x78
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	2254      	movs	r2, #84	@ 0x54
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f004 fa98 	bl	80050a2 <memset>
  if(huart->Instance==USART1)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <HAL_UART_MspInit+0xa4>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d135      	bne.n	8000be8 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f003 f829 	bl	8003be0 <HAL_RCCEx_PeriphCLKConfig>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b94:	f7ff ff5a 	bl	8000a4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b98:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b9c:	4a15      	ldr	r2, [pc, #84]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000b9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ba2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ba8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb0:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf4 <HAL_UART_MspInit+0xa8>)
 8000bbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc0:	f003 0304 	and.w	r3, r3, #4
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000bc8:	2330      	movs	r3, #48	@ 0x30
 8000bca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd8:	2307      	movs	r3, #7
 8000bda:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000be0:	4619      	mov	r1, r3
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <HAL_UART_MspInit+0xac>)
 8000be4:	f002 f868 	bl	8002cb8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000be8:	bf00      	nop
 8000bea:	3778      	adds	r7, #120	@ 0x78
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40013800 	.word	0x40013800
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48000800 	.word	0x48000800

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <NMI_Handler+0x4>

08000c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <HardFault_Handler+0x4>

08000c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <MemManage_Handler+0x4>

08000c14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <BusFault_Handler+0x4>

08000c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <UsageFault_Handler+0x4>

08000c24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c52:	f000 fad9 	bl	8001208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f000 f99c 	bl	8000f9c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
 8000c78:	e00a      	b.n	8000c90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c7a:	f3af 8000 	nop.w
 8000c7e:	4601      	mov	r1, r0
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	60ba      	str	r2, [r7, #8]
 8000c86:	b2ca      	uxtb	r2, r1
 8000c88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
 8000c90:	697a      	ldr	r2, [r7, #20]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	dbf0      	blt.n	8000c7a <_read+0x12>
  }

  return len;
 8000c98:	687b      	ldr	r3, [r7, #4]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	60f8      	str	r0, [r7, #12]
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
 8000cb2:	e009      	b.n	8000cc8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	60ba      	str	r2, [r7, #8]
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 f9e1 	bl	8001084 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dbf1      	blt.n	8000cb4 <_write+0x12>
  }
  return len;
 8000cd0:	687b      	ldr	r3, [r7, #4]
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3718      	adds	r7, #24
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <_close>:

int _close(int file)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ce2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d02:	605a      	str	r2, [r3, #4]
  return 0;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <_isatty>:

int _isatty(int file)
{
 8000d12:	b480      	push	{r7}
 8000d14:	b083      	sub	sp, #12
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d1a:	2301      	movs	r3, #1
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d4c:	4a14      	ldr	r2, [pc, #80]	@ (8000da0 <_sbrk+0x5c>)
 8000d4e:	4b15      	ldr	r3, [pc, #84]	@ (8000da4 <_sbrk+0x60>)
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d58:	4b13      	ldr	r3, [pc, #76]	@ (8000da8 <_sbrk+0x64>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d102      	bne.n	8000d66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d60:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <_sbrk+0x64>)
 8000d62:	4a12      	ldr	r2, [pc, #72]	@ (8000dac <_sbrk+0x68>)
 8000d64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d66:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <_sbrk+0x64>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d207      	bcs.n	8000d84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d74:	f004 f9e4 	bl	8005140 <__errno>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d82:	e009      	b.n	8000d98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d84:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8a:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <_sbrk+0x64>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	4a05      	ldr	r2, [pc, #20]	@ (8000da8 <_sbrk+0x64>)
 8000d94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d96:	68fb      	ldr	r3, [r7, #12]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20020000 	.word	0x20020000
 8000da4:	00000400 	.word	0x00000400
 8000da8:	200001b0 	.word	0x200001b0
 8000dac:	200003a8 	.word	0x200003a8

08000db0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000db4:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <SystemInit+0x20>)
 8000db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dba:	4a05      	ldr	r2, [pc, #20]	@ (8000dd0 <SystemInit+0x20>)
 8000dbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dd4:	480d      	ldr	r0, [pc, #52]	@ (8000e0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dd6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dd8:	f7ff ffea 	bl	8000db0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ddc:	480c      	ldr	r0, [pc, #48]	@ (8000e10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dde:	490d      	ldr	r1, [pc, #52]	@ (8000e14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e18 <LoopForever+0xe>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df4:	4c0a      	ldr	r4, [pc, #40]	@ (8000e20 <LoopForever+0x16>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e02:	f004 f9a3 	bl	800514c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e06:	f7ff fbd3 	bl	80005b0 <main>

08000e0a <LoopForever>:

LoopForever:
    b LoopForever
 8000e0a:	e7fe      	b.n	8000e0a <LoopForever>
  ldr   r0, =_estack
 8000e0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e14:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e18:	08005d90 	.word	0x08005d90
  ldr r2, =_sbss
 8000e1c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e20:	200003a4 	.word	0x200003a4

08000e24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e24:	e7fe      	b.n	8000e24 <ADC1_2_IRQHandler>
	...

08000e28 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000e32:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <BSP_LED_Init+0x64>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e36:	4a15      	ldr	r2, [pc, #84]	@ (8000e8c <BSP_LED_Init+0x64>)
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e3e:	4b13      	ldr	r3, [pc, #76]	@ (8000e8c <BSP_LED_Init+0x64>)
 8000e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e90 <BSP_LED_Init+0x68>)
 8000e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e62:	f107 020c 	add.w	r2, r7, #12
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 ff25 	bl	8002cb8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4a07      	ldr	r2, [pc, #28]	@ (8000e90 <BSP_LED_Init+0x68>)
 8000e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e76:	2120      	movs	r1, #32
 8000e78:	2200      	movs	r2, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f002 f8b6 	bl	8002fec <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3720      	adds	r7, #32
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	20000004 	.word	0x20000004

08000e94 <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	4a06      	ldr	r2, [pc, #24]	@ (8000ebc <BSP_LED_On+0x28>)
 8000ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea6:	2120      	movs	r1, #32
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 f89e 	bl	8002fec <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000004 	.word	0x20000004

08000ec0 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	460a      	mov	r2, r1
 8000eca:	71fb      	strb	r3, [r7, #7]
 8000ecc:	4613      	mov	r3, r2
 8000ece:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f84 <BSP_PB_Init+0xc4>)
 8000ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed4:	4a2b      	ldr	r2, [pc, #172]	@ (8000f84 <BSP_PB_Init+0xc4>)
 8000ed6:	f043 0304 	orr.w	r3, r3, #4
 8000eda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000edc:	4b29      	ldr	r3, [pc, #164]	@ (8000f84 <BSP_PB_Init+0xc4>)
 8000ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	60bb      	str	r3, [r7, #8]
 8000ee6:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000ee8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eec:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000ef6:	79bb      	ldrb	r3, [r7, #6]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d10c      	bne.n	8000f16 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000efc:	2300      	movs	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	4a21      	ldr	r2, [pc, #132]	@ (8000f88 <BSP_PB_Init+0xc8>)
 8000f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f08:	f107 020c 	add.w	r2, r7, #12
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f001 fed2 	bl	8002cb8 <HAL_GPIO_Init>
 8000f14:	e031      	b.n	8000f7a <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000f16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f1a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4a1a      	ldr	r2, [pc, #104]	@ (8000f88 <BSP_PB_Init+0xc8>)
 8000f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f24:	f107 020c 	add.w	r2, r7, #12
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fec4 	bl	8002cb8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	4a15      	ldr	r2, [pc, #84]	@ (8000f8c <BSP_PB_Init+0xcc>)
 8000f36:	441a      	add	r2, r3
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4915      	ldr	r1, [pc, #84]	@ (8000f90 <BSP_PB_Init+0xd0>)
 8000f3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f40:	4619      	mov	r1, r3
 8000f42:	4610      	mov	r0, r2
 8000f44:	f001 fe74 	bl	8002c30 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f8c <BSP_PB_Init+0xcc>)
 8000f4e:	1898      	adds	r0, r3, r2
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4a10      	ldr	r2, [pc, #64]	@ (8000f94 <BSP_PB_Init+0xd4>)
 8000f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	f001 fe4b 	bl	8002bf6 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000f60:	2028      	movs	r0, #40	@ 0x28
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4a0c      	ldr	r2, [pc, #48]	@ (8000f98 <BSP_PB_Init+0xd8>)
 8000f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f001 fe0e 	bl	8002b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000f72:	2328      	movs	r3, #40	@ 0x28
 8000f74:	4618      	mov	r0, r3
 8000f76:	f001 fe24 	bl	8002bc2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3720      	adds	r7, #32
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40021000 	.word	0x40021000
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	200001b4 	.word	0x200001b4
 8000f90:	08005d20 	.word	0x08005d20
 8000f94:	20000010 	.word	0x20000010
 8000f98:	20000014 	.word	0x20000014

08000f9c <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	4a04      	ldr	r2, [pc, #16]	@ (8000fbc <BSP_PB_IRQHandler+0x20>)
 8000fac:	4413      	add	r3, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fe52 	bl	8002c58 <HAL_EXTI_IRQHandler>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	200001b4 	.word	0x200001b4

08000fc0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	6039      	str	r1, [r7, #0]
 8000fca:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d903      	bls.n	8000fde <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000fd6:	f06f 0301 	mvn.w	r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	e018      	b.n	8001010 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	2294      	movs	r2, #148	@ 0x94
 8000fe2:	fb02 f303 	mul.w	r3, r2, r3
 8000fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <BSP_COM_Init+0x5c>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f86e 	bl	80010cc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2294      	movs	r2, #148	@ 0x94
 8000ff4:	fb02 f303 	mul.w	r3, r2, r3
 8000ff8:	4a08      	ldr	r2, [pc, #32]	@ (800101c <BSP_COM_Init+0x5c>)
 8000ffa:	4413      	add	r3, r2
 8000ffc:	6839      	ldr	r1, [r7, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f80e 	bl	8001020 <MX_LPUART1_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d002      	beq.n	8001010 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800100a:	f06f 0303 	mvn.w	r3, #3
 800100e:	e000      	b.n	8001012 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8001010:	68fb      	ldr	r3, [r7, #12]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200001bc 	.word	0x200001bc

08001020 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800102a:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <MX_LPUART1_Init+0x60>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	220c      	movs	r2, #12
 800103e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	895b      	ldrh	r3, [r3, #10]
 8001044:	461a      	mov	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	891b      	ldrh	r3, [r3, #8]
 8001056:	461a      	mov	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	899b      	ldrh	r3, [r3, #12]
 8001060:	461a      	mov	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800106c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f003 f804 	bl	800407c <HAL_UART_Init>
 8001074:	4603      	mov	r3, r0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000000c 	.word	0x2000000c

08001084 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <__io_putchar+0x30>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	2394      	movs	r3, #148	@ 0x94
 8001094:	fb02 f303 	mul.w	r3, r2, r3
 8001098:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <__io_putchar+0x34>)
 800109a:	1898      	adds	r0, r3, r2
 800109c:	1d39      	adds	r1, r7, #4
 800109e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a2:	2201      	movs	r2, #1
 80010a4:	f003 f83a 	bl	800411c <HAL_UART_Transmit>
  return ch;
 80010a8:	687b      	ldr	r3, [r7, #4]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000250 	.word	0x20000250
 80010b8:	200001bc 	.word	0x200001bc

080010bc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f7ff fcaf 	bl	8000a24 <BSP_PB_Callback>
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80010d4:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <COM1_MspInit+0x94>)
 80010d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d8:	4a21      	ldr	r2, [pc, #132]	@ (8001160 <COM1_MspInit+0x94>)
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <COM1_MspInit+0x94>)
 80010e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80010ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <COM1_MspInit+0x94>)
 80010ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <COM1_MspInit+0x94>)
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <COM1_MspInit+0x94>)
 80010fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001104:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <COM1_MspInit+0x94>)
 8001106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001108:	4a15      	ldr	r2, [pc, #84]	@ (8001160 <COM1_MspInit+0x94>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001110:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <COM1_MspInit+0x94>)
 8001112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800111c:	2304      	movs	r3, #4
 800111e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001124:	2302      	movs	r3, #2
 8001126:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001128:	2301      	movs	r3, #1
 800112a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800112c:	230c      	movs	r3, #12
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800113a:	f001 fdbd 	bl	8002cb8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800113e:	2308      	movs	r3, #8
 8001140:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001146:	230c      	movs	r3, #12
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001154:	f001 fdb0 	bl	8002cb8 <HAL_GPIO_Init>
}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	@ 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021000 	.word	0x40021000

08001164 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800116e:	2003      	movs	r0, #3
 8001170:	f001 fd02 	bl	8002b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001174:	2000      	movs	r0, #0
 8001176:	f000 f80d 	bl	8001194 <HAL_InitTick>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	e001      	b.n	800118a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001186:	f7ff fc67 	bl	8000a58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800118a:	79fb      	ldrb	r3, [r7, #7]

}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800119c:	2300      	movs	r3, #0
 800119e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80011a0:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <HAL_InitTick+0x68>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d022      	beq.n	80011ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80011a8:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <HAL_InitTick+0x6c>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <HAL_InitTick+0x68>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80011b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80011b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011bc:	4618      	mov	r0, r3
 80011be:	f001 fd0e 	bl	8002bde <HAL_SYSTICK_Config>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10f      	bne.n	80011e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b0f      	cmp	r3, #15
 80011cc:	d809      	bhi.n	80011e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ce:	2200      	movs	r2, #0
 80011d0:	6879      	ldr	r1, [r7, #4]
 80011d2:	f04f 30ff 	mov.w	r0, #4294967295
 80011d6:	f001 fcda 	bl	8002b8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011da:	4a0a      	ldr	r2, [pc, #40]	@ (8001204 <HAL_InitTick+0x70>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	e007      	b.n	80011f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	73fb      	strb	r3, [r7, #15]
 80011e6:	e004      	b.n	80011f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	e001      	b.n	80011f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	2000001c 	.word	0x2000001c
 8001200:	20000000 	.word	0x20000000
 8001204:	20000018 	.word	0x20000018

08001208 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800120c:	4b05      	ldr	r3, [pc, #20]	@ (8001224 <HAL_IncTick+0x1c>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <HAL_IncTick+0x20>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4413      	add	r3, r2
 8001216:	4a03      	ldr	r2, [pc, #12]	@ (8001224 <HAL_IncTick+0x1c>)
 8001218:	6013      	str	r3, [r2, #0]
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	20000254 	.word	0x20000254
 8001228:	2000001c 	.word	0x2000001c

0800122c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000254 	.word	0x20000254

08001244 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	431a      	orrs	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	609a      	str	r2, [r3, #8]
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	609a      	str	r2, [r3, #8]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b087      	sub	sp, #28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	3360      	adds	r3, #96	@ 0x60
 80012be:	461a      	mov	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <LL_ADC_SetOffset+0x44>)
 80012ce:	4013      	ands	r3, r2
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	430a      	orrs	r2, r1
 80012da:	4313      	orrs	r3, r2
 80012dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80012e4:	bf00      	nop
 80012e6:	371c      	adds	r7, #28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	03fff000 	.word	0x03fff000

080012f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	3360      	adds	r3, #96	@ 0x60
 8001302:	461a      	mov	r2, r3
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3360      	adds	r3, #96	@ 0x60
 8001330:	461a      	mov	r2, r3
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	431a      	orrs	r2, r3
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800134a:	bf00      	nop
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001356:	b480      	push	{r7}
 8001358:	b087      	sub	sp, #28
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3360      	adds	r3, #96	@ 0x60
 8001366:	461a      	mov	r2, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	431a      	orrs	r2, r3
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001380:	bf00      	nop
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800138c:	b480      	push	{r7}
 800138e:	b087      	sub	sp, #28
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3360      	adds	r3, #96	@ 0x60
 800139c:	461a      	mov	r2, r3
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	431a      	orrs	r2, r3
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80013b6:	bf00      	nop
 80013b8:	371c      	adds	r7, #28
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	431a      	orrs	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	615a      	str	r2, [r3, #20]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800140e:	b480      	push	{r7}
 8001410:	b087      	sub	sp, #28
 8001412:	af00      	add	r7, sp, #0
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	3330      	adds	r3, #48	@ 0x30
 800141e:	461a      	mov	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	0a1b      	lsrs	r3, r3, #8
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	4413      	add	r3, r2
 800142c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	f003 031f 	and.w	r3, r3, #31
 8001438:	211f      	movs	r1, #31
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	401a      	ands	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	0e9b      	lsrs	r3, r3, #26
 8001446:	f003 011f 	and.w	r1, r3, #31
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	f003 031f 	and.w	r3, r3, #31
 8001450:	fa01 f303 	lsl.w	r3, r1, r3
 8001454:	431a      	orrs	r2, r3
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800145a:	bf00      	nop
 800145c:	371c      	adds	r7, #28
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001466:	b480      	push	{r7}
 8001468:	b087      	sub	sp, #28
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3314      	adds	r3, #20
 8001476:	461a      	mov	r2, r3
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	0e5b      	lsrs	r3, r3, #25
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	4413      	add	r3, r2
 8001484:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	0d1b      	lsrs	r3, r3, #20
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	2107      	movs	r1, #7
 8001494:	fa01 f303 	lsl.w	r3, r1, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	401a      	ands	r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	0d1b      	lsrs	r3, r3, #20
 80014a0:	f003 031f 	and.w	r3, r3, #31
 80014a4:	6879      	ldr	r1, [r7, #4]
 80014a6:	fa01 f303 	lsl.w	r3, r1, r3
 80014aa:	431a      	orrs	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80014b0:	bf00      	nop
 80014b2:	371c      	adds	r7, #28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014d4:	43db      	mvns	r3, r3
 80014d6:	401a      	ands	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f003 0318 	and.w	r3, r3, #24
 80014de:	4908      	ldr	r1, [pc, #32]	@ (8001500 <LL_ADC_SetChannelSingleDiff+0x44>)
 80014e0:	40d9      	lsrs	r1, r3
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	400b      	ands	r3, r1
 80014e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014ea:	431a      	orrs	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	0007ffff 	.word	0x0007ffff

08001504 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f003 031f 	and.w	r3, r3, #31
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800154c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	6093      	str	r3, [r2, #8]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001574:	d101      	bne.n	800157a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001576:	2301      	movs	r3, #1
 8001578:	e000      	b.n	800157c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800157a:	2300      	movs	r3, #0
}
 800157c:	4618      	mov	r0, r3
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001598:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800159c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80015c4:	d101      	bne.n	80015ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015ec:	f043 0201 	orr.w	r2, r3, #1
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001610:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001614:	f043 0202 	orr.w	r2, r3, #2
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b01      	cmp	r3, #1
 800163a:	d101      	bne.n	8001640 <LL_ADC_IsEnabled+0x18>
 800163c:	2301      	movs	r3, #1
 800163e:	e000      	b.n	8001642 <LL_ADC_IsEnabled+0x1a>
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b02      	cmp	r3, #2
 8001660:	d101      	bne.n	8001666 <LL_ADC_IsDisableOngoing+0x18>
 8001662:	2301      	movs	r3, #1
 8001664:	e000      	b.n	8001668 <LL_ADC_IsDisableOngoing+0x1a>
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001684:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001688:	f043 0204 	orr.w	r2, r3, #4
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f003 0304 	and.w	r3, r3, #4
 80016ac:	2b04      	cmp	r3, #4
 80016ae:	d101      	bne.n	80016b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b08      	cmp	r3, #8
 80016d4:	d101      	bne.n	80016da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e000      	b.n	80016dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80016da:	2300      	movs	r3, #0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b089      	sub	sp, #36	@ 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f0:	2300      	movs	r3, #0
 80016f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e1a9      	b.n	8001a56 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800170c:	2b00      	cmp	r3, #0
 800170e:	d109      	bne.n	8001724 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff f9c5 	bl	8000aa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff19 	bl	8001560 <LL_ADC_IsDeepPowerDownEnabled>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d004      	beq.n	800173e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff feff 	bl	800153c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ff34 	bl	80015b0 <LL_ADC_IsInternalRegulatorEnabled>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d115      	bne.n	800177a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff ff18 	bl	8001588 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001758:	4b9c      	ldr	r3, [pc, #624]	@ (80019cc <HAL_ADC_Init+0x2e4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	099b      	lsrs	r3, r3, #6
 800175e:	4a9c      	ldr	r2, [pc, #624]	@ (80019d0 <HAL_ADC_Init+0x2e8>)
 8001760:	fba2 2303 	umull	r2, r3, r2, r3
 8001764:	099b      	lsrs	r3, r3, #6
 8001766:	3301      	adds	r3, #1
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800176c:	e002      	b.n	8001774 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	3b01      	subs	r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f9      	bne.n	800176e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff16 	bl	80015b0 <LL_ADC_IsInternalRegulatorEnabled>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10d      	bne.n	80017a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178e:	f043 0210 	orr.w	r2, r3, #16
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179a:	f043 0201 	orr.w	r2, r3, #1
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff ff76 	bl	800169c <LL_ADC_REG_IsConversionOngoing>
 80017b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b6:	f003 0310 	and.w	r3, r3, #16
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f040 8142 	bne.w	8001a44 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 813e 	bne.w	8001a44 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80017d0:	f043 0202 	orr.w	r2, r3, #2
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff23 	bl	8001628 <LL_ADC_IsEnabled>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d141      	bne.n	800186c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017f0:	d004      	beq.n	80017fc <HAL_ADC_Init+0x114>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a77      	ldr	r2, [pc, #476]	@ (80019d4 <HAL_ADC_Init+0x2ec>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d10f      	bne.n	800181c <HAL_ADC_Init+0x134>
 80017fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001800:	f7ff ff12 	bl	8001628 <LL_ADC_IsEnabled>
 8001804:	4604      	mov	r4, r0
 8001806:	4873      	ldr	r0, [pc, #460]	@ (80019d4 <HAL_ADC_Init+0x2ec>)
 8001808:	f7ff ff0e 	bl	8001628 <LL_ADC_IsEnabled>
 800180c:	4603      	mov	r3, r0
 800180e:	4323      	orrs	r3, r4
 8001810:	2b00      	cmp	r3, #0
 8001812:	bf0c      	ite	eq
 8001814:	2301      	moveq	r3, #1
 8001816:	2300      	movne	r3, #0
 8001818:	b2db      	uxtb	r3, r3
 800181a:	e012      	b.n	8001842 <HAL_ADC_Init+0x15a>
 800181c:	486e      	ldr	r0, [pc, #440]	@ (80019d8 <HAL_ADC_Init+0x2f0>)
 800181e:	f7ff ff03 	bl	8001628 <LL_ADC_IsEnabled>
 8001822:	4604      	mov	r4, r0
 8001824:	486d      	ldr	r0, [pc, #436]	@ (80019dc <HAL_ADC_Init+0x2f4>)
 8001826:	f7ff feff 	bl	8001628 <LL_ADC_IsEnabled>
 800182a:	4603      	mov	r3, r0
 800182c:	431c      	orrs	r4, r3
 800182e:	486c      	ldr	r0, [pc, #432]	@ (80019e0 <HAL_ADC_Init+0x2f8>)
 8001830:	f7ff fefa 	bl	8001628 <LL_ADC_IsEnabled>
 8001834:	4603      	mov	r3, r0
 8001836:	4323      	orrs	r3, r4
 8001838:	2b00      	cmp	r3, #0
 800183a:	bf0c      	ite	eq
 800183c:	2301      	moveq	r3, #1
 800183e:	2300      	movne	r3, #0
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d012      	beq.n	800186c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800184e:	d004      	beq.n	800185a <HAL_ADC_Init+0x172>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5f      	ldr	r2, [pc, #380]	@ (80019d4 <HAL_ADC_Init+0x2ec>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d101      	bne.n	800185e <HAL_ADC_Init+0x176>
 800185a:	4a62      	ldr	r2, [pc, #392]	@ (80019e4 <HAL_ADC_Init+0x2fc>)
 800185c:	e000      	b.n	8001860 <HAL_ADC_Init+0x178>
 800185e:	4a62      	ldr	r2, [pc, #392]	@ (80019e8 <HAL_ADC_Init+0x300>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	4619      	mov	r1, r3
 8001866:	4610      	mov	r0, r2
 8001868:	f7ff fcec 	bl	8001244 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7f5b      	ldrb	r3, [r3, #29]
 8001870:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001876:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800187c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001882:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800188a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800188c:	4313      	orrs	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001896:	2b01      	cmp	r3, #1
 8001898:	d106      	bne.n	80018a8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189e:	3b01      	subs	r3, #1
 80018a0:	045b      	lsls	r3, r3, #17
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d009      	beq.n	80018c4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018bc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68da      	ldr	r2, [r3, #12]
 80018ca:	4b48      	ldr	r3, [pc, #288]	@ (80019ec <HAL_ADC_Init+0x304>)
 80018cc:	4013      	ands	r3, r2
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	69b9      	ldr	r1, [r7, #24]
 80018d4:	430b      	orrs	r3, r1
 80018d6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	430a      	orrs	r2, r1
 80018ec:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fee5 	bl	80016c2 <LL_ADC_INJ_IsConversionOngoing>
 80018f8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d17f      	bne.n	8001a00 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d17c      	bne.n	8001a00 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800190a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001912:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001922:	f023 0302 	bic.w	r3, r3, #2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	6812      	ldr	r2, [r2, #0]
 800192a:	69b9      	ldr	r1, [r7, #24]
 800192c:	430b      	orrs	r3, r1
 800192e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d017      	beq.n	8001968 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	691a      	ldr	r2, [r3, #16]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001946:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001950:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001954:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6911      	ldr	r1, [r2, #16]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6812      	ldr	r2, [r2, #0]
 8001960:	430b      	orrs	r3, r1
 8001962:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001966:	e013      	b.n	8001990 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	691a      	ldr	r2, [r3, #16]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001976:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001988:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800198c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001996:	2b01      	cmp	r3, #1
 8001998:	d12a      	bne.n	80019f0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	691b      	ldr	r3, [r3, #16]
 80019a0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80019a4:	f023 0304 	bic.w	r3, r3, #4
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019b0:	4311      	orrs	r1, r2
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80019b6:	4311      	orrs	r1, r2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80019bc:	430a      	orrs	r2, r1
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f042 0201 	orr.w	r2, r2, #1
 80019c8:	611a      	str	r2, [r3, #16]
 80019ca:	e019      	b.n	8001a00 <HAL_ADC_Init+0x318>
 80019cc:	20000000 	.word	0x20000000
 80019d0:	053e2d63 	.word	0x053e2d63
 80019d4:	50000100 	.word	0x50000100
 80019d8:	50000400 	.word	0x50000400
 80019dc:	50000500 	.word	0x50000500
 80019e0:	50000600 	.word	0x50000600
 80019e4:	50000300 	.word	0x50000300
 80019e8:	50000700 	.word	0x50000700
 80019ec:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	691a      	ldr	r2, [r3, #16]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 0201 	bic.w	r2, r2, #1
 80019fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d10c      	bne.n	8001a22 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	f023 010f 	bic.w	r1, r3, #15
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	1e5a      	subs	r2, r3, #1
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a20:	e007      	b.n	8001a32 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 020f 	bic.w	r2, r2, #15
 8001a30:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a36:	f023 0303 	bic.w	r3, r3, #3
 8001a3a:	f043 0201 	orr.w	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a42:	e007      	b.n	8001a54 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a48:	f043 0210 	orr.w	r2, r3, #16
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3724      	adds	r7, #36	@ 0x24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd90      	pop	{r4, r7, pc}
 8001a5e:	bf00      	nop

08001a60 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a70:	d004      	beq.n	8001a7c <HAL_ADC_Start+0x1c>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a67      	ldr	r2, [pc, #412]	@ (8001c14 <HAL_ADC_Start+0x1b4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d101      	bne.n	8001a80 <HAL_ADC_Start+0x20>
 8001a7c:	4b66      	ldr	r3, [pc, #408]	@ (8001c18 <HAL_ADC_Start+0x1b8>)
 8001a7e:	e000      	b.n	8001a82 <HAL_ADC_Start+0x22>
 8001a80:	4b66      	ldr	r3, [pc, #408]	@ (8001c1c <HAL_ADC_Start+0x1bc>)
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fd3e 	bl	8001504 <LL_ADC_GetMultimode>
 8001a88:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fe04 	bl	800169c <LL_ADC_REG_IsConversionOngoing>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f040 80b4 	bne.w	8001c04 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d101      	bne.n	8001aaa <HAL_ADC_Start+0x4a>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	e0af      	b.n	8001c0a <HAL_ADC_Start+0x1aa>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 fe0c 	bl	80026d0 <ADC_Enable>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001abc:	7dfb      	ldrb	r3, [r7, #23]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f040 809b 	bne.w	8001bfa <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001acc:	f023 0301 	bic.w	r3, r3, #1
 8001ad0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a4d      	ldr	r2, [pc, #308]	@ (8001c14 <HAL_ADC_Start+0x1b4>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d009      	beq.n	8001af6 <HAL_ADC_Start+0x96>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a4e      	ldr	r2, [pc, #312]	@ (8001c20 <HAL_ADC_Start+0x1c0>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d002      	beq.n	8001af2 <HAL_ADC_Start+0x92>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	e003      	b.n	8001afa <HAL_ADC_Start+0x9a>
 8001af2:	4b4c      	ldr	r3, [pc, #304]	@ (8001c24 <HAL_ADC_Start+0x1c4>)
 8001af4:	e001      	b.n	8001afa <HAL_ADC_Start+0x9a>
 8001af6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	6812      	ldr	r2, [r2, #0]
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d002      	beq.n	8001b08 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d105      	bne.n	8001b14 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b0c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b20:	d106      	bne.n	8001b30 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b26:	f023 0206 	bic.w	r2, r3, #6
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	661a      	str	r2, [r3, #96]	@ 0x60
 8001b2e:	e002      	b.n	8001b36 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	221c      	movs	r2, #28
 8001b3c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_ADC_Start+0x1b4>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d009      	beq.n	8001b64 <HAL_ADC_Start+0x104>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a32      	ldr	r2, [pc, #200]	@ (8001c20 <HAL_ADC_Start+0x1c0>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d002      	beq.n	8001b60 <HAL_ADC_Start+0x100>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	e003      	b.n	8001b68 <HAL_ADC_Start+0x108>
 8001b60:	4b30      	ldr	r3, [pc, #192]	@ (8001c24 <HAL_ADC_Start+0x1c4>)
 8001b62:	e001      	b.n	8001b68 <HAL_ADC_Start+0x108>
 8001b64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d008      	beq.n	8001b82 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	2b05      	cmp	r3, #5
 8001b7a:	d002      	beq.n	8001b82 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	2b09      	cmp	r3, #9
 8001b80:	d114      	bne.n	8001bac <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d007      	beq.n	8001ba0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b94:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b98:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fd65 	bl	8001674 <LL_ADC_REG_StartConversion>
 8001baa:	e02d      	b.n	8001c08 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a15      	ldr	r2, [pc, #84]	@ (8001c14 <HAL_ADC_Start+0x1b4>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d009      	beq.n	8001bd6 <HAL_ADC_Start+0x176>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a16      	ldr	r2, [pc, #88]	@ (8001c20 <HAL_ADC_Start+0x1c0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d002      	beq.n	8001bd2 <HAL_ADC_Start+0x172>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	e003      	b.n	8001bda <HAL_ADC_Start+0x17a>
 8001bd2:	4b14      	ldr	r3, [pc, #80]	@ (8001c24 <HAL_ADC_Start+0x1c4>)
 8001bd4:	e001      	b.n	8001bda <HAL_ADC_Start+0x17a>
 8001bd6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001bda:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00f      	beq.n	8001c08 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bf0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bf8:	e006      	b.n	8001c08 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001c02:	e001      	b.n	8001c08 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c04:	2302      	movs	r3, #2
 8001c06:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	50000100 	.word	0x50000100
 8001c18:	50000300 	.word	0x50000300
 8001c1c:	50000700 	.word	0x50000700
 8001c20:	50000500 	.word	0x50000500
 8001c24:	50000400 	.word	0x50000400

08001c28 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c3a:	d004      	beq.n	8001c46 <HAL_ADC_PollForConversion+0x1e>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a77      	ldr	r2, [pc, #476]	@ (8001e20 <HAL_ADC_PollForConversion+0x1f8>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_ADC_PollForConversion+0x22>
 8001c46:	4b77      	ldr	r3, [pc, #476]	@ (8001e24 <HAL_ADC_PollForConversion+0x1fc>)
 8001c48:	e000      	b.n	8001c4c <HAL_ADC_PollForConversion+0x24>
 8001c4a:	4b77      	ldr	r3, [pc, #476]	@ (8001e28 <HAL_ADC_PollForConversion+0x200>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fc59 	bl	8001504 <LL_ADC_GetMultimode>
 8001c52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	2b08      	cmp	r3, #8
 8001c5a:	d102      	bne.n	8001c62 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	61fb      	str	r3, [r7, #28]
 8001c60:	e037      	b.n	8001cd2 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	d002      	beq.n	8001c74 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	2b09      	cmp	r3, #9
 8001c72:	d111      	bne.n	8001c98 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c86:	f043 0220 	orr.w	r2, r3, #32
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e0c1      	b.n	8001e16 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001c92:	2304      	movs	r3, #4
 8001c94:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001c96:	e01c      	b.n	8001cd2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ca0:	d004      	beq.n	8001cac <HAL_ADC_PollForConversion+0x84>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a5e      	ldr	r2, [pc, #376]	@ (8001e20 <HAL_ADC_PollForConversion+0x1f8>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d101      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0x88>
 8001cac:	4b5d      	ldr	r3, [pc, #372]	@ (8001e24 <HAL_ADC_PollForConversion+0x1fc>)
 8001cae:	e000      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x8a>
 8001cb0:	4b5d      	ldr	r3, [pc, #372]	@ (8001e28 <HAL_ADC_PollForConversion+0x200>)
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fc34 	bl	8001520 <LL_ADC_GetMultiDMATransfer>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d007      	beq.n	8001cce <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc2:	f043 0220 	orr.w	r2, r3, #32
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e0a3      	b.n	8001e16 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001cce:	2304      	movs	r3, #4
 8001cd0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001cd2:	f7ff faab 	bl	800122c <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001cd8:	e021      	b.n	8001d1e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce0:	d01d      	beq.n	8001d1e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ce2:	f7ff faa3 	bl	800122c <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d302      	bcc.n	8001cf8 <HAL_ADC_PollForConversion+0xd0>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d112      	bne.n	8001d1e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	4013      	ands	r3, r2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10b      	bne.n	8001d1e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0a:	f043 0204 	orr.w	r2, r3, #4
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e07b      	b.n	8001e16 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0d6      	beq.n	8001cda <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fb53 	bl	80013e8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d01c      	beq.n	8001d82 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	7f5b      	ldrb	r3, [r3, #29]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d118      	bne.n	8001d82 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b08      	cmp	r3, #8
 8001d5c:	d111      	bne.n	8001d82 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d62:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d105      	bne.n	8001d82 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	f043 0201 	orr.w	r2, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a26      	ldr	r2, [pc, #152]	@ (8001e20 <HAL_ADC_PollForConversion+0x1f8>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d009      	beq.n	8001da0 <HAL_ADC_PollForConversion+0x178>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a26      	ldr	r2, [pc, #152]	@ (8001e2c <HAL_ADC_PollForConversion+0x204>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d002      	beq.n	8001d9c <HAL_ADC_PollForConversion+0x174>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	e003      	b.n	8001da4 <HAL_ADC_PollForConversion+0x17c>
 8001d9c:	4b24      	ldr	r3, [pc, #144]	@ (8001e30 <HAL_ADC_PollForConversion+0x208>)
 8001d9e:	e001      	b.n	8001da4 <HAL_ADC_PollForConversion+0x17c>
 8001da0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d008      	beq.n	8001dbe <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d005      	beq.n	8001dbe <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2b05      	cmp	r3, #5
 8001db6:	d002      	beq.n	8001dbe <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	2b09      	cmp	r3, #9
 8001dbc:	d104      	bne.n	8001dc8 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	61bb      	str	r3, [r7, #24]
 8001dc6:	e014      	b.n	8001df2 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a14      	ldr	r2, [pc, #80]	@ (8001e20 <HAL_ADC_PollForConversion+0x1f8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d009      	beq.n	8001de6 <HAL_ADC_PollForConversion+0x1be>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a15      	ldr	r2, [pc, #84]	@ (8001e2c <HAL_ADC_PollForConversion+0x204>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d002      	beq.n	8001de2 <HAL_ADC_PollForConversion+0x1ba>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	e003      	b.n	8001dea <HAL_ADC_PollForConversion+0x1c2>
 8001de2:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <HAL_ADC_PollForConversion+0x208>)
 8001de4:	e001      	b.n	8001dea <HAL_ADC_PollForConversion+0x1c2>
 8001de6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001dea:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d104      	bne.n	8001e02 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	e008      	b.n	8001e14 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d103      	bne.n	8001e14 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	220c      	movs	r2, #12
 8001e12:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3720      	adds	r7, #32
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	50000100 	.word	0x50000100
 8001e24:	50000300 	.word	0x50000300
 8001e28:	50000700 	.word	0x50000700
 8001e2c:	50000500 	.word	0x50000500
 8001e30:	50000400 	.word	0x50000400

08001e34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b0b6      	sub	sp, #216	@ 0xd8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d102      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x24>
 8001e6e:	2302      	movs	r3, #2
 8001e70:	f000 bc13 	b.w	800269a <HAL_ADC_ConfigChannel+0x84a>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fc0b 	bl	800169c <LL_ADC_REG_IsConversionOngoing>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f040 83f3 	bne.w	8002674 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	6859      	ldr	r1, [r3, #4]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	f7ff fab7 	bl	800140e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fbf9 	bl	800169c <LL_ADC_REG_IsConversionOngoing>
 8001eaa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff fc05 	bl	80016c2 <LL_ADC_INJ_IsConversionOngoing>
 8001eb8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ebc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f040 81d9 	bne.w	8002278 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ec6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f040 81d4 	bne.w	8002278 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ed8:	d10f      	bne.n	8001efa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6818      	ldr	r0, [r3, #0]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f7ff fabe 	bl	8001466 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fa65 	bl	80013c2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001ef8:	e00e      	b.n	8001f18 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	6819      	ldr	r1, [r3, #0]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	461a      	mov	r2, r3
 8001f08:	f7ff faad 	bl	8001466 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fa55 	bl	80013c2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	695a      	ldr	r2, [r3, #20]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	08db      	lsrs	r3, r3, #3
 8001f24:	f003 0303 	and.w	r3, r3, #3
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d022      	beq.n	8001f80 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6919      	ldr	r1, [r3, #16]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001f4a:	f7ff f9af 	bl	80012ac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	6919      	ldr	r1, [r3, #16]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f7ff f9fb 	bl	8001356 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d102      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x126>
 8001f70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f74:	e000      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x128>
 8001f76:	2300      	movs	r3, #0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	f7ff fa07 	bl	800138c <LL_ADC_SetOffsetSaturation>
 8001f7e:	e17b      	b.n	8002278 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2100      	movs	r1, #0
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff f9b4 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10a      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x15c>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff f9a9 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	0e9b      	lsrs	r3, r3, #26
 8001fa6:	f003 021f 	and.w	r2, r3, #31
 8001faa:	e01e      	b.n	8001fea <HAL_ADC_ConfigChannel+0x19a>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff f99e 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001fce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001fd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001fda:	2320      	movs	r3, #32
 8001fdc:	e004      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001fde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fe2:	fab3 f383 	clz	r3, r3
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d105      	bne.n	8002002 <HAL_ADC_ConfigChannel+0x1b2>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	0e9b      	lsrs	r3, r3, #26
 8001ffc:	f003 031f 	and.w	r3, r3, #31
 8002000:	e018      	b.n	8002034 <HAL_ADC_ConfigChannel+0x1e4>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800200e:	fa93 f3a3 	rbit	r3, r3
 8002012:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800201a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800201e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002026:	2320      	movs	r3, #32
 8002028:	e004      	b.n	8002034 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800202a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002034:	429a      	cmp	r2, r3
 8002036:	d106      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff f96d 	bl	8001320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2101      	movs	r1, #1
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff f951 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10a      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x222>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff f946 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	0e9b      	lsrs	r3, r3, #26
 800206c:	f003 021f 	and.w	r2, r3, #31
 8002070:	e01e      	b.n	80020b0 <HAL_ADC_ConfigChannel+0x260>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2101      	movs	r1, #1
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff f93b 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 800207e:	4603      	mov	r3, r0
 8002080:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002090:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002094:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002098:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80020a0:	2320      	movs	r3, #32
 80020a2:	e004      	b.n	80020ae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80020a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80020a8:	fab3 f383 	clz	r3, r3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d105      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x278>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	0e9b      	lsrs	r3, r3, #26
 80020c2:	f003 031f 	and.w	r3, r3, #31
 80020c6:	e018      	b.n	80020fa <HAL_ADC_ConfigChannel+0x2aa>
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80020dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80020e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80020e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80020ec:	2320      	movs	r3, #32
 80020ee:	e004      	b.n	80020fa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80020f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d106      	bne.n	800210c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2200      	movs	r2, #0
 8002104:	2101      	movs	r1, #1
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff f90a 	bl	8001320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2102      	movs	r1, #2
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff f8ee 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8002118:	4603      	mov	r3, r0
 800211a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10a      	bne.n	8002138 <HAL_ADC_ConfigChannel+0x2e8>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2102      	movs	r1, #2
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff f8e3 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 800212e:	4603      	mov	r3, r0
 8002130:	0e9b      	lsrs	r3, r3, #26
 8002132:	f003 021f 	and.w	r2, r3, #31
 8002136:	e01e      	b.n	8002176 <HAL_ADC_ConfigChannel+0x326>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2102      	movs	r1, #2
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f8d8 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8002144:	4603      	mov	r3, r0
 8002146:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002156:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800215a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800215e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002166:	2320      	movs	r3, #32
 8002168:	e004      	b.n	8002174 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800216a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800216e:	fab3 f383 	clz	r3, r3
 8002172:	b2db      	uxtb	r3, r3
 8002174:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800217e:	2b00      	cmp	r3, #0
 8002180:	d105      	bne.n	800218e <HAL_ADC_ConfigChannel+0x33e>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	0e9b      	lsrs	r3, r3, #26
 8002188:	f003 031f 	and.w	r3, r3, #31
 800218c:	e016      	b.n	80021bc <HAL_ADC_ConfigChannel+0x36c>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002196:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800219a:	fa93 f3a3 	rbit	r3, r3
 800219e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80021a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80021a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80021a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80021ae:	2320      	movs	r3, #32
 80021b0:	e004      	b.n	80021bc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80021b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021b6:	fab3 f383 	clz	r3, r3
 80021ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021bc:	429a      	cmp	r2, r3
 80021be:	d106      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	2102      	movs	r1, #2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff f8a9 	bl	8001320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2103      	movs	r1, #3
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff f88d 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 80021da:	4603      	mov	r3, r0
 80021dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10a      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x3aa>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2103      	movs	r1, #3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f882 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 80021f0:	4603      	mov	r3, r0
 80021f2:	0e9b      	lsrs	r3, r3, #26
 80021f4:	f003 021f 	and.w	r2, r3, #31
 80021f8:	e017      	b.n	800222a <HAL_ADC_ConfigChannel+0x3da>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2103      	movs	r1, #3
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff f877 	bl	80012f4 <LL_ADC_GetOffsetChannel>
 8002206:	4603      	mov	r3, r0
 8002208:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002214:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002216:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800221c:	2320      	movs	r3, #32
 800221e:	e003      	b.n	8002228 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002220:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002232:	2b00      	cmp	r3, #0
 8002234:	d105      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x3f2>
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	0e9b      	lsrs	r3, r3, #26
 800223c:	f003 031f 	and.w	r3, r3, #31
 8002240:	e011      	b.n	8002266 <HAL_ADC_ConfigChannel+0x416>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002248:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002250:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002252:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002254:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800225a:	2320      	movs	r3, #32
 800225c:	e003      	b.n	8002266 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800225e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002266:	429a      	cmp	r2, r3
 8002268:	d106      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2200      	movs	r2, #0
 8002270:	2103      	movs	r1, #3
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f854 	bl	8001320 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff f9d3 	bl	8001628 <LL_ADC_IsEnabled>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	f040 813d 	bne.w	8002504 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6818      	ldr	r0, [r3, #0]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	6819      	ldr	r1, [r3, #0]
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	461a      	mov	r2, r3
 8002298:	f7ff f910 	bl	80014bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	4aa2      	ldr	r2, [pc, #648]	@ (800252c <HAL_ADC_ConfigChannel+0x6dc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	f040 812e 	bne.w	8002504 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10b      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x480>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	0e9b      	lsrs	r3, r3, #26
 80022be:	3301      	adds	r3, #1
 80022c0:	f003 031f 	and.w	r3, r3, #31
 80022c4:	2b09      	cmp	r3, #9
 80022c6:	bf94      	ite	ls
 80022c8:	2301      	movls	r3, #1
 80022ca:	2300      	movhi	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	e019      	b.n	8002304 <HAL_ADC_ConfigChannel+0x4b4>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022d8:	fa93 f3a3 	rbit	r3, r3
 80022dc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80022de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80022e0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80022e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80022e8:	2320      	movs	r3, #32
 80022ea:	e003      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80022ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022ee:	fab3 f383 	clz	r3, r3
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	3301      	adds	r3, #1
 80022f6:	f003 031f 	and.w	r3, r3, #31
 80022fa:	2b09      	cmp	r3, #9
 80022fc:	bf94      	ite	ls
 80022fe:	2301      	movls	r3, #1
 8002300:	2300      	movhi	r3, #0
 8002302:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002304:	2b00      	cmp	r3, #0
 8002306:	d079      	beq.n	80023fc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002310:	2b00      	cmp	r3, #0
 8002312:	d107      	bne.n	8002324 <HAL_ADC_ConfigChannel+0x4d4>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	0e9b      	lsrs	r3, r3, #26
 800231a:	3301      	adds	r3, #1
 800231c:	069b      	lsls	r3, r3, #26
 800231e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002322:	e015      	b.n	8002350 <HAL_ADC_ConfigChannel+0x500>
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800232c:	fa93 f3a3 	rbit	r3, r3
 8002330:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002334:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800233c:	2320      	movs	r3, #32
 800233e:	e003      	b.n	8002348 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002342:	fab3 f383 	clz	r3, r3
 8002346:	b2db      	uxtb	r3, r3
 8002348:	3301      	adds	r3, #1
 800234a:	069b      	lsls	r3, r3, #26
 800234c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002358:	2b00      	cmp	r3, #0
 800235a:	d109      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x520>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	0e9b      	lsrs	r3, r3, #26
 8002362:	3301      	adds	r3, #1
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	2101      	movs	r1, #1
 800236a:	fa01 f303 	lsl.w	r3, r1, r3
 800236e:	e017      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x550>
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002378:	fa93 f3a3 	rbit	r3, r3
 800237c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800237e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002380:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002388:	2320      	movs	r3, #32
 800238a:	e003      	b.n	8002394 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800238c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800238e:	fab3 f383 	clz	r3, r3
 8002392:	b2db      	uxtb	r3, r3
 8002394:	3301      	adds	r3, #1
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	2101      	movs	r1, #1
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	ea42 0103 	orr.w	r1, r2, r3
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10a      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x576>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	0e9b      	lsrs	r3, r3, #26
 80023b6:	3301      	adds	r3, #1
 80023b8:	f003 021f 	and.w	r2, r3, #31
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	051b      	lsls	r3, r3, #20
 80023c4:	e018      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x5a8>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ce:	fa93 f3a3 	rbit	r3, r3
 80023d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80023d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80023d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80023de:	2320      	movs	r3, #32
 80023e0:	e003      	b.n	80023ea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80023e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023e4:	fab3 f383 	clz	r3, r3
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	3301      	adds	r3, #1
 80023ec:	f003 021f 	and.w	r2, r3, #31
 80023f0:	4613      	mov	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4413      	add	r3, r2
 80023f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023f8:	430b      	orrs	r3, r1
 80023fa:	e07e      	b.n	80024fa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002404:	2b00      	cmp	r3, #0
 8002406:	d107      	bne.n	8002418 <HAL_ADC_ConfigChannel+0x5c8>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	0e9b      	lsrs	r3, r3, #26
 800240e:	3301      	adds	r3, #1
 8002410:	069b      	lsls	r3, r3, #26
 8002412:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002416:	e015      	b.n	8002444 <HAL_ADC_ConfigChannel+0x5f4>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002428:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800242a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002430:	2320      	movs	r3, #32
 8002432:	e003      	b.n	800243c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	3301      	adds	r3, #1
 800243e:	069b      	lsls	r3, r3, #26
 8002440:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244c:	2b00      	cmp	r3, #0
 800244e:	d109      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x614>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	0e9b      	lsrs	r3, r3, #26
 8002456:	3301      	adds	r3, #1
 8002458:	f003 031f 	and.w	r3, r3, #31
 800245c:	2101      	movs	r1, #1
 800245e:	fa01 f303 	lsl.w	r3, r1, r3
 8002462:	e017      	b.n	8002494 <HAL_ADC_ConfigChannel+0x644>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246a:	6a3b      	ldr	r3, [r7, #32]
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	61fb      	str	r3, [r7, #28]
  return result;
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800247c:	2320      	movs	r3, #32
 800247e:	e003      	b.n	8002488 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	fab3 f383 	clz	r3, r3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	3301      	adds	r3, #1
 800248a:	f003 031f 	and.w	r3, r3, #31
 800248e:	2101      	movs	r1, #1
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	ea42 0103 	orr.w	r1, r2, r3
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10d      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x670>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	0e9b      	lsrs	r3, r3, #26
 80024aa:	3301      	adds	r3, #1
 80024ac:	f003 021f 	and.w	r2, r3, #31
 80024b0:	4613      	mov	r3, r2
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	4413      	add	r3, r2
 80024b6:	3b1e      	subs	r3, #30
 80024b8:	051b      	lsls	r3, r3, #20
 80024ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80024be:	e01b      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x6a8>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	fa93 f3a3 	rbit	r3, r3
 80024cc:	613b      	str	r3, [r7, #16]
  return result;
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80024d8:	2320      	movs	r3, #32
 80024da:	e003      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	3301      	adds	r3, #1
 80024e6:	f003 021f 	and.w	r2, r3, #31
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	3b1e      	subs	r3, #30
 80024f2:	051b      	lsls	r3, r3, #20
 80024f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024fe:	4619      	mov	r1, r3
 8002500:	f7fe ffb1 	bl	8001466 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <HAL_ADC_ConfigChannel+0x6e0>)
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	f000 80be 	beq.w	800268e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800251a:	d004      	beq.n	8002526 <HAL_ADC_ConfigChannel+0x6d6>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <HAL_ADC_ConfigChannel+0x6e4>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d10a      	bne.n	800253c <HAL_ADC_ConfigChannel+0x6ec>
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <HAL_ADC_ConfigChannel+0x6e8>)
 8002528:	e009      	b.n	800253e <HAL_ADC_ConfigChannel+0x6ee>
 800252a:	bf00      	nop
 800252c:	407f0000 	.word	0x407f0000
 8002530:	80080000 	.word	0x80080000
 8002534:	50000100 	.word	0x50000100
 8002538:	50000300 	.word	0x50000300
 800253c:	4b59      	ldr	r3, [pc, #356]	@ (80026a4 <HAL_ADC_ConfigChannel+0x854>)
 800253e:	4618      	mov	r0, r3
 8002540:	f7fe fea6 	bl	8001290 <LL_ADC_GetCommonPathInternalCh>
 8002544:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a56      	ldr	r2, [pc, #344]	@ (80026a8 <HAL_ADC_ConfigChannel+0x858>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d004      	beq.n	800255c <HAL_ADC_ConfigChannel+0x70c>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a55      	ldr	r2, [pc, #340]	@ (80026ac <HAL_ADC_ConfigChannel+0x85c>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d13a      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800255c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002560:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d134      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002570:	d005      	beq.n	800257e <HAL_ADC_ConfigChannel+0x72e>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a4e      	ldr	r2, [pc, #312]	@ (80026b0 <HAL_ADC_ConfigChannel+0x860>)
 8002578:	4293      	cmp	r3, r2
 800257a:	f040 8085 	bne.w	8002688 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002586:	d004      	beq.n	8002592 <HAL_ADC_ConfigChannel+0x742>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a49      	ldr	r2, [pc, #292]	@ (80026b4 <HAL_ADC_ConfigChannel+0x864>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d101      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x746>
 8002592:	4a49      	ldr	r2, [pc, #292]	@ (80026b8 <HAL_ADC_ConfigChannel+0x868>)
 8002594:	e000      	b.n	8002598 <HAL_ADC_ConfigChannel+0x748>
 8002596:	4a43      	ldr	r2, [pc, #268]	@ (80026a4 <HAL_ADC_ConfigChannel+0x854>)
 8002598:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800259c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025a0:	4619      	mov	r1, r3
 80025a2:	4610      	mov	r0, r2
 80025a4:	f7fe fe61 	bl	800126a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025a8:	4b44      	ldr	r3, [pc, #272]	@ (80026bc <HAL_ADC_ConfigChannel+0x86c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	099b      	lsrs	r3, r3, #6
 80025ae:	4a44      	ldr	r2, [pc, #272]	@ (80026c0 <HAL_ADC_ConfigChannel+0x870>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	099b      	lsrs	r3, r3, #6
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025c2:	e002      	b.n	80025ca <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1f9      	bne.n	80025c4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025d0:	e05a      	b.n	8002688 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a3b      	ldr	r2, [pc, #236]	@ (80026c4 <HAL_ADC_ConfigChannel+0x874>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d125      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d11f      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a31      	ldr	r2, [pc, #196]	@ (80026b4 <HAL_ADC_ConfigChannel+0x864>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d104      	bne.n	80025fc <HAL_ADC_ConfigChannel+0x7ac>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a34      	ldr	r2, [pc, #208]	@ (80026c8 <HAL_ADC_ConfigChannel+0x878>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d047      	beq.n	800268c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002604:	d004      	beq.n	8002610 <HAL_ADC_ConfigChannel+0x7c0>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a2a      	ldr	r2, [pc, #168]	@ (80026b4 <HAL_ADC_ConfigChannel+0x864>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d101      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x7c4>
 8002610:	4a29      	ldr	r2, [pc, #164]	@ (80026b8 <HAL_ADC_ConfigChannel+0x868>)
 8002612:	e000      	b.n	8002616 <HAL_ADC_ConfigChannel+0x7c6>
 8002614:	4a23      	ldr	r2, [pc, #140]	@ (80026a4 <HAL_ADC_ConfigChannel+0x854>)
 8002616:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800261a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800261e:	4619      	mov	r1, r3
 8002620:	4610      	mov	r0, r2
 8002622:	f7fe fe22 	bl	800126a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002626:	e031      	b.n	800268c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <HAL_ADC_ConfigChannel+0x87c>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d12d      	bne.n	800268e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002632:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d127      	bne.n	800268e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a1c      	ldr	r2, [pc, #112]	@ (80026b4 <HAL_ADC_ConfigChannel+0x864>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d022      	beq.n	800268e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002650:	d004      	beq.n	800265c <HAL_ADC_ConfigChannel+0x80c>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a17      	ldr	r2, [pc, #92]	@ (80026b4 <HAL_ADC_ConfigChannel+0x864>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d101      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x810>
 800265c:	4a16      	ldr	r2, [pc, #88]	@ (80026b8 <HAL_ADC_ConfigChannel+0x868>)
 800265e:	e000      	b.n	8002662 <HAL_ADC_ConfigChannel+0x812>
 8002660:	4a10      	ldr	r2, [pc, #64]	@ (80026a4 <HAL_ADC_ConfigChannel+0x854>)
 8002662:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002666:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800266a:	4619      	mov	r1, r3
 800266c:	4610      	mov	r0, r2
 800266e:	f7fe fdfc 	bl	800126a <LL_ADC_SetCommonPathInternalCh>
 8002672:	e00c      	b.n	800268e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002678:	f043 0220 	orr.w	r2, r3, #32
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002686:	e002      	b.n	800268e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002688:	bf00      	nop
 800268a:	e000      	b.n	800268e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800268c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002696:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800269a:	4618      	mov	r0, r3
 800269c:	37d8      	adds	r7, #216	@ 0xd8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	50000700 	.word	0x50000700
 80026a8:	c3210000 	.word	0xc3210000
 80026ac:	90c00010 	.word	0x90c00010
 80026b0:	50000600 	.word	0x50000600
 80026b4:	50000100 	.word	0x50000100
 80026b8:	50000300 	.word	0x50000300
 80026bc:	20000000 	.word	0x20000000
 80026c0:	053e2d63 	.word	0x053e2d63
 80026c4:	c7520000 	.word	0xc7520000
 80026c8:	50000500 	.word	0x50000500
 80026cc:	cb840000 	.word	0xcb840000

080026d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe ffa1 	bl	8001628 <LL_ADC_IsEnabled>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d176      	bne.n	80027da <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	4b3c      	ldr	r3, [pc, #240]	@ (80027e4 <ADC_Enable+0x114>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00d      	beq.n	8002716 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fe:	f043 0210 	orr.w	r2, r3, #16
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270a:	f043 0201 	orr.w	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e062      	b.n	80027dc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fe ff5c 	bl	80015d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002728:	d004      	beq.n	8002734 <ADC_Enable+0x64>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a2e      	ldr	r2, [pc, #184]	@ (80027e8 <ADC_Enable+0x118>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d101      	bne.n	8002738 <ADC_Enable+0x68>
 8002734:	4b2d      	ldr	r3, [pc, #180]	@ (80027ec <ADC_Enable+0x11c>)
 8002736:	e000      	b.n	800273a <ADC_Enable+0x6a>
 8002738:	4b2d      	ldr	r3, [pc, #180]	@ (80027f0 <ADC_Enable+0x120>)
 800273a:	4618      	mov	r0, r3
 800273c:	f7fe fda8 	bl	8001290 <LL_ADC_GetCommonPathInternalCh>
 8002740:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002746:	2b00      	cmp	r3, #0
 8002748:	d013      	beq.n	8002772 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800274a:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <ADC_Enable+0x124>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	099b      	lsrs	r3, r3, #6
 8002750:	4a29      	ldr	r2, [pc, #164]	@ (80027f8 <ADC_Enable+0x128>)
 8002752:	fba2 2303 	umull	r2, r3, r2, r3
 8002756:	099b      	lsrs	r3, r3, #6
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002764:	e002      	b.n	800276c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	3b01      	subs	r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f9      	bne.n	8002766 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002772:	f7fe fd5b 	bl	800122c <HAL_GetTick>
 8002776:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002778:	e028      	b.n	80027cc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7fe ff52 	bl	8001628 <LL_ADC_IsEnabled>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d104      	bne.n	8002794 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe ff22 	bl	80015d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002794:	f7fe fd4a 	bl	800122c <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d914      	bls.n	80027cc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d00d      	beq.n	80027cc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b4:	f043 0210 	orr.w	r2, r3, #16
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c0:	f043 0201 	orr.w	r2, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e007      	b.n	80027dc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d1cf      	bne.n	800277a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	8000003f 	.word	0x8000003f
 80027e8:	50000100 	.word	0x50000100
 80027ec:	50000300 	.word	0x50000300
 80027f0:	50000700 	.word	0x50000700
 80027f4:	20000000 	.word	0x20000000
 80027f8:	053e2d63 	.word	0x053e2d63

080027fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe ff20 	bl	800164e <LL_ADC_IsDisableOngoing>
 800280e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fe ff07 	bl	8001628 <LL_ADC_IsEnabled>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d047      	beq.n	80028b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d144      	bne.n	80028b0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 030d 	and.w	r3, r3, #13
 8002830:	2b01      	cmp	r3, #1
 8002832:	d10c      	bne.n	800284e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7fe fee1 	bl	8001600 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2203      	movs	r2, #3
 8002844:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002846:	f7fe fcf1 	bl	800122c <HAL_GetTick>
 800284a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800284c:	e029      	b.n	80028a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	f043 0210 	orr.w	r2, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e023      	b.n	80028b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800286a:	f7fe fcdf 	bl	800122c <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d914      	bls.n	80028a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00d      	beq.n	80028a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	f043 0210 	orr.w	r2, r3, #16
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002896:	f043 0201 	orr.w	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e007      	b.n	80028b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1dc      	bne.n	800286a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <LL_ADC_StartCalibration>:
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80028cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80028d6:	4313      	orrs	r3, r2
 80028d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	609a      	str	r2, [r3, #8]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_IsCalibrationOnGoing>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80028fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002900:	d101      	bne.n	8002906 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800291e:	2300      	movs	r3, #0
 8002920:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_ADCEx_Calibration_Start+0x1c>
 800292c:	2302      	movs	r3, #2
 800292e:	e04d      	b.n	80029cc <HAL_ADCEx_Calibration_Start+0xb8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ff5f 	bl	80027fc <ADC_Disable>
 800293e:	4603      	mov	r3, r0
 8002940:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d136      	bne.n	80029b6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002950:	f023 0302 	bic.w	r3, r3, #2
 8002954:	f043 0202 	orr.w	r2, r3, #2
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6839      	ldr	r1, [r7, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff ffa9 	bl	80028ba <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002968:	e014      	b.n	8002994 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	3301      	adds	r3, #1
 800296e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	4a18      	ldr	r2, [pc, #96]	@ (80029d4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d90d      	bls.n	8002994 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	f023 0312 	bic.w	r3, r3, #18
 8002980:	f043 0210 	orr.w	r2, r3, #16
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e01b      	b.n	80029cc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ffa7 	bl	80028ec <LL_ADC_IsCalibrationOnGoing>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1e2      	bne.n	800296a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a8:	f023 0303 	bic.w	r3, r3, #3
 80029ac:	f043 0201 	orr.w	r2, r3, #1
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029b4:	e005      	b.n	80029c2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ba:	f043 0210 	orr.w	r2, r3, #16
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	0004de01 	.word	0x0004de01

080029d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029e8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029f4:	4013      	ands	r3, r2
 80029f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a0a:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	60d3      	str	r3, [r2, #12]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <__NVIC_GetPriorityGrouping+0x18>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	f003 0307 	and.w	r3, r3, #7
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	db0b      	blt.n	8002a66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	f003 021f 	and.w	r2, r3, #31
 8002a54:	4907      	ldr	r1, [pc, #28]	@ (8002a74 <__NVIC_EnableIRQ+0x38>)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	e000e100 	.word	0xe000e100

08002a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	6039      	str	r1, [r7, #0]
 8002a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	db0a      	blt.n	8002aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	b2da      	uxtb	r2, r3
 8002a90:	490c      	ldr	r1, [pc, #48]	@ (8002ac4 <__NVIC_SetPriority+0x4c>)
 8002a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a96:	0112      	lsls	r2, r2, #4
 8002a98:	b2d2      	uxtb	r2, r2
 8002a9a:	440b      	add	r3, r1
 8002a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa0:	e00a      	b.n	8002ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4908      	ldr	r1, [pc, #32]	@ (8002ac8 <__NVIC_SetPriority+0x50>)
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	3b04      	subs	r3, #4
 8002ab0:	0112      	lsls	r2, r2, #4
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	761a      	strb	r2, [r3, #24]
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000e100 	.word	0xe000e100
 8002ac8:	e000ed00 	.word	0xe000ed00

08002acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b089      	sub	sp, #36	@ 0x24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 0307 	and.w	r3, r3, #7
 8002ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f1c3 0307 	rsb	r3, r3, #7
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	bf28      	it	cs
 8002aea:	2304      	movcs	r3, #4
 8002aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	3304      	adds	r3, #4
 8002af2:	2b06      	cmp	r3, #6
 8002af4:	d902      	bls.n	8002afc <NVIC_EncodePriority+0x30>
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3b03      	subs	r3, #3
 8002afa:	e000      	b.n	8002afe <NVIC_EncodePriority+0x32>
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b00:	f04f 32ff 	mov.w	r2, #4294967295
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	43da      	mvns	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	401a      	ands	r2, r3
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b14:	f04f 31ff 	mov.w	r1, #4294967295
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	43d9      	mvns	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b24:	4313      	orrs	r3, r2
         );
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3724      	adds	r7, #36	@ 0x24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
	...

08002b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b44:	d301      	bcc.n	8002b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b46:	2301      	movs	r3, #1
 8002b48:	e00f      	b.n	8002b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <SysTick_Config+0x40>)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b52:	210f      	movs	r1, #15
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	f7ff ff8e 	bl	8002a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b5c:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <SysTick_Config+0x40>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b62:	4b04      	ldr	r3, [pc, #16]	@ (8002b74 <SysTick_Config+0x40>)
 8002b64:	2207      	movs	r2, #7
 8002b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	e000e010 	.word	0xe000e010

08002b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff29 	bl	80029d8 <__NVIC_SetPriorityGrouping>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b086      	sub	sp, #24
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	4603      	mov	r3, r0
 8002b96:	60b9      	str	r1, [r7, #8]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b9c:	f7ff ff40 	bl	8002a20 <__NVIC_GetPriorityGrouping>
 8002ba0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	68b9      	ldr	r1, [r7, #8]
 8002ba6:	6978      	ldr	r0, [r7, #20]
 8002ba8:	f7ff ff90 	bl	8002acc <NVIC_EncodePriority>
 8002bac:	4602      	mov	r2, r0
 8002bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff ff5f 	bl	8002a78 <__NVIC_SetPriority>
}
 8002bba:	bf00      	nop
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	4603      	mov	r3, r0
 8002bca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff33 	bl	8002a3c <__NVIC_EnableIRQ>
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b082      	sub	sp, #8
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7ff ffa4 	bl	8002b34 <SysTick_Config>
 8002bec:	4603      	mov	r3, r0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b087      	sub	sp, #28
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	60f8      	str	r0, [r7, #12]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	607a      	str	r2, [r7, #4]
 8002c02:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8002c08:	7afb      	ldrb	r3, [r7, #11]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d103      	bne.n	8002c16 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	605a      	str	r2, [r3, #4]
      break;
 8002c14:	e005      	b.n	8002c22 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8002c20:	bf00      	nop
  }

  return status;
 8002c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	371c      	adds	r7, #28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e003      	b.n	8002c4c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
  }
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	0c1b      	lsrs	r3, r3, #16
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2201      	movs	r2, #1
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	015a      	lsls	r2, r3, #5
 8002c80:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <HAL_EXTI_IRQHandler+0x5c>)
 8002c82:	4413      	add	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d002      	beq.n	8002caa <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4798      	blx	r3
    }
  }
}
 8002caa:	bf00      	nop
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40010414 	.word	0x40010414

08002cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cc6:	e15a      	b.n	8002f7e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	2101      	movs	r1, #1
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 814c 	beq.w	8002f78 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d005      	beq.n	8002cf8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d130      	bne.n	8002d5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	68da      	ldr	r2, [r3, #12]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d2e:	2201      	movs	r2, #1
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	43db      	mvns	r3, r3
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	091b      	lsrs	r3, r3, #4
 8002d44:	f003 0201 	and.w	r2, r3, #1
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d017      	beq.n	8002d96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	2203      	movs	r2, #3
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d123      	bne.n	8002dea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	08da      	lsrs	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	3208      	adds	r2, #8
 8002daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	220f      	movs	r2, #15
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	691a      	ldr	r2, [r3, #16]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	08da      	lsrs	r2, r3, #3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3208      	adds	r2, #8
 8002de4:	6939      	ldr	r1, [r7, #16]
 8002de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	2203      	movs	r2, #3
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0203 	and.w	r2, r3, #3
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 80a6 	beq.w	8002f78 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2c:	4b5b      	ldr	r3, [pc, #364]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e30:	4a5a      	ldr	r2, [pc, #360]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e38:	4b58      	ldr	r3, [pc, #352]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	60bb      	str	r3, [r7, #8]
 8002e42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e44:	4a56      	ldr	r2, [pc, #344]	@ (8002fa0 <HAL_GPIO_Init+0x2e8>)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	089b      	lsrs	r3, r3, #2
 8002e4a:	3302      	adds	r3, #2
 8002e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	220f      	movs	r2, #15
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e6e:	d01f      	beq.n	8002eb0 <HAL_GPIO_Init+0x1f8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a4c      	ldr	r2, [pc, #304]	@ (8002fa4 <HAL_GPIO_Init+0x2ec>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d019      	beq.n	8002eac <HAL_GPIO_Init+0x1f4>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa8 <HAL_GPIO_Init+0x2f0>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d013      	beq.n	8002ea8 <HAL_GPIO_Init+0x1f0>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a4a      	ldr	r2, [pc, #296]	@ (8002fac <HAL_GPIO_Init+0x2f4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d00d      	beq.n	8002ea4 <HAL_GPIO_Init+0x1ec>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a49      	ldr	r2, [pc, #292]	@ (8002fb0 <HAL_GPIO_Init+0x2f8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d007      	beq.n	8002ea0 <HAL_GPIO_Init+0x1e8>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a48      	ldr	r2, [pc, #288]	@ (8002fb4 <HAL_GPIO_Init+0x2fc>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d101      	bne.n	8002e9c <HAL_GPIO_Init+0x1e4>
 8002e98:	2305      	movs	r3, #5
 8002e9a:	e00a      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002e9c:	2306      	movs	r3, #6
 8002e9e:	e008      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	e006      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e004      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	e002      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002eac:	2301      	movs	r3, #1
 8002eae:	e000      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	f002 0203 	and.w	r2, r2, #3
 8002eb8:	0092      	lsls	r2, r2, #2
 8002eba:	4093      	lsls	r3, r2
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ec2:	4937      	ldr	r1, [pc, #220]	@ (8002fa0 <HAL_GPIO_Init+0x2e8>)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	089b      	lsrs	r3, r3, #2
 8002ec8:	3302      	adds	r3, #2
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ed0:	4b39      	ldr	r3, [pc, #228]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ef4:	4a30      	ldr	r2, [pc, #192]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002efa:	4b2f      	ldr	r3, [pc, #188]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f1e:	4a26      	ldr	r2, [pc, #152]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f24:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f48:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	43db      	mvns	r3, r3
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f72:	4a11      	ldr	r2, [pc, #68]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	fa22 f303 	lsr.w	r3, r2, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f47f ae9d 	bne.w	8002cc8 <HAL_GPIO_Init+0x10>
  }
}
 8002f8e:	bf00      	nop
 8002f90:	bf00      	nop
 8002f92:	371c      	adds	r7, #28
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	48000400 	.word	0x48000400
 8002fa8:	48000800 	.word	0x48000800
 8002fac:	48000c00 	.word	0x48000c00
 8002fb0:	48001000 	.word	0x48001000
 8002fb4:	48001400 	.word	0x48001400
 8002fb8:	40010400 	.word	0x40010400

08002fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	887b      	ldrh	r3, [r7, #2]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
 8002fd8:	e001      	b.n	8002fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3714      	adds	r7, #20
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	807b      	strh	r3, [r7, #2]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ffc:	787b      	ldrb	r3, [r7, #1]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003002:	887a      	ldrh	r2, [r7, #2]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003008:	e002      	b.n	8003010 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800300a:	887a      	ldrh	r2, [r7, #2]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d141      	bne.n	80030ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800302a:	4b4b      	ldr	r3, [pc, #300]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003036:	d131      	bne.n	800309c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003038:	4b47      	ldr	r3, [pc, #284]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800303e:	4a46      	ldr	r2, [pc, #280]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003044:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003048:	4b43      	ldr	r3, [pc, #268]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003050:	4a41      	ldr	r2, [pc, #260]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003056:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003058:	4b40      	ldr	r3, [pc, #256]	@ (800315c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2232      	movs	r2, #50	@ 0x32
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	4a3f      	ldr	r2, [pc, #252]	@ (8003160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	0c9b      	lsrs	r3, r3, #18
 800306a:	3301      	adds	r3, #1
 800306c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800306e:	e002      	b.n	8003076 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3b01      	subs	r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003076:	4b38      	ldr	r3, [pc, #224]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003082:	d102      	bne.n	800308a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f2      	bne.n	8003070 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800308a:	4b33      	ldr	r3, [pc, #204]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003096:	d158      	bne.n	800314a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e057      	b.n	800314c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800309c:	4b2e      	ldr	r3, [pc, #184]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030ac:	e04d      	b.n	800314a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030b4:	d141      	bne.n	800313a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030b6:	4b28      	ldr	r3, [pc, #160]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030c2:	d131      	bne.n	8003128 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030c4:	4b24      	ldr	r3, [pc, #144]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030ca:	4a23      	ldr	r2, [pc, #140]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030d4:	4b20      	ldr	r3, [pc, #128]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030e4:	4b1d      	ldr	r3, [pc, #116]	@ (800315c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2232      	movs	r2, #50	@ 0x32
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	4a1c      	ldr	r2, [pc, #112]	@ (8003160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	0c9b      	lsrs	r3, r3, #18
 80030f6:	3301      	adds	r3, #1
 80030f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030fa:	e002      	b.n	8003102 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	3b01      	subs	r3, #1
 8003100:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003102:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800310e:	d102      	bne.n	8003116 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f2      	bne.n	80030fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003116:	4b10      	ldr	r3, [pc, #64]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800311e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003122:	d112      	bne.n	800314a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e011      	b.n	800314c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003128:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800312e:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003134:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003138:	e007      	b.n	800314a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800313a:	4b07      	ldr	r3, [pc, #28]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003144:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003148:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	40007000 	.word	0x40007000
 800315c:	20000000 	.word	0x20000000
 8003160:	431bde83 	.word	0x431bde83

08003164 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003168:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	4a04      	ldr	r2, [pc, #16]	@ (8003180 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800316e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003172:	6093      	str	r3, [r2, #8]
}
 8003174:	bf00      	nop
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40007000 	.word	0x40007000

08003184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e2fe      	b.n	8003794 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d075      	beq.n	800328e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031a2:	4b97      	ldr	r3, [pc, #604]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031ac:	4b94      	ldr	r3, [pc, #592]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	2b0c      	cmp	r3, #12
 80031ba:	d102      	bne.n	80031c2 <HAL_RCC_OscConfig+0x3e>
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2b03      	cmp	r3, #3
 80031c0:	d002      	beq.n	80031c8 <HAL_RCC_OscConfig+0x44>
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d10b      	bne.n	80031e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c8:	4b8d      	ldr	r3, [pc, #564]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d05b      	beq.n	800328c <HAL_RCC_OscConfig+0x108>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d157      	bne.n	800328c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e2d9      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e8:	d106      	bne.n	80031f8 <HAL_RCC_OscConfig+0x74>
 80031ea:	4b85      	ldr	r3, [pc, #532]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a84      	ldr	r2, [pc, #528]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e01d      	b.n	8003234 <HAL_RCC_OscConfig+0xb0>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x98>
 8003202:	4b7f      	ldr	r3, [pc, #508]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a7e      	ldr	r2, [pc, #504]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	4b7c      	ldr	r3, [pc, #496]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a7b      	ldr	r2, [pc, #492]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0xb0>
 800321c:	4b78      	ldr	r3, [pc, #480]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a77      	ldr	r2, [pc, #476]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b75      	ldr	r3, [pc, #468]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a74      	ldr	r2, [pc, #464]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800322e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d013      	beq.n	8003264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fd fff6 	bl	800122c <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003244:	f7fd fff2 	bl	800122c <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e29e      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003256:	4b6a      	ldr	r3, [pc, #424]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0xc0>
 8003262:	e014      	b.n	800328e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fd ffe2 	bl	800122c <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800326c:	f7fd ffde 	bl	800122c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	@ 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e28a      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800327e:	4b60      	ldr	r3, [pc, #384]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0xe8>
 800328a:	e000      	b.n	800328e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800328c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d075      	beq.n	8003386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800329a:	4b59      	ldr	r3, [pc, #356]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 030c 	and.w	r3, r3, #12
 80032a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032a4:	4b56      	ldr	r3, [pc, #344]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	d102      	bne.n	80032ba <HAL_RCC_OscConfig+0x136>
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d002      	beq.n	80032c0 <HAL_RCC_OscConfig+0x13c>
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d11f      	bne.n	8003300 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_RCC_OscConfig+0x154>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e25d      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d8:	4b49      	ldr	r3, [pc, #292]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	061b      	lsls	r3, r3, #24
 80032e6:	4946      	ldr	r1, [pc, #280]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032ec:	4b45      	ldr	r3, [pc, #276]	@ (8003404 <HAL_RCC_OscConfig+0x280>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fd ff4f 	bl	8001194 <HAL_InitTick>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d043      	beq.n	8003384 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e249      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d023      	beq.n	8003350 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003308:	4b3d      	ldr	r3, [pc, #244]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a3c      	ldr	r2, [pc, #240]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800330e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003312:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003314:	f7fd ff8a 	bl	800122c <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800331c:	f7fd ff86 	bl	800122c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e232      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800332e:	4b34      	ldr	r3, [pc, #208]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0f0      	beq.n	800331c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b31      	ldr	r3, [pc, #196]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	061b      	lsls	r3, r3, #24
 8003348:	492d      	ldr	r1, [pc, #180]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800334a:	4313      	orrs	r3, r2
 800334c:	604b      	str	r3, [r1, #4]
 800334e:	e01a      	b.n	8003386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003350:	4b2b      	ldr	r3, [pc, #172]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a2a      	ldr	r2, [pc, #168]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003356:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800335a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fd ff66 	bl	800122c <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003364:	f7fd ff62 	bl	800122c <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e20e      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003376:	4b22      	ldr	r3, [pc, #136]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0x1e0>
 8003382:	e000      	b.n	8003386 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003384:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b00      	cmp	r3, #0
 8003390:	d041      	beq.n	8003416 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01c      	beq.n	80033d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800339a:	4b19      	ldr	r3, [pc, #100]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 800339c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033a0:	4a17      	ldr	r2, [pc, #92]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7fd ff3f 	bl	800122c <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b2:	f7fd ff3b 	bl	800122c <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e1e7      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80033c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0ef      	beq.n	80033b2 <HAL_RCC_OscConfig+0x22e>
 80033d2:	e020      	b.n	8003416 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80033d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033da:	4a09      	ldr	r2, [pc, #36]	@ (8003400 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7fd ff22 	bl	800122c <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033ea:	e00d      	b.n	8003408 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ec:	f7fd ff1e 	bl	800122c <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d906      	bls.n	8003408 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e1ca      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000
 8003404:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003408:	4b8c      	ldr	r3, [pc, #560]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800340a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1ea      	bne.n	80033ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 80a6 	beq.w	8003570 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003424:	2300      	movs	r3, #0
 8003426:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003428:	4b84      	ldr	r3, [pc, #528]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800342a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_RCC_OscConfig+0x2b4>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <HAL_RCC_OscConfig+0x2b6>
 8003438:	2300      	movs	r3, #0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00d      	beq.n	800345a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800343e:	4b7f      	ldr	r3, [pc, #508]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	4a7e      	ldr	r2, [pc, #504]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003448:	6593      	str	r3, [r2, #88]	@ 0x58
 800344a:	4b7c      	ldr	r3, [pc, #496]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003456:	2301      	movs	r3, #1
 8003458:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800345a:	4b79      	ldr	r3, [pc, #484]	@ (8003640 <HAL_RCC_OscConfig+0x4bc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003462:	2b00      	cmp	r3, #0
 8003464:	d118      	bne.n	8003498 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003466:	4b76      	ldr	r3, [pc, #472]	@ (8003640 <HAL_RCC_OscConfig+0x4bc>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a75      	ldr	r2, [pc, #468]	@ (8003640 <HAL_RCC_OscConfig+0x4bc>)
 800346c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003472:	f7fd fedb 	bl	800122c <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347a:	f7fd fed7 	bl	800122c <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e183      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800348c:	4b6c      	ldr	r3, [pc, #432]	@ (8003640 <HAL_RCC_OscConfig+0x4bc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d108      	bne.n	80034b2 <HAL_RCC_OscConfig+0x32e>
 80034a0:	4b66      	ldr	r3, [pc, #408]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a6:	4a65      	ldr	r2, [pc, #404]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034b0:	e024      	b.n	80034fc <HAL_RCC_OscConfig+0x378>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b05      	cmp	r3, #5
 80034b8:	d110      	bne.n	80034dc <HAL_RCC_OscConfig+0x358>
 80034ba:	4b60      	ldr	r3, [pc, #384]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034c0:	4a5e      	ldr	r2, [pc, #376]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034c2:	f043 0304 	orr.w	r3, r3, #4
 80034c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ca:	4b5c      	ldr	r3, [pc, #368]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d0:	4a5a      	ldr	r2, [pc, #360]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034da:	e00f      	b.n	80034fc <HAL_RCC_OscConfig+0x378>
 80034dc:	4b57      	ldr	r3, [pc, #348]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e2:	4a56      	ldr	r2, [pc, #344]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ec:	4b53      	ldr	r3, [pc, #332]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f2:	4a52      	ldr	r2, [pc, #328]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80034f4:	f023 0304 	bic.w	r3, r3, #4
 80034f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d016      	beq.n	8003532 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003504:	f7fd fe92 	bl	800122c <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800350a:	e00a      	b.n	8003522 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350c:	f7fd fe8e 	bl	800122c <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351a:	4293      	cmp	r3, r2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e138      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003522:	4b46      	ldr	r3, [pc, #280]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0ed      	beq.n	800350c <HAL_RCC_OscConfig+0x388>
 8003530:	e015      	b.n	800355e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003532:	f7fd fe7b 	bl	800122c <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003538:	e00a      	b.n	8003550 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353a:	f7fd fe77 	bl	800122c <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003548:	4293      	cmp	r3, r2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e121      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003550:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1ed      	bne.n	800353a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800355e:	7ffb      	ldrb	r3, [r7, #31]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d105      	bne.n	8003570 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003564:	4b35      	ldr	r3, [pc, #212]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	4a34      	ldr	r2, [pc, #208]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800356a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800356e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0320 	and.w	r3, r3, #32
 8003578:	2b00      	cmp	r3, #0
 800357a:	d03c      	beq.n	80035f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01c      	beq.n	80035be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003584:	4b2d      	ldr	r3, [pc, #180]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003586:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800358a:	4a2c      	ldr	r2, [pc, #176]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003594:	f7fd fe4a 	bl	800122c <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800359c:	f7fd fe46 	bl	800122c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e0f2      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035ae:	4b23      	ldr	r3, [pc, #140]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80035b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0ef      	beq.n	800359c <HAL_RCC_OscConfig+0x418>
 80035bc:	e01b      	b.n	80035f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035be:	4b1f      	ldr	r3, [pc, #124]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80035c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035c4:	4a1d      	ldr	r2, [pc, #116]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80035c6:	f023 0301 	bic.w	r3, r3, #1
 80035ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ce:	f7fd fe2d 	bl	800122c <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035d6:	f7fd fe29 	bl	800122c <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e0d5      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035e8:	4b14      	ldr	r3, [pc, #80]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 80035ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1ef      	bne.n	80035d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 80c9 	beq.w	8003792 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003600:	4b0e      	ldr	r3, [pc, #56]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b0c      	cmp	r3, #12
 800360a:	f000 8083 	beq.w	8003714 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d15e      	bne.n	80036d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003616:	4b09      	ldr	r3, [pc, #36]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a08      	ldr	r2, [pc, #32]	@ (800363c <HAL_RCC_OscConfig+0x4b8>)
 800361c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003622:	f7fd fe03 	bl	800122c <HAL_GetTick>
 8003626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003628:	e00c      	b.n	8003644 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800362a:	f7fd fdff 	bl	800122c <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d905      	bls.n	8003644 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e0ab      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
 800363c:	40021000 	.word	0x40021000
 8003640:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003644:	4b55      	ldr	r3, [pc, #340]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1ec      	bne.n	800362a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003650:	4b52      	ldr	r3, [pc, #328]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	4b52      	ldr	r3, [pc, #328]	@ (80037a0 <HAL_RCC_OscConfig+0x61c>)
 8003656:	4013      	ands	r3, r2
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6a11      	ldr	r1, [r2, #32]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003660:	3a01      	subs	r2, #1
 8003662:	0112      	lsls	r2, r2, #4
 8003664:	4311      	orrs	r1, r2
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800366a:	0212      	lsls	r2, r2, #8
 800366c:	4311      	orrs	r1, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003672:	0852      	lsrs	r2, r2, #1
 8003674:	3a01      	subs	r2, #1
 8003676:	0552      	lsls	r2, r2, #21
 8003678:	4311      	orrs	r1, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800367e:	0852      	lsrs	r2, r2, #1
 8003680:	3a01      	subs	r2, #1
 8003682:	0652      	lsls	r2, r2, #25
 8003684:	4311      	orrs	r1, r2
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800368a:	06d2      	lsls	r2, r2, #27
 800368c:	430a      	orrs	r2, r1
 800368e:	4943      	ldr	r1, [pc, #268]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003690:	4313      	orrs	r3, r2
 8003692:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003694:	4b41      	ldr	r3, [pc, #260]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a40      	ldr	r2, [pc, #256]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 800369a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800369e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036a0:	4b3e      	ldr	r3, [pc, #248]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	4a3d      	ldr	r2, [pc, #244]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ac:	f7fd fdbe 	bl	800122c <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b4:	f7fd fdba 	bl	800122c <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e066      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036c6:	4b35      	ldr	r3, [pc, #212]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d0f0      	beq.n	80036b4 <HAL_RCC_OscConfig+0x530>
 80036d2:	e05e      	b.n	8003792 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036d4:	4b31      	ldr	r3, [pc, #196]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a30      	ldr	r2, [pc, #192]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e0:	f7fd fda4 	bl	800122c <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036e6:	e008      	b.n	80036fa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036e8:	f7fd fda0 	bl	800122c <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e04c      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036fa:	4b28      	ldr	r3, [pc, #160]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f0      	bne.n	80036e8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003706:	4b25      	ldr	r3, [pc, #148]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	4924      	ldr	r1, [pc, #144]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 800370c:	4b25      	ldr	r3, [pc, #148]	@ (80037a4 <HAL_RCC_OscConfig+0x620>)
 800370e:	4013      	ands	r3, r2
 8003710:	60cb      	str	r3, [r1, #12]
 8003712:	e03e      	b.n	8003792 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e039      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003720:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <HAL_RCC_OscConfig+0x618>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f003 0203 	and.w	r2, r3, #3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	429a      	cmp	r2, r3
 8003732:	d12c      	bne.n	800378e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373e:	3b01      	subs	r3, #1
 8003740:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003742:	429a      	cmp	r2, r3
 8003744:	d123      	bne.n	800378e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003750:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d11b      	bne.n	800378e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d113      	bne.n	800378e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003770:	085b      	lsrs	r3, r3, #1
 8003772:	3b01      	subs	r3, #1
 8003774:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003776:	429a      	cmp	r2, r3
 8003778:	d109      	bne.n	800378e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003784:	085b      	lsrs	r3, r3, #1
 8003786:	3b01      	subs	r3, #1
 8003788:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800378a:	429a      	cmp	r2, r3
 800378c:	d001      	beq.n	8003792 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e000      	b.n	8003794 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40021000 	.word	0x40021000
 80037a0:	019f800c 	.word	0x019f800c
 80037a4:	feeefffc 	.word	0xfeeefffc

080037a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e11e      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037c0:	4b91      	ldr	r3, [pc, #580]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d910      	bls.n	80037f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f023 020f 	bic.w	r2, r3, #15
 80037d6:	498c      	ldr	r1, [pc, #560]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	4b8a      	ldr	r3, [pc, #552]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d001      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e106      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d073      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2b03      	cmp	r3, #3
 8003802:	d129      	bne.n	8003858 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003804:	4b81      	ldr	r3, [pc, #516]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e0f4      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003814:	f000 f99e 	bl	8003b54 <RCC_GetSysClockFreqFromPLLSource>
 8003818:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4a7c      	ldr	r2, [pc, #496]	@ (8003a10 <HAL_RCC_ClockConfig+0x268>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d93f      	bls.n	80038a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003822:	4b7a      	ldr	r3, [pc, #488]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d009      	beq.n	8003842 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003836:	2b00      	cmp	r3, #0
 8003838:	d033      	beq.n	80038a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800383e:	2b00      	cmp	r3, #0
 8003840:	d12f      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003842:	4b72      	ldr	r3, [pc, #456]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800384a:	4a70      	ldr	r2, [pc, #448]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 800384c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003850:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003852:	2380      	movs	r3, #128	@ 0x80
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	e024      	b.n	80038a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d107      	bne.n	8003870 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003860:	4b6a      	ldr	r3, [pc, #424]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d109      	bne.n	8003880 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0c6      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003870:	4b66      	ldr	r3, [pc, #408]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e0be      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003880:	f000 f8ce 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 8003884:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	4a61      	ldr	r2, [pc, #388]	@ (8003a10 <HAL_RCC_ClockConfig+0x268>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d909      	bls.n	80038a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800388e:	4b5f      	ldr	r3, [pc, #380]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003896:	4a5d      	ldr	r2, [pc, #372]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800389c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800389e:	2380      	movs	r3, #128	@ 0x80
 80038a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038a2:	4b5a      	ldr	r3, [pc, #360]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f023 0203 	bic.w	r2, r3, #3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4957      	ldr	r1, [pc, #348]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b4:	f7fd fcba 	bl	800122c <HAL_GetTick>
 80038b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ba:	e00a      	b.n	80038d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038bc:	f7fd fcb6 	bl	800122c <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e095      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d2:	4b4e      	ldr	r3, [pc, #312]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 020c 	and.w	r2, r3, #12
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d1eb      	bne.n	80038bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d023      	beq.n	8003938 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038fc:	4b43      	ldr	r3, [pc, #268]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4a42      	ldr	r2, [pc, #264]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003902:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003906:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003914:	4b3d      	ldr	r3, [pc, #244]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800391c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 800391e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003922:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003924:	4b39      	ldr	r3, [pc, #228]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	4936      	ldr	r1, [pc, #216]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003932:	4313      	orrs	r3, r2
 8003934:	608b      	str	r3, [r1, #8]
 8003936:	e008      	b.n	800394a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	2b80      	cmp	r3, #128	@ 0x80
 800393c:	d105      	bne.n	800394a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800393e:	4b33      	ldr	r3, [pc, #204]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	4a32      	ldr	r2, [pc, #200]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 8003944:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003948:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800394a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d21d      	bcs.n	8003994 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003958:	4b2b      	ldr	r3, [pc, #172]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f023 020f 	bic.w	r2, r3, #15
 8003960:	4929      	ldr	r1, [pc, #164]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	4313      	orrs	r3, r2
 8003966:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003968:	f7fd fc60 	bl	800122c <HAL_GetTick>
 800396c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800396e:	e00a      	b.n	8003986 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003970:	f7fd fc5c 	bl	800122c <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397e:	4293      	cmp	r3, r2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e03b      	b.n	80039fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003986:	4b20      	ldr	r3, [pc, #128]	@ (8003a08 <HAL_RCC_ClockConfig+0x260>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	429a      	cmp	r2, r3
 8003992:	d1ed      	bne.n	8003970 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039a0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	4917      	ldr	r1, [pc, #92]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0308 	and.w	r3, r3, #8
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d009      	beq.n	80039d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039be:	4b13      	ldr	r3, [pc, #76]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	490f      	ldr	r1, [pc, #60]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039d2:	f000 f825 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 80039d6:	4602      	mov	r2, r0
 80039d8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a0c <HAL_RCC_ClockConfig+0x264>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	091b      	lsrs	r3, r3, #4
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	490c      	ldr	r1, [pc, #48]	@ (8003a14 <HAL_RCC_ClockConfig+0x26c>)
 80039e4:	5ccb      	ldrb	r3, [r1, r3]
 80039e6:	f003 031f 	and.w	r3, r3, #31
 80039ea:	fa22 f303 	lsr.w	r3, r2, r3
 80039ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003a18 <HAL_RCC_ClockConfig+0x270>)
 80039f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80039f2:	4b0a      	ldr	r3, [pc, #40]	@ (8003a1c <HAL_RCC_ClockConfig+0x274>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fd fbcc 	bl	8001194 <HAL_InitTick>
 80039fc:	4603      	mov	r3, r0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40022000 	.word	0x40022000
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	04c4b400 	.word	0x04c4b400
 8003a14:	08005d08 	.word	0x08005d08
 8003a18:	20000000 	.word	0x20000000
 8003a1c:	20000018 	.word	0x20000018

08003a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a26:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d102      	bne.n	8003a38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a32:	4b2a      	ldr	r3, [pc, #168]	@ (8003adc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a34:	613b      	str	r3, [r7, #16]
 8003a36:	e047      	b.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a38:	4b27      	ldr	r3, [pc, #156]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 030c 	and.w	r3, r3, #12
 8003a40:	2b08      	cmp	r3, #8
 8003a42:	d102      	bne.n	8003a4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a44:	4b26      	ldr	r3, [pc, #152]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a46:	613b      	str	r3, [r7, #16]
 8003a48:	e03e      	b.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a4a:	4b23      	ldr	r3, [pc, #140]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b0c      	cmp	r3, #12
 8003a54:	d136      	bne.n	8003ac4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a60:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	091b      	lsrs	r3, r3, #4
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b03      	cmp	r3, #3
 8003a72:	d10c      	bne.n	8003a8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a74:	4a1a      	ldr	r2, [pc, #104]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a7c:	4a16      	ldr	r2, [pc, #88]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a7e:	68d2      	ldr	r2, [r2, #12]
 8003a80:	0a12      	lsrs	r2, r2, #8
 8003a82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	617b      	str	r3, [r7, #20]
      break;
 8003a8c:	e00c      	b.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a8e:	4a13      	ldr	r2, [pc, #76]	@ (8003adc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a96:	4a10      	ldr	r2, [pc, #64]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a98:	68d2      	ldr	r2, [r2, #12]
 8003a9a:	0a12      	lsrs	r2, r2, #8
 8003a9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003aa0:	fb02 f303 	mul.w	r3, r2, r3
 8003aa4:	617b      	str	r3, [r7, #20]
      break;
 8003aa6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	0e5b      	lsrs	r3, r3, #25
 8003aae:	f003 0303 	and.w	r3, r3, #3
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	e001      	b.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ac8:	693b      	ldr	r3, [r7, #16]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	371c      	adds	r7, #28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	00f42400 	.word	0x00f42400
 8003ae0:	016e3600 	.word	0x016e3600

08003ae4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae8:	4b03      	ldr	r3, [pc, #12]	@ (8003af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003aea:	681b      	ldr	r3, [r3, #0]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000000 	.word	0x20000000

08003afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b00:	f7ff fff0 	bl	8003ae4 <HAL_RCC_GetHCLKFreq>
 8003b04:	4602      	mov	r2, r0
 8003b06:	4b06      	ldr	r3, [pc, #24]	@ (8003b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	0a1b      	lsrs	r3, r3, #8
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	4904      	ldr	r1, [pc, #16]	@ (8003b24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b12:	5ccb      	ldrb	r3, [r1, r3]
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40021000 	.word	0x40021000
 8003b24:	08005d18 	.word	0x08005d18

08003b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b2c:	f7ff ffda 	bl	8003ae4 <HAL_RCC_GetHCLKFreq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	0adb      	lsrs	r3, r3, #11
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	4904      	ldr	r1, [pc, #16]	@ (8003b50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b3e:	5ccb      	ldrb	r3, [r1, r3]
 8003b40:	f003 031f 	and.w	r3, r3, #31
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	08005d18 	.word	0x08005d18

08003b54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b087      	sub	sp, #28
 8003b58:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b64:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	091b      	lsrs	r3, r3, #4
 8003b6a:	f003 030f 	and.w	r3, r3, #15
 8003b6e:	3301      	adds	r3, #1
 8003b70:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d10c      	bne.n	8003b92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b78:	4a17      	ldr	r2, [pc, #92]	@ (8003bd8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b80:	4a14      	ldr	r2, [pc, #80]	@ (8003bd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b82:	68d2      	ldr	r2, [r2, #12]
 8003b84:	0a12      	lsrs	r2, r2, #8
 8003b86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b8a:	fb02 f303 	mul.w	r3, r2, r3
 8003b8e:	617b      	str	r3, [r7, #20]
    break;
 8003b90:	e00c      	b.n	8003bac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b92:	4a12      	ldr	r2, [pc, #72]	@ (8003bdc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8003bd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b9c:	68d2      	ldr	r2, [r2, #12]
 8003b9e:	0a12      	lsrs	r2, r2, #8
 8003ba0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ba4:	fb02 f303 	mul.w	r3, r2, r3
 8003ba8:	617b      	str	r3, [r7, #20]
    break;
 8003baa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bac:	4b09      	ldr	r3, [pc, #36]	@ (8003bd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	0e5b      	lsrs	r3, r3, #25
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003bc6:	687b      	ldr	r3, [r7, #4]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	371c      	adds	r7, #28
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	016e3600 	.word	0x016e3600
 8003bdc:	00f42400 	.word	0x00f42400

08003be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003be8:	2300      	movs	r3, #0
 8003bea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bec:	2300      	movs	r3, #0
 8003bee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 8098 	beq.w	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c02:	4b43      	ldr	r3, [pc, #268]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10d      	bne.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0e:	4b40      	ldr	r3, [pc, #256]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c12:	4a3f      	ldr	r2, [pc, #252]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c26:	2301      	movs	r3, #1
 8003c28:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a39      	ldr	r2, [pc, #228]	@ (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c36:	f7fd faf9 	bl	800122c <HAL_GetTick>
 8003c3a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c3c:	e009      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c3e:	f7fd faf5 	bl	800122c <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d902      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	74fb      	strb	r3, [r7, #19]
        break;
 8003c50:	e005      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c52:	4b30      	ldr	r3, [pc, #192]	@ (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0ef      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003c5e:	7cfb      	ldrb	r3, [r7, #19]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d159      	bne.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c64:	4b2a      	ldr	r3, [pc, #168]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d01e      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d019      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c80:	4b23      	ldr	r3, [pc, #140]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c8c:	4b20      	ldr	r3, [pc, #128]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c92:	4a1f      	ldr	r2, [pc, #124]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003cac:	4a18      	ldr	r2, [pc, #96]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d016      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbe:	f7fd fab5 	bl	800122c <HAL_GetTick>
 8003cc2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cc4:	e00b      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc6:	f7fd fab1 	bl	800122c <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d902      	bls.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	74fb      	strb	r3, [r7, #19]
            break;
 8003cdc:	e006      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cde:	4b0c      	ldr	r3, [pc, #48]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0ec      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003cec:	7cfb      	ldrb	r3, [r7, #19]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10b      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cf2:	4b07      	ldr	r3, [pc, #28]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d00:	4903      	ldr	r1, [pc, #12]	@ (8003d10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d08:	e008      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d0a:	7cfb      	ldrb	r3, [r7, #19]
 8003d0c:	74bb      	strb	r3, [r7, #18]
 8003d0e:	e005      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d10:	40021000 	.word	0x40021000
 8003d14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d18:	7cfb      	ldrb	r3, [r7, #19]
 8003d1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d1c:	7c7b      	ldrb	r3, [r7, #17]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d105      	bne.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d22:	4ba7      	ldr	r3, [pc, #668]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d26:	4aa6      	ldr	r2, [pc, #664]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d2c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d3a:	4ba1      	ldr	r3, [pc, #644]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d40:	f023 0203 	bic.w	r2, r3, #3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	499d      	ldr	r1, [pc, #628]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00a      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d5c:	4b98      	ldr	r3, [pc, #608]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d62:	f023 020c 	bic.w	r2, r3, #12
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	4995      	ldr	r1, [pc, #596]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00a      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d7e:	4b90      	ldr	r3, [pc, #576]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d84:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	498c      	ldr	r1, [pc, #560]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00a      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003da0:	4b87      	ldr	r3, [pc, #540]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	4984      	ldr	r1, [pc, #528]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003dc2:	4b7f      	ldr	r3, [pc, #508]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	497b      	ldr	r1, [pc, #492]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0320 	and.w	r3, r3, #32
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00a      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003de4:	4b76      	ldr	r3, [pc, #472]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	4973      	ldr	r1, [pc, #460]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00a      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e06:	4b6e      	ldr	r3, [pc, #440]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	496a      	ldr	r1, [pc, #424]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00a      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e28:	4b65      	ldr	r3, [pc, #404]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	4962      	ldr	r1, [pc, #392]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00a      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	4959      	ldr	r1, [pc, #356]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00a      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e6c:	4b54      	ldr	r3, [pc, #336]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e72:	f023 0203 	bic.w	r2, r3, #3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7a:	4951      	ldr	r1, [pc, #324]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e8e:	4b4c      	ldr	r3, [pc, #304]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9c:	4948      	ldr	r1, [pc, #288]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d015      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003eb0:	4b43      	ldr	r3, [pc, #268]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	4940      	ldr	r1, [pc, #256]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ece:	d105      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	4a3a      	ldr	r2, [pc, #232]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ed6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eda:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d015      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ee8:	4b35      	ldr	r3, [pc, #212]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef6:	4932      	ldr	r1, [pc, #200]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f06:	d105      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f08:	4b2d      	ldr	r3, [pc, #180]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f12:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d015      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f20:	4b27      	ldr	r3, [pc, #156]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f26:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2e:	4924      	ldr	r1, [pc, #144]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f3e:	d105      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f40:	4b1f      	ldr	r3, [pc, #124]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f4a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d015      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f58:	4b19      	ldr	r3, [pc, #100]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f66:	4916      	ldr	r1, [pc, #88]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f76:	d105      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f78:	4b11      	ldr	r3, [pc, #68]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	4a10      	ldr	r2, [pc, #64]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f82:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d019      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f90:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9e:	4908      	ldr	r1, [pc, #32]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fae:	d109      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb0:	4b03      	ldr	r3, [pc, #12]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4a02      	ldr	r2, [pc, #8]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fba:	60d3      	str	r3, [r2, #12]
 8003fbc:	e002      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d015      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003fd0:	4b29      	ldr	r3, [pc, #164]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	4926      	ldr	r1, [pc, #152]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fee:	d105      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ff0:	4b21      	ldr	r3, [pc, #132]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	4a20      	ldr	r2, [pc, #128]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ff6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ffa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d015      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004008:	4b1b      	ldr	r3, [pc, #108]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004016:	4918      	ldr	r1, [pc, #96]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004026:	d105      	bne.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004028:	4b13      	ldr	r3, [pc, #76]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800402e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004032:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d015      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004040:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004042:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004046:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	490a      	ldr	r1, [pc, #40]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800405e:	d105      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004060:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	4a04      	ldr	r2, [pc, #16]	@ (8004078 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800406a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800406c:	7cbb      	ldrb	r3, [r7, #18]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40021000 	.word	0x40021000

0800407c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e042      	b.n	8004114 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	2b00      	cmp	r3, #0
 8004096:	d106      	bne.n	80040a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7fc fd53 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2224      	movs	r2, #36	@ 0x24
 80040aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 0201 	bic.w	r2, r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fbb2 	bl	8004830 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8b3 	bl	8004238 <UART_SetConfig>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e01b      	b.n	8004114 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fc31 	bl	8004974 <UART_CheckIdleState>
 8004112:	4603      	mov	r3, r0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b08a      	sub	sp, #40	@ 0x28
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	4613      	mov	r3, r2
 800412a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004132:	2b20      	cmp	r3, #32
 8004134:	d17b      	bne.n	800422e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <HAL_UART_Transmit+0x26>
 800413c:	88fb      	ldrh	r3, [r7, #6]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e074      	b.n	8004230 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2221      	movs	r2, #33	@ 0x21
 8004152:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004156:	f7fd f869 	bl	800122c <HAL_GetTick>
 800415a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	88fa      	ldrh	r2, [r7, #6]
 8004160:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	88fa      	ldrh	r2, [r7, #6]
 8004168:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004174:	d108      	bne.n	8004188 <HAL_UART_Transmit+0x6c>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d104      	bne.n	8004188 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800417e:	2300      	movs	r3, #0
 8004180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	61bb      	str	r3, [r7, #24]
 8004186:	e003      	b.n	8004190 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800418c:	2300      	movs	r3, #0
 800418e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004190:	e030      	b.n	80041f4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2200      	movs	r2, #0
 800419a:	2180      	movs	r1, #128	@ 0x80
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 fc93 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d005      	beq.n	80041b4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e03d      	b.n	8004230 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10b      	bne.n	80041d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	881b      	ldrh	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	3302      	adds	r3, #2
 80041ce:	61bb      	str	r3, [r7, #24]
 80041d0:	e007      	b.n	80041e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	781a      	ldrb	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	3301      	adds	r3, #1
 80041e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1c8      	bne.n	8004192 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	2200      	movs	r2, #0
 8004208:	2140      	movs	r1, #64	@ 0x40
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 fc5c 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d005      	beq.n	8004222 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2220      	movs	r2, #32
 800421a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e006      	b.n	8004230 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2220      	movs	r2, #32
 8004226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e000      	b.n	8004230 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800422e:	2302      	movs	r3, #2
  }
}
 8004230:	4618      	mov	r0, r3
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800423c:	b08c      	sub	sp, #48	@ 0x30
 800423e:	af00      	add	r7, sp, #0
 8004240:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004242:	2300      	movs	r3, #0
 8004244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	431a      	orrs	r2, r3
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	431a      	orrs	r2, r3
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	4313      	orrs	r3, r2
 800425e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	4baa      	ldr	r3, [pc, #680]	@ (8004510 <UART_SetConfig+0x2d8>)
 8004268:	4013      	ands	r3, r2
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004270:	430b      	orrs	r3, r1
 8004272:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	430a      	orrs	r2, r1
 8004288:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a9f      	ldr	r2, [pc, #636]	@ (8004514 <UART_SetConfig+0x2dc>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d004      	beq.n	80042a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042a0:	4313      	orrs	r3, r2
 80042a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80042ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042b8:	430b      	orrs	r3, r1
 80042ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c2:	f023 010f 	bic.w	r1, r3, #15
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a90      	ldr	r2, [pc, #576]	@ (8004518 <UART_SetConfig+0x2e0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d125      	bne.n	8004328 <UART_SetConfig+0xf0>
 80042dc:	4b8f      	ldr	r3, [pc, #572]	@ (800451c <UART_SetConfig+0x2e4>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	2b03      	cmp	r3, #3
 80042e8:	d81a      	bhi.n	8004320 <UART_SetConfig+0xe8>
 80042ea:	a201      	add	r2, pc, #4	@ (adr r2, 80042f0 <UART_SetConfig+0xb8>)
 80042ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f0:	08004301 	.word	0x08004301
 80042f4:	08004311 	.word	0x08004311
 80042f8:	08004309 	.word	0x08004309
 80042fc:	08004319 	.word	0x08004319
 8004300:	2301      	movs	r3, #1
 8004302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004306:	e116      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004308:	2302      	movs	r3, #2
 800430a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800430e:	e112      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004310:	2304      	movs	r3, #4
 8004312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004316:	e10e      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004318:	2308      	movs	r3, #8
 800431a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800431e:	e10a      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004320:	2310      	movs	r3, #16
 8004322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004326:	e106      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a7c      	ldr	r2, [pc, #496]	@ (8004520 <UART_SetConfig+0x2e8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d138      	bne.n	80043a4 <UART_SetConfig+0x16c>
 8004332:	4b7a      	ldr	r3, [pc, #488]	@ (800451c <UART_SetConfig+0x2e4>)
 8004334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004338:	f003 030c 	and.w	r3, r3, #12
 800433c:	2b0c      	cmp	r3, #12
 800433e:	d82d      	bhi.n	800439c <UART_SetConfig+0x164>
 8004340:	a201      	add	r2, pc, #4	@ (adr r2, 8004348 <UART_SetConfig+0x110>)
 8004342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004346:	bf00      	nop
 8004348:	0800437d 	.word	0x0800437d
 800434c:	0800439d 	.word	0x0800439d
 8004350:	0800439d 	.word	0x0800439d
 8004354:	0800439d 	.word	0x0800439d
 8004358:	0800438d 	.word	0x0800438d
 800435c:	0800439d 	.word	0x0800439d
 8004360:	0800439d 	.word	0x0800439d
 8004364:	0800439d 	.word	0x0800439d
 8004368:	08004385 	.word	0x08004385
 800436c:	0800439d 	.word	0x0800439d
 8004370:	0800439d 	.word	0x0800439d
 8004374:	0800439d 	.word	0x0800439d
 8004378:	08004395 	.word	0x08004395
 800437c:	2300      	movs	r3, #0
 800437e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004382:	e0d8      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004384:	2302      	movs	r3, #2
 8004386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800438a:	e0d4      	b.n	8004536 <UART_SetConfig+0x2fe>
 800438c:	2304      	movs	r3, #4
 800438e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004392:	e0d0      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004394:	2308      	movs	r3, #8
 8004396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800439a:	e0cc      	b.n	8004536 <UART_SetConfig+0x2fe>
 800439c:	2310      	movs	r3, #16
 800439e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043a2:	e0c8      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004524 <UART_SetConfig+0x2ec>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d125      	bne.n	80043fa <UART_SetConfig+0x1c2>
 80043ae:	4b5b      	ldr	r3, [pc, #364]	@ (800451c <UART_SetConfig+0x2e4>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043b8:	2b30      	cmp	r3, #48	@ 0x30
 80043ba:	d016      	beq.n	80043ea <UART_SetConfig+0x1b2>
 80043bc:	2b30      	cmp	r3, #48	@ 0x30
 80043be:	d818      	bhi.n	80043f2 <UART_SetConfig+0x1ba>
 80043c0:	2b20      	cmp	r3, #32
 80043c2:	d00a      	beq.n	80043da <UART_SetConfig+0x1a2>
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d814      	bhi.n	80043f2 <UART_SetConfig+0x1ba>
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <UART_SetConfig+0x19a>
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d008      	beq.n	80043e2 <UART_SetConfig+0x1aa>
 80043d0:	e00f      	b.n	80043f2 <UART_SetConfig+0x1ba>
 80043d2:	2300      	movs	r3, #0
 80043d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043d8:	e0ad      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043da:	2302      	movs	r3, #2
 80043dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043e0:	e0a9      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043e2:	2304      	movs	r3, #4
 80043e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043e8:	e0a5      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043ea:	2308      	movs	r3, #8
 80043ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043f0:	e0a1      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043f2:	2310      	movs	r3, #16
 80043f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043f8:	e09d      	b.n	8004536 <UART_SetConfig+0x2fe>
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004528 <UART_SetConfig+0x2f0>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d125      	bne.n	8004450 <UART_SetConfig+0x218>
 8004404:	4b45      	ldr	r3, [pc, #276]	@ (800451c <UART_SetConfig+0x2e4>)
 8004406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800440e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004410:	d016      	beq.n	8004440 <UART_SetConfig+0x208>
 8004412:	2bc0      	cmp	r3, #192	@ 0xc0
 8004414:	d818      	bhi.n	8004448 <UART_SetConfig+0x210>
 8004416:	2b80      	cmp	r3, #128	@ 0x80
 8004418:	d00a      	beq.n	8004430 <UART_SetConfig+0x1f8>
 800441a:	2b80      	cmp	r3, #128	@ 0x80
 800441c:	d814      	bhi.n	8004448 <UART_SetConfig+0x210>
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <UART_SetConfig+0x1f0>
 8004422:	2b40      	cmp	r3, #64	@ 0x40
 8004424:	d008      	beq.n	8004438 <UART_SetConfig+0x200>
 8004426:	e00f      	b.n	8004448 <UART_SetConfig+0x210>
 8004428:	2300      	movs	r3, #0
 800442a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800442e:	e082      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004430:	2302      	movs	r3, #2
 8004432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004436:	e07e      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004438:	2304      	movs	r3, #4
 800443a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800443e:	e07a      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004440:	2308      	movs	r3, #8
 8004442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004446:	e076      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004448:	2310      	movs	r3, #16
 800444a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800444e:	e072      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a35      	ldr	r2, [pc, #212]	@ (800452c <UART_SetConfig+0x2f4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d12a      	bne.n	80044b0 <UART_SetConfig+0x278>
 800445a:	4b30      	ldr	r3, [pc, #192]	@ (800451c <UART_SetConfig+0x2e4>)
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004460:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004464:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004468:	d01a      	beq.n	80044a0 <UART_SetConfig+0x268>
 800446a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800446e:	d81b      	bhi.n	80044a8 <UART_SetConfig+0x270>
 8004470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004474:	d00c      	beq.n	8004490 <UART_SetConfig+0x258>
 8004476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800447a:	d815      	bhi.n	80044a8 <UART_SetConfig+0x270>
 800447c:	2b00      	cmp	r3, #0
 800447e:	d003      	beq.n	8004488 <UART_SetConfig+0x250>
 8004480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004484:	d008      	beq.n	8004498 <UART_SetConfig+0x260>
 8004486:	e00f      	b.n	80044a8 <UART_SetConfig+0x270>
 8004488:	2300      	movs	r3, #0
 800448a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800448e:	e052      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004490:	2302      	movs	r3, #2
 8004492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004496:	e04e      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004498:	2304      	movs	r3, #4
 800449a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800449e:	e04a      	b.n	8004536 <UART_SetConfig+0x2fe>
 80044a0:	2308      	movs	r3, #8
 80044a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044a6:	e046      	b.n	8004536 <UART_SetConfig+0x2fe>
 80044a8:	2310      	movs	r3, #16
 80044aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ae:	e042      	b.n	8004536 <UART_SetConfig+0x2fe>
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a17      	ldr	r2, [pc, #92]	@ (8004514 <UART_SetConfig+0x2dc>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d13a      	bne.n	8004530 <UART_SetConfig+0x2f8>
 80044ba:	4b18      	ldr	r3, [pc, #96]	@ (800451c <UART_SetConfig+0x2e4>)
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044c8:	d01a      	beq.n	8004500 <UART_SetConfig+0x2c8>
 80044ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044ce:	d81b      	bhi.n	8004508 <UART_SetConfig+0x2d0>
 80044d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044d4:	d00c      	beq.n	80044f0 <UART_SetConfig+0x2b8>
 80044d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044da:	d815      	bhi.n	8004508 <UART_SetConfig+0x2d0>
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <UART_SetConfig+0x2b0>
 80044e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044e4:	d008      	beq.n	80044f8 <UART_SetConfig+0x2c0>
 80044e6:	e00f      	b.n	8004508 <UART_SetConfig+0x2d0>
 80044e8:	2300      	movs	r3, #0
 80044ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ee:	e022      	b.n	8004536 <UART_SetConfig+0x2fe>
 80044f0:	2302      	movs	r3, #2
 80044f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044f6:	e01e      	b.n	8004536 <UART_SetConfig+0x2fe>
 80044f8:	2304      	movs	r3, #4
 80044fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044fe:	e01a      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004500:	2308      	movs	r3, #8
 8004502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004506:	e016      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004508:	2310      	movs	r3, #16
 800450a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800450e:	e012      	b.n	8004536 <UART_SetConfig+0x2fe>
 8004510:	cfff69f3 	.word	0xcfff69f3
 8004514:	40008000 	.word	0x40008000
 8004518:	40013800 	.word	0x40013800
 800451c:	40021000 	.word	0x40021000
 8004520:	40004400 	.word	0x40004400
 8004524:	40004800 	.word	0x40004800
 8004528:	40004c00 	.word	0x40004c00
 800452c:	40005000 	.word	0x40005000
 8004530:	2310      	movs	r3, #16
 8004532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4aae      	ldr	r2, [pc, #696]	@ (80047f4 <UART_SetConfig+0x5bc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	f040 8097 	bne.w	8004670 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004542:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004546:	2b08      	cmp	r3, #8
 8004548:	d823      	bhi.n	8004592 <UART_SetConfig+0x35a>
 800454a:	a201      	add	r2, pc, #4	@ (adr r2, 8004550 <UART_SetConfig+0x318>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	08004575 	.word	0x08004575
 8004554:	08004593 	.word	0x08004593
 8004558:	0800457d 	.word	0x0800457d
 800455c:	08004593 	.word	0x08004593
 8004560:	08004583 	.word	0x08004583
 8004564:	08004593 	.word	0x08004593
 8004568:	08004593 	.word	0x08004593
 800456c:	08004593 	.word	0x08004593
 8004570:	0800458b 	.word	0x0800458b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004574:	f7ff fac2 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 8004578:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800457a:	e010      	b.n	800459e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800457c:	4b9e      	ldr	r3, [pc, #632]	@ (80047f8 <UART_SetConfig+0x5c0>)
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004580:	e00d      	b.n	800459e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004582:	f7ff fa4d 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 8004586:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004588:	e009      	b.n	800459e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800458a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004590:	e005      	b.n	800459e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800459c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8130 	beq.w	8004806 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045aa:	4a94      	ldr	r2, [pc, #592]	@ (80047fc <UART_SetConfig+0x5c4>)
 80045ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045b0:	461a      	mov	r2, r3
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d305      	bcc.n	80045d6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d903      	bls.n	80045de <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80045dc:	e113      	b.n	8004806 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	2200      	movs	r2, #0
 80045e2:	60bb      	str	r3, [r7, #8]
 80045e4:	60fa      	str	r2, [r7, #12]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	4a84      	ldr	r2, [pc, #528]	@ (80047fc <UART_SetConfig+0x5c4>)
 80045ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2200      	movs	r2, #0
 80045f4:	603b      	str	r3, [r7, #0]
 80045f6:	607a      	str	r2, [r7, #4]
 80045f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004600:	f7fb fe5e 	bl	80002c0 <__aeabi_uldivmod>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	4610      	mov	r0, r2
 800460a:	4619      	mov	r1, r3
 800460c:	f04f 0200 	mov.w	r2, #0
 8004610:	f04f 0300 	mov.w	r3, #0
 8004614:	020b      	lsls	r3, r1, #8
 8004616:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800461a:	0202      	lsls	r2, r0, #8
 800461c:	6979      	ldr	r1, [r7, #20]
 800461e:	6849      	ldr	r1, [r1, #4]
 8004620:	0849      	lsrs	r1, r1, #1
 8004622:	2000      	movs	r0, #0
 8004624:	460c      	mov	r4, r1
 8004626:	4605      	mov	r5, r0
 8004628:	eb12 0804 	adds.w	r8, r2, r4
 800462c:	eb43 0905 	adc.w	r9, r3, r5
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	469a      	mov	sl, r3
 8004638:	4693      	mov	fp, r2
 800463a:	4652      	mov	r2, sl
 800463c:	465b      	mov	r3, fp
 800463e:	4640      	mov	r0, r8
 8004640:	4649      	mov	r1, r9
 8004642:	f7fb fe3d 	bl	80002c0 <__aeabi_uldivmod>
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	4613      	mov	r3, r2
 800464c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800464e:	6a3b      	ldr	r3, [r7, #32]
 8004650:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004654:	d308      	bcc.n	8004668 <UART_SetConfig+0x430>
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800465c:	d204      	bcs.n	8004668 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6a3a      	ldr	r2, [r7, #32]
 8004664:	60da      	str	r2, [r3, #12]
 8004666:	e0ce      	b.n	8004806 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800466e:	e0ca      	b.n	8004806 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004678:	d166      	bne.n	8004748 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800467a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800467e:	2b08      	cmp	r3, #8
 8004680:	d827      	bhi.n	80046d2 <UART_SetConfig+0x49a>
 8004682:	a201      	add	r2, pc, #4	@ (adr r2, 8004688 <UART_SetConfig+0x450>)
 8004684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004688:	080046ad 	.word	0x080046ad
 800468c:	080046b5 	.word	0x080046b5
 8004690:	080046bd 	.word	0x080046bd
 8004694:	080046d3 	.word	0x080046d3
 8004698:	080046c3 	.word	0x080046c3
 800469c:	080046d3 	.word	0x080046d3
 80046a0:	080046d3 	.word	0x080046d3
 80046a4:	080046d3 	.word	0x080046d3
 80046a8:	080046cb 	.word	0x080046cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046ac:	f7ff fa26 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 80046b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046b2:	e014      	b.n	80046de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046b4:	f7ff fa38 	bl	8003b28 <HAL_RCC_GetPCLK2Freq>
 80046b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046ba:	e010      	b.n	80046de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046bc:	4b4e      	ldr	r3, [pc, #312]	@ (80047f8 <UART_SetConfig+0x5c0>)
 80046be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046c0:	e00d      	b.n	80046de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046c2:	f7ff f9ad 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 80046c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046c8:	e009      	b.n	80046de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046d0:	e005      	b.n	80046de <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80046d2:	2300      	movs	r3, #0
 80046d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80046dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 8090 	beq.w	8004806 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ea:	4a44      	ldr	r2, [pc, #272]	@ (80047fc <UART_SetConfig+0x5c4>)
 80046ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046f0:	461a      	mov	r2, r3
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80046f8:	005a      	lsls	r2, r3, #1
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	085b      	lsrs	r3, r3, #1
 8004700:	441a      	add	r2, r3
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	fbb2 f3f3 	udiv	r3, r2, r3
 800470a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800470c:	6a3b      	ldr	r3, [r7, #32]
 800470e:	2b0f      	cmp	r3, #15
 8004710:	d916      	bls.n	8004740 <UART_SetConfig+0x508>
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004718:	d212      	bcs.n	8004740 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	b29b      	uxth	r3, r3
 800471e:	f023 030f 	bic.w	r3, r3, #15
 8004722:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004724:	6a3b      	ldr	r3, [r7, #32]
 8004726:	085b      	lsrs	r3, r3, #1
 8004728:	b29b      	uxth	r3, r3
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	b29a      	uxth	r2, r3
 8004730:	8bfb      	ldrh	r3, [r7, #30]
 8004732:	4313      	orrs	r3, r2
 8004734:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	8bfa      	ldrh	r2, [r7, #30]
 800473c:	60da      	str	r2, [r3, #12]
 800473e:	e062      	b.n	8004806 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004746:	e05e      	b.n	8004806 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004748:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800474c:	2b08      	cmp	r3, #8
 800474e:	d828      	bhi.n	80047a2 <UART_SetConfig+0x56a>
 8004750:	a201      	add	r2, pc, #4	@ (adr r2, 8004758 <UART_SetConfig+0x520>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	0800477d 	.word	0x0800477d
 800475c:	08004785 	.word	0x08004785
 8004760:	0800478d 	.word	0x0800478d
 8004764:	080047a3 	.word	0x080047a3
 8004768:	08004793 	.word	0x08004793
 800476c:	080047a3 	.word	0x080047a3
 8004770:	080047a3 	.word	0x080047a3
 8004774:	080047a3 	.word	0x080047a3
 8004778:	0800479b 	.word	0x0800479b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800477c:	f7ff f9be 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 8004780:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004782:	e014      	b.n	80047ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004784:	f7ff f9d0 	bl	8003b28 <HAL_RCC_GetPCLK2Freq>
 8004788:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800478a:	e010      	b.n	80047ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800478c:	4b1a      	ldr	r3, [pc, #104]	@ (80047f8 <UART_SetConfig+0x5c0>)
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004790:	e00d      	b.n	80047ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004792:	f7ff f945 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 8004796:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004798:	e009      	b.n	80047ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800479a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800479e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80047a0:	e005      	b.n	80047ae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80047a2:	2300      	movs	r3, #0
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80047ac:	bf00      	nop
    }

    if (pclk != 0U)
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d028      	beq.n	8004806 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	4a10      	ldr	r2, [pc, #64]	@ (80047fc <UART_SetConfig+0x5c4>)
 80047ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047be:	461a      	mov	r2, r3
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	085b      	lsrs	r3, r3, #1
 80047cc:	441a      	add	r2, r3
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	2b0f      	cmp	r3, #15
 80047dc:	d910      	bls.n	8004800 <UART_SetConfig+0x5c8>
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e4:	d20c      	bcs.n	8004800 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	60da      	str	r2, [r3, #12]
 80047f0:	e009      	b.n	8004806 <UART_SetConfig+0x5ce>
 80047f2:	bf00      	nop
 80047f4:	40008000 	.word	0x40008000
 80047f8:	00f42400 	.word	0x00f42400
 80047fc:	08005d24 	.word	0x08005d24
      }
      else
      {
        ret = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	2201      	movs	r2, #1
 800480a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2201      	movs	r2, #1
 8004812:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2200      	movs	r2, #0
 800481a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2200      	movs	r2, #0
 8004820:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004822:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004826:	4618      	mov	r0, r3
 8004828:	3730      	adds	r7, #48	@ 0x30
 800482a:	46bd      	mov	sp, r7
 800482c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004830 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483c:	f003 0308 	and.w	r3, r3, #8
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a2:	f003 0304 	and.w	r3, r3, #4
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c4:	f003 0310 	and.w	r3, r3, #16
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	430a      	orrs	r2, r1
 8004902:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01a      	beq.n	8004946 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800492e:	d10a      	bne.n	8004946 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	605a      	str	r2, [r3, #4]
  }
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b098      	sub	sp, #96	@ 0x60
 8004978:	af02      	add	r7, sp, #8
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004984:	f7fc fc52 	bl	800122c <HAL_GetTick>
 8004988:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b08      	cmp	r3, #8
 8004996:	d12f      	bne.n	80049f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004998:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049a0:	2200      	movs	r2, #0
 80049a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f88e 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d022      	beq.n	80049f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ba:	e853 3f00 	ldrex	r3, [r3]
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80049d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049d8:	e841 2300 	strex	r3, r2, [r1]
 80049dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1e6      	bne.n	80049b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e063      	b.n	8004ac0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0304 	and.w	r3, r3, #4
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d149      	bne.n	8004a9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f857 	bl	8004ac8 <UART_WaitOnFlagUntilTimeout>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d03c      	beq.n	8004a9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a28:	e853 3f00 	ldrex	r3, [r3]
 8004a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a40:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1e6      	bne.n	8004a20 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	3308      	adds	r3, #8
 8004a58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	e853 3f00 	ldrex	r3, [r3]
 8004a60:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f023 0301 	bic.w	r3, r3, #1
 8004a68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3308      	adds	r3, #8
 8004a70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a72:	61fa      	str	r2, [r7, #28]
 8004a74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a76:	69b9      	ldr	r1, [r7, #24]
 8004a78:	69fa      	ldr	r2, [r7, #28]
 8004a7a:	e841 2300 	strex	r3, r2, [r1]
 8004a7e:	617b      	str	r3, [r7, #20]
   return(result);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1e5      	bne.n	8004a52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e012      	b.n	8004ac0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3758      	adds	r7, #88	@ 0x58
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	603b      	str	r3, [r7, #0]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ad8:	e04f      	b.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae0:	d04b      	beq.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae2:	f7fc fba3 	bl	800122c <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d302      	bcc.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e04e      	b.n	8004b9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d037      	beq.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	2b80      	cmp	r3, #128	@ 0x80
 8004b0e:	d034      	beq.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b40      	cmp	r3, #64	@ 0x40
 8004b14:	d031      	beq.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	f003 0308 	and.w	r3, r3, #8
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d110      	bne.n	8004b46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2208      	movs	r2, #8
 8004b2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 f838 	bl	8004ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2208      	movs	r2, #8
 8004b36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e029      	b.n	8004b9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b54:	d111      	bne.n	8004b7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 f81e 	bl	8004ba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e00f      	b.n	8004b9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69da      	ldr	r2, [r3, #28]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	4013      	ands	r3, r2
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	bf0c      	ite	eq
 8004b8a:	2301      	moveq	r3, #1
 8004b8c:	2300      	movne	r3, #0
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	461a      	mov	r2, r3
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d0a0      	beq.n	8004ada <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b095      	sub	sp, #84	@ 0x54
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb2:	e853 3f00 	ldrex	r3, [r3]
 8004bb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bcc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bd0:	e841 2300 	strex	r3, r2, [r1]
 8004bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e6      	bne.n	8004baa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3308      	adds	r3, #8
 8004be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	e853 3f00 	ldrex	r3, [r3]
 8004bea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bf2:	f023 0301 	bic.w	r3, r3, #1
 8004bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e3      	bne.n	8004bdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d118      	bne.n	8004c4e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	e853 3f00 	ldrex	r3, [r3]
 8004c28:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f023 0310 	bic.w	r3, r3, #16
 8004c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	461a      	mov	r2, r3
 8004c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c3e:	6979      	ldr	r1, [r7, #20]
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	e841 2300 	strex	r3, r2, [r1]
 8004c46:	613b      	str	r3, [r7, #16]
   return(result);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1e6      	bne.n	8004c1c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c62:	bf00      	nop
 8004c64:	3754      	adds	r7, #84	@ 0x54
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b085      	sub	sp, #20
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c80:	2302      	movs	r3, #2
 8004c82:	e027      	b.n	8004cd4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2224      	movs	r2, #36	@ 0x24
 8004c90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0201 	bic.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004cb2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d101      	bne.n	8004cf8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004cf4:	2302      	movs	r3, #2
 8004cf6:	e02d      	b.n	8004d54 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2224      	movs	r2, #36	@ 0x24
 8004d04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f84f 	bl	8004dd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e02d      	b.n	8004dd0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2224      	movs	r2, #36	@ 0x24
 8004d80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 0201 	bic.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 f811 	bl	8004dd8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d108      	bne.n	8004dfa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004df8:	e031      	b.n	8004e5e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004dfa:	2308      	movs	r3, #8
 8004dfc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004dfe:	2308      	movs	r3, #8
 8004e00:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	0e5b      	lsrs	r3, r3, #25
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	0f5b      	lsrs	r3, r3, #29
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e22:	7bbb      	ldrb	r3, [r7, #14]
 8004e24:	7b3a      	ldrb	r2, [r7, #12]
 8004e26:	4911      	ldr	r1, [pc, #68]	@ (8004e6c <UARTEx_SetNbDataToProcess+0x94>)
 8004e28:	5c8a      	ldrb	r2, [r1, r2]
 8004e2a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e2e:	7b3a      	ldrb	r2, [r7, #12]
 8004e30:	490f      	ldr	r1, [pc, #60]	@ (8004e70 <UARTEx_SetNbDataToProcess+0x98>)
 8004e32:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e34:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e40:	7bfb      	ldrb	r3, [r7, #15]
 8004e42:	7b7a      	ldrb	r2, [r7, #13]
 8004e44:	4909      	ldr	r1, [pc, #36]	@ (8004e6c <UARTEx_SetNbDataToProcess+0x94>)
 8004e46:	5c8a      	ldrb	r2, [r1, r2]
 8004e48:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e4c:	7b7a      	ldrb	r2, [r7, #13]
 8004e4e:	4908      	ldr	r1, [pc, #32]	@ (8004e70 <UARTEx_SetNbDataToProcess+0x98>)
 8004e50:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e52:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004e5e:	bf00      	nop
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	08005d3c 	.word	0x08005d3c
 8004e70:	08005d44 	.word	0x08005d44

08004e74 <std>:
 8004e74:	2300      	movs	r3, #0
 8004e76:	b510      	push	{r4, lr}
 8004e78:	4604      	mov	r4, r0
 8004e7a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e82:	6083      	str	r3, [r0, #8]
 8004e84:	8181      	strh	r1, [r0, #12]
 8004e86:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e88:	81c2      	strh	r2, [r0, #14]
 8004e8a:	6183      	str	r3, [r0, #24]
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	2208      	movs	r2, #8
 8004e90:	305c      	adds	r0, #92	@ 0x5c
 8004e92:	f000 f906 	bl	80050a2 <memset>
 8004e96:	4b0d      	ldr	r3, [pc, #52]	@ (8004ecc <std+0x58>)
 8004e98:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed0 <std+0x5c>)
 8004e9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed4 <std+0x60>)
 8004ea0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed8 <std+0x64>)
 8004ea4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8004edc <std+0x68>)
 8004ea8:	6224      	str	r4, [r4, #32]
 8004eaa:	429c      	cmp	r4, r3
 8004eac:	d006      	beq.n	8004ebc <std+0x48>
 8004eae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004eb2:	4294      	cmp	r4, r2
 8004eb4:	d002      	beq.n	8004ebc <std+0x48>
 8004eb6:	33d0      	adds	r3, #208	@ 0xd0
 8004eb8:	429c      	cmp	r4, r3
 8004eba:	d105      	bne.n	8004ec8 <std+0x54>
 8004ebc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ec4:	f000 b966 	b.w	8005194 <__retarget_lock_init_recursive>
 8004ec8:	bd10      	pop	{r4, pc}
 8004eca:	bf00      	nop
 8004ecc:	0800501d 	.word	0x0800501d
 8004ed0:	0800503f 	.word	0x0800503f
 8004ed4:	08005077 	.word	0x08005077
 8004ed8:	0800509b 	.word	0x0800509b
 8004edc:	20000258 	.word	0x20000258

08004ee0 <stdio_exit_handler>:
 8004ee0:	4a02      	ldr	r2, [pc, #8]	@ (8004eec <stdio_exit_handler+0xc>)
 8004ee2:	4903      	ldr	r1, [pc, #12]	@ (8004ef0 <stdio_exit_handler+0x10>)
 8004ee4:	4803      	ldr	r0, [pc, #12]	@ (8004ef4 <stdio_exit_handler+0x14>)
 8004ee6:	f000 b869 	b.w	8004fbc <_fwalk_sglue>
 8004eea:	bf00      	nop
 8004eec:	20000020 	.word	0x20000020
 8004ef0:	08005a35 	.word	0x08005a35
 8004ef4:	20000030 	.word	0x20000030

08004ef8 <cleanup_stdio>:
 8004ef8:	6841      	ldr	r1, [r0, #4]
 8004efa:	4b0c      	ldr	r3, [pc, #48]	@ (8004f2c <cleanup_stdio+0x34>)
 8004efc:	4299      	cmp	r1, r3
 8004efe:	b510      	push	{r4, lr}
 8004f00:	4604      	mov	r4, r0
 8004f02:	d001      	beq.n	8004f08 <cleanup_stdio+0x10>
 8004f04:	f000 fd96 	bl	8005a34 <_fflush_r>
 8004f08:	68a1      	ldr	r1, [r4, #8]
 8004f0a:	4b09      	ldr	r3, [pc, #36]	@ (8004f30 <cleanup_stdio+0x38>)
 8004f0c:	4299      	cmp	r1, r3
 8004f0e:	d002      	beq.n	8004f16 <cleanup_stdio+0x1e>
 8004f10:	4620      	mov	r0, r4
 8004f12:	f000 fd8f 	bl	8005a34 <_fflush_r>
 8004f16:	68e1      	ldr	r1, [r4, #12]
 8004f18:	4b06      	ldr	r3, [pc, #24]	@ (8004f34 <cleanup_stdio+0x3c>)
 8004f1a:	4299      	cmp	r1, r3
 8004f1c:	d004      	beq.n	8004f28 <cleanup_stdio+0x30>
 8004f1e:	4620      	mov	r0, r4
 8004f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f24:	f000 bd86 	b.w	8005a34 <_fflush_r>
 8004f28:	bd10      	pop	{r4, pc}
 8004f2a:	bf00      	nop
 8004f2c:	20000258 	.word	0x20000258
 8004f30:	200002c0 	.word	0x200002c0
 8004f34:	20000328 	.word	0x20000328

08004f38 <global_stdio_init.part.0>:
 8004f38:	b510      	push	{r4, lr}
 8004f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f68 <global_stdio_init.part.0+0x30>)
 8004f3c:	4c0b      	ldr	r4, [pc, #44]	@ (8004f6c <global_stdio_init.part.0+0x34>)
 8004f3e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f70 <global_stdio_init.part.0+0x38>)
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	4620      	mov	r0, r4
 8004f44:	2200      	movs	r2, #0
 8004f46:	2104      	movs	r1, #4
 8004f48:	f7ff ff94 	bl	8004e74 <std>
 8004f4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f50:	2201      	movs	r2, #1
 8004f52:	2109      	movs	r1, #9
 8004f54:	f7ff ff8e 	bl	8004e74 <std>
 8004f58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f62:	2112      	movs	r1, #18
 8004f64:	f7ff bf86 	b.w	8004e74 <std>
 8004f68:	20000390 	.word	0x20000390
 8004f6c:	20000258 	.word	0x20000258
 8004f70:	08004ee1 	.word	0x08004ee1

08004f74 <__sfp_lock_acquire>:
 8004f74:	4801      	ldr	r0, [pc, #4]	@ (8004f7c <__sfp_lock_acquire+0x8>)
 8004f76:	f000 b90e 	b.w	8005196 <__retarget_lock_acquire_recursive>
 8004f7a:	bf00      	nop
 8004f7c:	20000399 	.word	0x20000399

08004f80 <__sfp_lock_release>:
 8004f80:	4801      	ldr	r0, [pc, #4]	@ (8004f88 <__sfp_lock_release+0x8>)
 8004f82:	f000 b909 	b.w	8005198 <__retarget_lock_release_recursive>
 8004f86:	bf00      	nop
 8004f88:	20000399 	.word	0x20000399

08004f8c <__sinit>:
 8004f8c:	b510      	push	{r4, lr}
 8004f8e:	4604      	mov	r4, r0
 8004f90:	f7ff fff0 	bl	8004f74 <__sfp_lock_acquire>
 8004f94:	6a23      	ldr	r3, [r4, #32]
 8004f96:	b11b      	cbz	r3, 8004fa0 <__sinit+0x14>
 8004f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f9c:	f7ff bff0 	b.w	8004f80 <__sfp_lock_release>
 8004fa0:	4b04      	ldr	r3, [pc, #16]	@ (8004fb4 <__sinit+0x28>)
 8004fa2:	6223      	str	r3, [r4, #32]
 8004fa4:	4b04      	ldr	r3, [pc, #16]	@ (8004fb8 <__sinit+0x2c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1f5      	bne.n	8004f98 <__sinit+0xc>
 8004fac:	f7ff ffc4 	bl	8004f38 <global_stdio_init.part.0>
 8004fb0:	e7f2      	b.n	8004f98 <__sinit+0xc>
 8004fb2:	bf00      	nop
 8004fb4:	08004ef9 	.word	0x08004ef9
 8004fb8:	20000390 	.word	0x20000390

08004fbc <_fwalk_sglue>:
 8004fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fc0:	4607      	mov	r7, r0
 8004fc2:	4688      	mov	r8, r1
 8004fc4:	4614      	mov	r4, r2
 8004fc6:	2600      	movs	r6, #0
 8004fc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fcc:	f1b9 0901 	subs.w	r9, r9, #1
 8004fd0:	d505      	bpl.n	8004fde <_fwalk_sglue+0x22>
 8004fd2:	6824      	ldr	r4, [r4, #0]
 8004fd4:	2c00      	cmp	r4, #0
 8004fd6:	d1f7      	bne.n	8004fc8 <_fwalk_sglue+0xc>
 8004fd8:	4630      	mov	r0, r6
 8004fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fde:	89ab      	ldrh	r3, [r5, #12]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d907      	bls.n	8004ff4 <_fwalk_sglue+0x38>
 8004fe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	d003      	beq.n	8004ff4 <_fwalk_sglue+0x38>
 8004fec:	4629      	mov	r1, r5
 8004fee:	4638      	mov	r0, r7
 8004ff0:	47c0      	blx	r8
 8004ff2:	4306      	orrs	r6, r0
 8004ff4:	3568      	adds	r5, #104	@ 0x68
 8004ff6:	e7e9      	b.n	8004fcc <_fwalk_sglue+0x10>

08004ff8 <iprintf>:
 8004ff8:	b40f      	push	{r0, r1, r2, r3}
 8004ffa:	b507      	push	{r0, r1, r2, lr}
 8004ffc:	4906      	ldr	r1, [pc, #24]	@ (8005018 <iprintf+0x20>)
 8004ffe:	ab04      	add	r3, sp, #16
 8005000:	6808      	ldr	r0, [r1, #0]
 8005002:	f853 2b04 	ldr.w	r2, [r3], #4
 8005006:	6881      	ldr	r1, [r0, #8]
 8005008:	9301      	str	r3, [sp, #4]
 800500a:	f000 f9e9 	bl	80053e0 <_vfiprintf_r>
 800500e:	b003      	add	sp, #12
 8005010:	f85d eb04 	ldr.w	lr, [sp], #4
 8005014:	b004      	add	sp, #16
 8005016:	4770      	bx	lr
 8005018:	2000002c 	.word	0x2000002c

0800501c <__sread>:
 800501c:	b510      	push	{r4, lr}
 800501e:	460c      	mov	r4, r1
 8005020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005024:	f000 f868 	bl	80050f8 <_read_r>
 8005028:	2800      	cmp	r0, #0
 800502a:	bfab      	itete	ge
 800502c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800502e:	89a3      	ldrhlt	r3, [r4, #12]
 8005030:	181b      	addge	r3, r3, r0
 8005032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005036:	bfac      	ite	ge
 8005038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800503a:	81a3      	strhlt	r3, [r4, #12]
 800503c:	bd10      	pop	{r4, pc}

0800503e <__swrite>:
 800503e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005042:	461f      	mov	r7, r3
 8005044:	898b      	ldrh	r3, [r1, #12]
 8005046:	05db      	lsls	r3, r3, #23
 8005048:	4605      	mov	r5, r0
 800504a:	460c      	mov	r4, r1
 800504c:	4616      	mov	r6, r2
 800504e:	d505      	bpl.n	800505c <__swrite+0x1e>
 8005050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005054:	2302      	movs	r3, #2
 8005056:	2200      	movs	r2, #0
 8005058:	f000 f83c 	bl	80050d4 <_lseek_r>
 800505c:	89a3      	ldrh	r3, [r4, #12]
 800505e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005062:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	4632      	mov	r2, r6
 800506a:	463b      	mov	r3, r7
 800506c:	4628      	mov	r0, r5
 800506e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005072:	f000 b853 	b.w	800511c <_write_r>

08005076 <__sseek>:
 8005076:	b510      	push	{r4, lr}
 8005078:	460c      	mov	r4, r1
 800507a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800507e:	f000 f829 	bl	80050d4 <_lseek_r>
 8005082:	1c43      	adds	r3, r0, #1
 8005084:	89a3      	ldrh	r3, [r4, #12]
 8005086:	bf15      	itete	ne
 8005088:	6560      	strne	r0, [r4, #84]	@ 0x54
 800508a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800508e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005092:	81a3      	strheq	r3, [r4, #12]
 8005094:	bf18      	it	ne
 8005096:	81a3      	strhne	r3, [r4, #12]
 8005098:	bd10      	pop	{r4, pc}

0800509a <__sclose>:
 800509a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800509e:	f000 b809 	b.w	80050b4 <_close_r>

080050a2 <memset>:
 80050a2:	4402      	add	r2, r0
 80050a4:	4603      	mov	r3, r0
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d100      	bne.n	80050ac <memset+0xa>
 80050aa:	4770      	bx	lr
 80050ac:	f803 1b01 	strb.w	r1, [r3], #1
 80050b0:	e7f9      	b.n	80050a6 <memset+0x4>
	...

080050b4 <_close_r>:
 80050b4:	b538      	push	{r3, r4, r5, lr}
 80050b6:	4d06      	ldr	r5, [pc, #24]	@ (80050d0 <_close_r+0x1c>)
 80050b8:	2300      	movs	r3, #0
 80050ba:	4604      	mov	r4, r0
 80050bc:	4608      	mov	r0, r1
 80050be:	602b      	str	r3, [r5, #0]
 80050c0:	f7fb fe0b 	bl	8000cda <_close>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_close_r+0x1a>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_close_r+0x1a>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	20000394 	.word	0x20000394

080050d4 <_lseek_r>:
 80050d4:	b538      	push	{r3, r4, r5, lr}
 80050d6:	4d07      	ldr	r5, [pc, #28]	@ (80050f4 <_lseek_r+0x20>)
 80050d8:	4604      	mov	r4, r0
 80050da:	4608      	mov	r0, r1
 80050dc:	4611      	mov	r1, r2
 80050de:	2200      	movs	r2, #0
 80050e0:	602a      	str	r2, [r5, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	f7fb fe20 	bl	8000d28 <_lseek>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d102      	bne.n	80050f2 <_lseek_r+0x1e>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	b103      	cbz	r3, 80050f2 <_lseek_r+0x1e>
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	bd38      	pop	{r3, r4, r5, pc}
 80050f4:	20000394 	.word	0x20000394

080050f8 <_read_r>:
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	4d07      	ldr	r5, [pc, #28]	@ (8005118 <_read_r+0x20>)
 80050fc:	4604      	mov	r4, r0
 80050fe:	4608      	mov	r0, r1
 8005100:	4611      	mov	r1, r2
 8005102:	2200      	movs	r2, #0
 8005104:	602a      	str	r2, [r5, #0]
 8005106:	461a      	mov	r2, r3
 8005108:	f7fb fdae 	bl	8000c68 <_read>
 800510c:	1c43      	adds	r3, r0, #1
 800510e:	d102      	bne.n	8005116 <_read_r+0x1e>
 8005110:	682b      	ldr	r3, [r5, #0]
 8005112:	b103      	cbz	r3, 8005116 <_read_r+0x1e>
 8005114:	6023      	str	r3, [r4, #0]
 8005116:	bd38      	pop	{r3, r4, r5, pc}
 8005118:	20000394 	.word	0x20000394

0800511c <_write_r>:
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	4d07      	ldr	r5, [pc, #28]	@ (800513c <_write_r+0x20>)
 8005120:	4604      	mov	r4, r0
 8005122:	4608      	mov	r0, r1
 8005124:	4611      	mov	r1, r2
 8005126:	2200      	movs	r2, #0
 8005128:	602a      	str	r2, [r5, #0]
 800512a:	461a      	mov	r2, r3
 800512c:	f7fb fdb9 	bl	8000ca2 <_write>
 8005130:	1c43      	adds	r3, r0, #1
 8005132:	d102      	bne.n	800513a <_write_r+0x1e>
 8005134:	682b      	ldr	r3, [r5, #0]
 8005136:	b103      	cbz	r3, 800513a <_write_r+0x1e>
 8005138:	6023      	str	r3, [r4, #0]
 800513a:	bd38      	pop	{r3, r4, r5, pc}
 800513c:	20000394 	.word	0x20000394

08005140 <__errno>:
 8005140:	4b01      	ldr	r3, [pc, #4]	@ (8005148 <__errno+0x8>)
 8005142:	6818      	ldr	r0, [r3, #0]
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	2000002c 	.word	0x2000002c

0800514c <__libc_init_array>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	4d0d      	ldr	r5, [pc, #52]	@ (8005184 <__libc_init_array+0x38>)
 8005150:	4c0d      	ldr	r4, [pc, #52]	@ (8005188 <__libc_init_array+0x3c>)
 8005152:	1b64      	subs	r4, r4, r5
 8005154:	10a4      	asrs	r4, r4, #2
 8005156:	2600      	movs	r6, #0
 8005158:	42a6      	cmp	r6, r4
 800515a:	d109      	bne.n	8005170 <__libc_init_array+0x24>
 800515c:	4d0b      	ldr	r5, [pc, #44]	@ (800518c <__libc_init_array+0x40>)
 800515e:	4c0c      	ldr	r4, [pc, #48]	@ (8005190 <__libc_init_array+0x44>)
 8005160:	f000 fdb8 	bl	8005cd4 <_init>
 8005164:	1b64      	subs	r4, r4, r5
 8005166:	10a4      	asrs	r4, r4, #2
 8005168:	2600      	movs	r6, #0
 800516a:	42a6      	cmp	r6, r4
 800516c:	d105      	bne.n	800517a <__libc_init_array+0x2e>
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	f855 3b04 	ldr.w	r3, [r5], #4
 8005174:	4798      	blx	r3
 8005176:	3601      	adds	r6, #1
 8005178:	e7ee      	b.n	8005158 <__libc_init_array+0xc>
 800517a:	f855 3b04 	ldr.w	r3, [r5], #4
 800517e:	4798      	blx	r3
 8005180:	3601      	adds	r6, #1
 8005182:	e7f2      	b.n	800516a <__libc_init_array+0x1e>
 8005184:	08005d88 	.word	0x08005d88
 8005188:	08005d88 	.word	0x08005d88
 800518c:	08005d88 	.word	0x08005d88
 8005190:	08005d8c 	.word	0x08005d8c

08005194 <__retarget_lock_init_recursive>:
 8005194:	4770      	bx	lr

08005196 <__retarget_lock_acquire_recursive>:
 8005196:	4770      	bx	lr

08005198 <__retarget_lock_release_recursive>:
 8005198:	4770      	bx	lr
	...

0800519c <_free_r>:
 800519c:	b538      	push	{r3, r4, r5, lr}
 800519e:	4605      	mov	r5, r0
 80051a0:	2900      	cmp	r1, #0
 80051a2:	d041      	beq.n	8005228 <_free_r+0x8c>
 80051a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051a8:	1f0c      	subs	r4, r1, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	bfb8      	it	lt
 80051ae:	18e4      	addlt	r4, r4, r3
 80051b0:	f000 f8e0 	bl	8005374 <__malloc_lock>
 80051b4:	4a1d      	ldr	r2, [pc, #116]	@ (800522c <_free_r+0x90>)
 80051b6:	6813      	ldr	r3, [r2, #0]
 80051b8:	b933      	cbnz	r3, 80051c8 <_free_r+0x2c>
 80051ba:	6063      	str	r3, [r4, #4]
 80051bc:	6014      	str	r4, [r2, #0]
 80051be:	4628      	mov	r0, r5
 80051c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051c4:	f000 b8dc 	b.w	8005380 <__malloc_unlock>
 80051c8:	42a3      	cmp	r3, r4
 80051ca:	d908      	bls.n	80051de <_free_r+0x42>
 80051cc:	6820      	ldr	r0, [r4, #0]
 80051ce:	1821      	adds	r1, r4, r0
 80051d0:	428b      	cmp	r3, r1
 80051d2:	bf01      	itttt	eq
 80051d4:	6819      	ldreq	r1, [r3, #0]
 80051d6:	685b      	ldreq	r3, [r3, #4]
 80051d8:	1809      	addeq	r1, r1, r0
 80051da:	6021      	streq	r1, [r4, #0]
 80051dc:	e7ed      	b.n	80051ba <_free_r+0x1e>
 80051de:	461a      	mov	r2, r3
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	b10b      	cbz	r3, 80051e8 <_free_r+0x4c>
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	d9fa      	bls.n	80051de <_free_r+0x42>
 80051e8:	6811      	ldr	r1, [r2, #0]
 80051ea:	1850      	adds	r0, r2, r1
 80051ec:	42a0      	cmp	r0, r4
 80051ee:	d10b      	bne.n	8005208 <_free_r+0x6c>
 80051f0:	6820      	ldr	r0, [r4, #0]
 80051f2:	4401      	add	r1, r0
 80051f4:	1850      	adds	r0, r2, r1
 80051f6:	4283      	cmp	r3, r0
 80051f8:	6011      	str	r1, [r2, #0]
 80051fa:	d1e0      	bne.n	80051be <_free_r+0x22>
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	6053      	str	r3, [r2, #4]
 8005202:	4408      	add	r0, r1
 8005204:	6010      	str	r0, [r2, #0]
 8005206:	e7da      	b.n	80051be <_free_r+0x22>
 8005208:	d902      	bls.n	8005210 <_free_r+0x74>
 800520a:	230c      	movs	r3, #12
 800520c:	602b      	str	r3, [r5, #0]
 800520e:	e7d6      	b.n	80051be <_free_r+0x22>
 8005210:	6820      	ldr	r0, [r4, #0]
 8005212:	1821      	adds	r1, r4, r0
 8005214:	428b      	cmp	r3, r1
 8005216:	bf04      	itt	eq
 8005218:	6819      	ldreq	r1, [r3, #0]
 800521a:	685b      	ldreq	r3, [r3, #4]
 800521c:	6063      	str	r3, [r4, #4]
 800521e:	bf04      	itt	eq
 8005220:	1809      	addeq	r1, r1, r0
 8005222:	6021      	streq	r1, [r4, #0]
 8005224:	6054      	str	r4, [r2, #4]
 8005226:	e7ca      	b.n	80051be <_free_r+0x22>
 8005228:	bd38      	pop	{r3, r4, r5, pc}
 800522a:	bf00      	nop
 800522c:	200003a0 	.word	0x200003a0

08005230 <sbrk_aligned>:
 8005230:	b570      	push	{r4, r5, r6, lr}
 8005232:	4e0f      	ldr	r6, [pc, #60]	@ (8005270 <sbrk_aligned+0x40>)
 8005234:	460c      	mov	r4, r1
 8005236:	6831      	ldr	r1, [r6, #0]
 8005238:	4605      	mov	r5, r0
 800523a:	b911      	cbnz	r1, 8005242 <sbrk_aligned+0x12>
 800523c:	f000 fcb6 	bl	8005bac <_sbrk_r>
 8005240:	6030      	str	r0, [r6, #0]
 8005242:	4621      	mov	r1, r4
 8005244:	4628      	mov	r0, r5
 8005246:	f000 fcb1 	bl	8005bac <_sbrk_r>
 800524a:	1c43      	adds	r3, r0, #1
 800524c:	d103      	bne.n	8005256 <sbrk_aligned+0x26>
 800524e:	f04f 34ff 	mov.w	r4, #4294967295
 8005252:	4620      	mov	r0, r4
 8005254:	bd70      	pop	{r4, r5, r6, pc}
 8005256:	1cc4      	adds	r4, r0, #3
 8005258:	f024 0403 	bic.w	r4, r4, #3
 800525c:	42a0      	cmp	r0, r4
 800525e:	d0f8      	beq.n	8005252 <sbrk_aligned+0x22>
 8005260:	1a21      	subs	r1, r4, r0
 8005262:	4628      	mov	r0, r5
 8005264:	f000 fca2 	bl	8005bac <_sbrk_r>
 8005268:	3001      	adds	r0, #1
 800526a:	d1f2      	bne.n	8005252 <sbrk_aligned+0x22>
 800526c:	e7ef      	b.n	800524e <sbrk_aligned+0x1e>
 800526e:	bf00      	nop
 8005270:	2000039c 	.word	0x2000039c

08005274 <_malloc_r>:
 8005274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005278:	1ccd      	adds	r5, r1, #3
 800527a:	f025 0503 	bic.w	r5, r5, #3
 800527e:	3508      	adds	r5, #8
 8005280:	2d0c      	cmp	r5, #12
 8005282:	bf38      	it	cc
 8005284:	250c      	movcc	r5, #12
 8005286:	2d00      	cmp	r5, #0
 8005288:	4606      	mov	r6, r0
 800528a:	db01      	blt.n	8005290 <_malloc_r+0x1c>
 800528c:	42a9      	cmp	r1, r5
 800528e:	d904      	bls.n	800529a <_malloc_r+0x26>
 8005290:	230c      	movs	r3, #12
 8005292:	6033      	str	r3, [r6, #0]
 8005294:	2000      	movs	r0, #0
 8005296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800529a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005370 <_malloc_r+0xfc>
 800529e:	f000 f869 	bl	8005374 <__malloc_lock>
 80052a2:	f8d8 3000 	ldr.w	r3, [r8]
 80052a6:	461c      	mov	r4, r3
 80052a8:	bb44      	cbnz	r4, 80052fc <_malloc_r+0x88>
 80052aa:	4629      	mov	r1, r5
 80052ac:	4630      	mov	r0, r6
 80052ae:	f7ff ffbf 	bl	8005230 <sbrk_aligned>
 80052b2:	1c43      	adds	r3, r0, #1
 80052b4:	4604      	mov	r4, r0
 80052b6:	d158      	bne.n	800536a <_malloc_r+0xf6>
 80052b8:	f8d8 4000 	ldr.w	r4, [r8]
 80052bc:	4627      	mov	r7, r4
 80052be:	2f00      	cmp	r7, #0
 80052c0:	d143      	bne.n	800534a <_malloc_r+0xd6>
 80052c2:	2c00      	cmp	r4, #0
 80052c4:	d04b      	beq.n	800535e <_malloc_r+0xea>
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	4639      	mov	r1, r7
 80052ca:	4630      	mov	r0, r6
 80052cc:	eb04 0903 	add.w	r9, r4, r3
 80052d0:	f000 fc6c 	bl	8005bac <_sbrk_r>
 80052d4:	4581      	cmp	r9, r0
 80052d6:	d142      	bne.n	800535e <_malloc_r+0xea>
 80052d8:	6821      	ldr	r1, [r4, #0]
 80052da:	1a6d      	subs	r5, r5, r1
 80052dc:	4629      	mov	r1, r5
 80052de:	4630      	mov	r0, r6
 80052e0:	f7ff ffa6 	bl	8005230 <sbrk_aligned>
 80052e4:	3001      	adds	r0, #1
 80052e6:	d03a      	beq.n	800535e <_malloc_r+0xea>
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	442b      	add	r3, r5
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	f8d8 3000 	ldr.w	r3, [r8]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	bb62      	cbnz	r2, 8005350 <_malloc_r+0xdc>
 80052f6:	f8c8 7000 	str.w	r7, [r8]
 80052fa:	e00f      	b.n	800531c <_malloc_r+0xa8>
 80052fc:	6822      	ldr	r2, [r4, #0]
 80052fe:	1b52      	subs	r2, r2, r5
 8005300:	d420      	bmi.n	8005344 <_malloc_r+0xd0>
 8005302:	2a0b      	cmp	r2, #11
 8005304:	d917      	bls.n	8005336 <_malloc_r+0xc2>
 8005306:	1961      	adds	r1, r4, r5
 8005308:	42a3      	cmp	r3, r4
 800530a:	6025      	str	r5, [r4, #0]
 800530c:	bf18      	it	ne
 800530e:	6059      	strne	r1, [r3, #4]
 8005310:	6863      	ldr	r3, [r4, #4]
 8005312:	bf08      	it	eq
 8005314:	f8c8 1000 	streq.w	r1, [r8]
 8005318:	5162      	str	r2, [r4, r5]
 800531a:	604b      	str	r3, [r1, #4]
 800531c:	4630      	mov	r0, r6
 800531e:	f000 f82f 	bl	8005380 <__malloc_unlock>
 8005322:	f104 000b 	add.w	r0, r4, #11
 8005326:	1d23      	adds	r3, r4, #4
 8005328:	f020 0007 	bic.w	r0, r0, #7
 800532c:	1ac2      	subs	r2, r0, r3
 800532e:	bf1c      	itt	ne
 8005330:	1a1b      	subne	r3, r3, r0
 8005332:	50a3      	strne	r3, [r4, r2]
 8005334:	e7af      	b.n	8005296 <_malloc_r+0x22>
 8005336:	6862      	ldr	r2, [r4, #4]
 8005338:	42a3      	cmp	r3, r4
 800533a:	bf0c      	ite	eq
 800533c:	f8c8 2000 	streq.w	r2, [r8]
 8005340:	605a      	strne	r2, [r3, #4]
 8005342:	e7eb      	b.n	800531c <_malloc_r+0xa8>
 8005344:	4623      	mov	r3, r4
 8005346:	6864      	ldr	r4, [r4, #4]
 8005348:	e7ae      	b.n	80052a8 <_malloc_r+0x34>
 800534a:	463c      	mov	r4, r7
 800534c:	687f      	ldr	r7, [r7, #4]
 800534e:	e7b6      	b.n	80052be <_malloc_r+0x4a>
 8005350:	461a      	mov	r2, r3
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	42a3      	cmp	r3, r4
 8005356:	d1fb      	bne.n	8005350 <_malloc_r+0xdc>
 8005358:	2300      	movs	r3, #0
 800535a:	6053      	str	r3, [r2, #4]
 800535c:	e7de      	b.n	800531c <_malloc_r+0xa8>
 800535e:	230c      	movs	r3, #12
 8005360:	6033      	str	r3, [r6, #0]
 8005362:	4630      	mov	r0, r6
 8005364:	f000 f80c 	bl	8005380 <__malloc_unlock>
 8005368:	e794      	b.n	8005294 <_malloc_r+0x20>
 800536a:	6005      	str	r5, [r0, #0]
 800536c:	e7d6      	b.n	800531c <_malloc_r+0xa8>
 800536e:	bf00      	nop
 8005370:	200003a0 	.word	0x200003a0

08005374 <__malloc_lock>:
 8005374:	4801      	ldr	r0, [pc, #4]	@ (800537c <__malloc_lock+0x8>)
 8005376:	f7ff bf0e 	b.w	8005196 <__retarget_lock_acquire_recursive>
 800537a:	bf00      	nop
 800537c:	20000398 	.word	0x20000398

08005380 <__malloc_unlock>:
 8005380:	4801      	ldr	r0, [pc, #4]	@ (8005388 <__malloc_unlock+0x8>)
 8005382:	f7ff bf09 	b.w	8005198 <__retarget_lock_release_recursive>
 8005386:	bf00      	nop
 8005388:	20000398 	.word	0x20000398

0800538c <__sfputc_r>:
 800538c:	6893      	ldr	r3, [r2, #8]
 800538e:	3b01      	subs	r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	b410      	push	{r4}
 8005394:	6093      	str	r3, [r2, #8]
 8005396:	da08      	bge.n	80053aa <__sfputc_r+0x1e>
 8005398:	6994      	ldr	r4, [r2, #24]
 800539a:	42a3      	cmp	r3, r4
 800539c:	db01      	blt.n	80053a2 <__sfputc_r+0x16>
 800539e:	290a      	cmp	r1, #10
 80053a0:	d103      	bne.n	80053aa <__sfputc_r+0x1e>
 80053a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053a6:	f000 bb6d 	b.w	8005a84 <__swbuf_r>
 80053aa:	6813      	ldr	r3, [r2, #0]
 80053ac:	1c58      	adds	r0, r3, #1
 80053ae:	6010      	str	r0, [r2, #0]
 80053b0:	7019      	strb	r1, [r3, #0]
 80053b2:	4608      	mov	r0, r1
 80053b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <__sfputs_r>:
 80053ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053bc:	4606      	mov	r6, r0
 80053be:	460f      	mov	r7, r1
 80053c0:	4614      	mov	r4, r2
 80053c2:	18d5      	adds	r5, r2, r3
 80053c4:	42ac      	cmp	r4, r5
 80053c6:	d101      	bne.n	80053cc <__sfputs_r+0x12>
 80053c8:	2000      	movs	r0, #0
 80053ca:	e007      	b.n	80053dc <__sfputs_r+0x22>
 80053cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053d0:	463a      	mov	r2, r7
 80053d2:	4630      	mov	r0, r6
 80053d4:	f7ff ffda 	bl	800538c <__sfputc_r>
 80053d8:	1c43      	adds	r3, r0, #1
 80053da:	d1f3      	bne.n	80053c4 <__sfputs_r+0xa>
 80053dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053e0 <_vfiprintf_r>:
 80053e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053e4:	460d      	mov	r5, r1
 80053e6:	b09d      	sub	sp, #116	@ 0x74
 80053e8:	4614      	mov	r4, r2
 80053ea:	4698      	mov	r8, r3
 80053ec:	4606      	mov	r6, r0
 80053ee:	b118      	cbz	r0, 80053f8 <_vfiprintf_r+0x18>
 80053f0:	6a03      	ldr	r3, [r0, #32]
 80053f2:	b90b      	cbnz	r3, 80053f8 <_vfiprintf_r+0x18>
 80053f4:	f7ff fdca 	bl	8004f8c <__sinit>
 80053f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053fa:	07d9      	lsls	r1, r3, #31
 80053fc:	d405      	bmi.n	800540a <_vfiprintf_r+0x2a>
 80053fe:	89ab      	ldrh	r3, [r5, #12]
 8005400:	059a      	lsls	r2, r3, #22
 8005402:	d402      	bmi.n	800540a <_vfiprintf_r+0x2a>
 8005404:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005406:	f7ff fec6 	bl	8005196 <__retarget_lock_acquire_recursive>
 800540a:	89ab      	ldrh	r3, [r5, #12]
 800540c:	071b      	lsls	r3, r3, #28
 800540e:	d501      	bpl.n	8005414 <_vfiprintf_r+0x34>
 8005410:	692b      	ldr	r3, [r5, #16]
 8005412:	b99b      	cbnz	r3, 800543c <_vfiprintf_r+0x5c>
 8005414:	4629      	mov	r1, r5
 8005416:	4630      	mov	r0, r6
 8005418:	f000 fb72 	bl	8005b00 <__swsetup_r>
 800541c:	b170      	cbz	r0, 800543c <_vfiprintf_r+0x5c>
 800541e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005420:	07dc      	lsls	r4, r3, #31
 8005422:	d504      	bpl.n	800542e <_vfiprintf_r+0x4e>
 8005424:	f04f 30ff 	mov.w	r0, #4294967295
 8005428:	b01d      	add	sp, #116	@ 0x74
 800542a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800542e:	89ab      	ldrh	r3, [r5, #12]
 8005430:	0598      	lsls	r0, r3, #22
 8005432:	d4f7      	bmi.n	8005424 <_vfiprintf_r+0x44>
 8005434:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005436:	f7ff feaf 	bl	8005198 <__retarget_lock_release_recursive>
 800543a:	e7f3      	b.n	8005424 <_vfiprintf_r+0x44>
 800543c:	2300      	movs	r3, #0
 800543e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005440:	2320      	movs	r3, #32
 8005442:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005446:	f8cd 800c 	str.w	r8, [sp, #12]
 800544a:	2330      	movs	r3, #48	@ 0x30
 800544c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80055fc <_vfiprintf_r+0x21c>
 8005450:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005454:	f04f 0901 	mov.w	r9, #1
 8005458:	4623      	mov	r3, r4
 800545a:	469a      	mov	sl, r3
 800545c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005460:	b10a      	cbz	r2, 8005466 <_vfiprintf_r+0x86>
 8005462:	2a25      	cmp	r2, #37	@ 0x25
 8005464:	d1f9      	bne.n	800545a <_vfiprintf_r+0x7a>
 8005466:	ebba 0b04 	subs.w	fp, sl, r4
 800546a:	d00b      	beq.n	8005484 <_vfiprintf_r+0xa4>
 800546c:	465b      	mov	r3, fp
 800546e:	4622      	mov	r2, r4
 8005470:	4629      	mov	r1, r5
 8005472:	4630      	mov	r0, r6
 8005474:	f7ff ffa1 	bl	80053ba <__sfputs_r>
 8005478:	3001      	adds	r0, #1
 800547a:	f000 80a7 	beq.w	80055cc <_vfiprintf_r+0x1ec>
 800547e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005480:	445a      	add	r2, fp
 8005482:	9209      	str	r2, [sp, #36]	@ 0x24
 8005484:	f89a 3000 	ldrb.w	r3, [sl]
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 809f 	beq.w	80055cc <_vfiprintf_r+0x1ec>
 800548e:	2300      	movs	r3, #0
 8005490:	f04f 32ff 	mov.w	r2, #4294967295
 8005494:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005498:	f10a 0a01 	add.w	sl, sl, #1
 800549c:	9304      	str	r3, [sp, #16]
 800549e:	9307      	str	r3, [sp, #28]
 80054a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80054a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80054a6:	4654      	mov	r4, sl
 80054a8:	2205      	movs	r2, #5
 80054aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054ae:	4853      	ldr	r0, [pc, #332]	@ (80055fc <_vfiprintf_r+0x21c>)
 80054b0:	f7fa feb6 	bl	8000220 <memchr>
 80054b4:	9a04      	ldr	r2, [sp, #16]
 80054b6:	b9d8      	cbnz	r0, 80054f0 <_vfiprintf_r+0x110>
 80054b8:	06d1      	lsls	r1, r2, #27
 80054ba:	bf44      	itt	mi
 80054bc:	2320      	movmi	r3, #32
 80054be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054c2:	0713      	lsls	r3, r2, #28
 80054c4:	bf44      	itt	mi
 80054c6:	232b      	movmi	r3, #43	@ 0x2b
 80054c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054cc:	f89a 3000 	ldrb.w	r3, [sl]
 80054d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80054d2:	d015      	beq.n	8005500 <_vfiprintf_r+0x120>
 80054d4:	9a07      	ldr	r2, [sp, #28]
 80054d6:	4654      	mov	r4, sl
 80054d8:	2000      	movs	r0, #0
 80054da:	f04f 0c0a 	mov.w	ip, #10
 80054de:	4621      	mov	r1, r4
 80054e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054e4:	3b30      	subs	r3, #48	@ 0x30
 80054e6:	2b09      	cmp	r3, #9
 80054e8:	d94b      	bls.n	8005582 <_vfiprintf_r+0x1a2>
 80054ea:	b1b0      	cbz	r0, 800551a <_vfiprintf_r+0x13a>
 80054ec:	9207      	str	r2, [sp, #28]
 80054ee:	e014      	b.n	800551a <_vfiprintf_r+0x13a>
 80054f0:	eba0 0308 	sub.w	r3, r0, r8
 80054f4:	fa09 f303 	lsl.w	r3, r9, r3
 80054f8:	4313      	orrs	r3, r2
 80054fa:	9304      	str	r3, [sp, #16]
 80054fc:	46a2      	mov	sl, r4
 80054fe:	e7d2      	b.n	80054a6 <_vfiprintf_r+0xc6>
 8005500:	9b03      	ldr	r3, [sp, #12]
 8005502:	1d19      	adds	r1, r3, #4
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	9103      	str	r1, [sp, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	bfbb      	ittet	lt
 800550c:	425b      	neglt	r3, r3
 800550e:	f042 0202 	orrlt.w	r2, r2, #2
 8005512:	9307      	strge	r3, [sp, #28]
 8005514:	9307      	strlt	r3, [sp, #28]
 8005516:	bfb8      	it	lt
 8005518:	9204      	strlt	r2, [sp, #16]
 800551a:	7823      	ldrb	r3, [r4, #0]
 800551c:	2b2e      	cmp	r3, #46	@ 0x2e
 800551e:	d10a      	bne.n	8005536 <_vfiprintf_r+0x156>
 8005520:	7863      	ldrb	r3, [r4, #1]
 8005522:	2b2a      	cmp	r3, #42	@ 0x2a
 8005524:	d132      	bne.n	800558c <_vfiprintf_r+0x1ac>
 8005526:	9b03      	ldr	r3, [sp, #12]
 8005528:	1d1a      	adds	r2, r3, #4
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	9203      	str	r2, [sp, #12]
 800552e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005532:	3402      	adds	r4, #2
 8005534:	9305      	str	r3, [sp, #20]
 8005536:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800560c <_vfiprintf_r+0x22c>
 800553a:	7821      	ldrb	r1, [r4, #0]
 800553c:	2203      	movs	r2, #3
 800553e:	4650      	mov	r0, sl
 8005540:	f7fa fe6e 	bl	8000220 <memchr>
 8005544:	b138      	cbz	r0, 8005556 <_vfiprintf_r+0x176>
 8005546:	9b04      	ldr	r3, [sp, #16]
 8005548:	eba0 000a 	sub.w	r0, r0, sl
 800554c:	2240      	movs	r2, #64	@ 0x40
 800554e:	4082      	lsls	r2, r0
 8005550:	4313      	orrs	r3, r2
 8005552:	3401      	adds	r4, #1
 8005554:	9304      	str	r3, [sp, #16]
 8005556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800555a:	4829      	ldr	r0, [pc, #164]	@ (8005600 <_vfiprintf_r+0x220>)
 800555c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005560:	2206      	movs	r2, #6
 8005562:	f7fa fe5d 	bl	8000220 <memchr>
 8005566:	2800      	cmp	r0, #0
 8005568:	d03f      	beq.n	80055ea <_vfiprintf_r+0x20a>
 800556a:	4b26      	ldr	r3, [pc, #152]	@ (8005604 <_vfiprintf_r+0x224>)
 800556c:	bb1b      	cbnz	r3, 80055b6 <_vfiprintf_r+0x1d6>
 800556e:	9b03      	ldr	r3, [sp, #12]
 8005570:	3307      	adds	r3, #7
 8005572:	f023 0307 	bic.w	r3, r3, #7
 8005576:	3308      	adds	r3, #8
 8005578:	9303      	str	r3, [sp, #12]
 800557a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800557c:	443b      	add	r3, r7
 800557e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005580:	e76a      	b.n	8005458 <_vfiprintf_r+0x78>
 8005582:	fb0c 3202 	mla	r2, ip, r2, r3
 8005586:	460c      	mov	r4, r1
 8005588:	2001      	movs	r0, #1
 800558a:	e7a8      	b.n	80054de <_vfiprintf_r+0xfe>
 800558c:	2300      	movs	r3, #0
 800558e:	3401      	adds	r4, #1
 8005590:	9305      	str	r3, [sp, #20]
 8005592:	4619      	mov	r1, r3
 8005594:	f04f 0c0a 	mov.w	ip, #10
 8005598:	4620      	mov	r0, r4
 800559a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800559e:	3a30      	subs	r2, #48	@ 0x30
 80055a0:	2a09      	cmp	r2, #9
 80055a2:	d903      	bls.n	80055ac <_vfiprintf_r+0x1cc>
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0c6      	beq.n	8005536 <_vfiprintf_r+0x156>
 80055a8:	9105      	str	r1, [sp, #20]
 80055aa:	e7c4      	b.n	8005536 <_vfiprintf_r+0x156>
 80055ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80055b0:	4604      	mov	r4, r0
 80055b2:	2301      	movs	r3, #1
 80055b4:	e7f0      	b.n	8005598 <_vfiprintf_r+0x1b8>
 80055b6:	ab03      	add	r3, sp, #12
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	462a      	mov	r2, r5
 80055bc:	4b12      	ldr	r3, [pc, #72]	@ (8005608 <_vfiprintf_r+0x228>)
 80055be:	a904      	add	r1, sp, #16
 80055c0:	4630      	mov	r0, r6
 80055c2:	f3af 8000 	nop.w
 80055c6:	4607      	mov	r7, r0
 80055c8:	1c78      	adds	r0, r7, #1
 80055ca:	d1d6      	bne.n	800557a <_vfiprintf_r+0x19a>
 80055cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055ce:	07d9      	lsls	r1, r3, #31
 80055d0:	d405      	bmi.n	80055de <_vfiprintf_r+0x1fe>
 80055d2:	89ab      	ldrh	r3, [r5, #12]
 80055d4:	059a      	lsls	r2, r3, #22
 80055d6:	d402      	bmi.n	80055de <_vfiprintf_r+0x1fe>
 80055d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055da:	f7ff fddd 	bl	8005198 <__retarget_lock_release_recursive>
 80055de:	89ab      	ldrh	r3, [r5, #12]
 80055e0:	065b      	lsls	r3, r3, #25
 80055e2:	f53f af1f 	bmi.w	8005424 <_vfiprintf_r+0x44>
 80055e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055e8:	e71e      	b.n	8005428 <_vfiprintf_r+0x48>
 80055ea:	ab03      	add	r3, sp, #12
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	462a      	mov	r2, r5
 80055f0:	4b05      	ldr	r3, [pc, #20]	@ (8005608 <_vfiprintf_r+0x228>)
 80055f2:	a904      	add	r1, sp, #16
 80055f4:	4630      	mov	r0, r6
 80055f6:	f000 f879 	bl	80056ec <_printf_i>
 80055fa:	e7e4      	b.n	80055c6 <_vfiprintf_r+0x1e6>
 80055fc:	08005d4c 	.word	0x08005d4c
 8005600:	08005d56 	.word	0x08005d56
 8005604:	00000000 	.word	0x00000000
 8005608:	080053bb 	.word	0x080053bb
 800560c:	08005d52 	.word	0x08005d52

08005610 <_printf_common>:
 8005610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005614:	4616      	mov	r6, r2
 8005616:	4698      	mov	r8, r3
 8005618:	688a      	ldr	r2, [r1, #8]
 800561a:	690b      	ldr	r3, [r1, #16]
 800561c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005620:	4293      	cmp	r3, r2
 8005622:	bfb8      	it	lt
 8005624:	4613      	movlt	r3, r2
 8005626:	6033      	str	r3, [r6, #0]
 8005628:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800562c:	4607      	mov	r7, r0
 800562e:	460c      	mov	r4, r1
 8005630:	b10a      	cbz	r2, 8005636 <_printf_common+0x26>
 8005632:	3301      	adds	r3, #1
 8005634:	6033      	str	r3, [r6, #0]
 8005636:	6823      	ldr	r3, [r4, #0]
 8005638:	0699      	lsls	r1, r3, #26
 800563a:	bf42      	ittt	mi
 800563c:	6833      	ldrmi	r3, [r6, #0]
 800563e:	3302      	addmi	r3, #2
 8005640:	6033      	strmi	r3, [r6, #0]
 8005642:	6825      	ldr	r5, [r4, #0]
 8005644:	f015 0506 	ands.w	r5, r5, #6
 8005648:	d106      	bne.n	8005658 <_printf_common+0x48>
 800564a:	f104 0a19 	add.w	sl, r4, #25
 800564e:	68e3      	ldr	r3, [r4, #12]
 8005650:	6832      	ldr	r2, [r6, #0]
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	42ab      	cmp	r3, r5
 8005656:	dc26      	bgt.n	80056a6 <_printf_common+0x96>
 8005658:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800565c:	6822      	ldr	r2, [r4, #0]
 800565e:	3b00      	subs	r3, #0
 8005660:	bf18      	it	ne
 8005662:	2301      	movne	r3, #1
 8005664:	0692      	lsls	r2, r2, #26
 8005666:	d42b      	bmi.n	80056c0 <_printf_common+0xb0>
 8005668:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800566c:	4641      	mov	r1, r8
 800566e:	4638      	mov	r0, r7
 8005670:	47c8      	blx	r9
 8005672:	3001      	adds	r0, #1
 8005674:	d01e      	beq.n	80056b4 <_printf_common+0xa4>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	6922      	ldr	r2, [r4, #16]
 800567a:	f003 0306 	and.w	r3, r3, #6
 800567e:	2b04      	cmp	r3, #4
 8005680:	bf02      	ittt	eq
 8005682:	68e5      	ldreq	r5, [r4, #12]
 8005684:	6833      	ldreq	r3, [r6, #0]
 8005686:	1aed      	subeq	r5, r5, r3
 8005688:	68a3      	ldr	r3, [r4, #8]
 800568a:	bf0c      	ite	eq
 800568c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005690:	2500      	movne	r5, #0
 8005692:	4293      	cmp	r3, r2
 8005694:	bfc4      	itt	gt
 8005696:	1a9b      	subgt	r3, r3, r2
 8005698:	18ed      	addgt	r5, r5, r3
 800569a:	2600      	movs	r6, #0
 800569c:	341a      	adds	r4, #26
 800569e:	42b5      	cmp	r5, r6
 80056a0:	d11a      	bne.n	80056d8 <_printf_common+0xc8>
 80056a2:	2000      	movs	r0, #0
 80056a4:	e008      	b.n	80056b8 <_printf_common+0xa8>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4652      	mov	r2, sl
 80056aa:	4641      	mov	r1, r8
 80056ac:	4638      	mov	r0, r7
 80056ae:	47c8      	blx	r9
 80056b0:	3001      	adds	r0, #1
 80056b2:	d103      	bne.n	80056bc <_printf_common+0xac>
 80056b4:	f04f 30ff 	mov.w	r0, #4294967295
 80056b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056bc:	3501      	adds	r5, #1
 80056be:	e7c6      	b.n	800564e <_printf_common+0x3e>
 80056c0:	18e1      	adds	r1, r4, r3
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	2030      	movs	r0, #48	@ 0x30
 80056c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80056ca:	4422      	add	r2, r4
 80056cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80056d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80056d4:	3302      	adds	r3, #2
 80056d6:	e7c7      	b.n	8005668 <_printf_common+0x58>
 80056d8:	2301      	movs	r3, #1
 80056da:	4622      	mov	r2, r4
 80056dc:	4641      	mov	r1, r8
 80056de:	4638      	mov	r0, r7
 80056e0:	47c8      	blx	r9
 80056e2:	3001      	adds	r0, #1
 80056e4:	d0e6      	beq.n	80056b4 <_printf_common+0xa4>
 80056e6:	3601      	adds	r6, #1
 80056e8:	e7d9      	b.n	800569e <_printf_common+0x8e>
	...

080056ec <_printf_i>:
 80056ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056f0:	7e0f      	ldrb	r7, [r1, #24]
 80056f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80056f4:	2f78      	cmp	r7, #120	@ 0x78
 80056f6:	4691      	mov	r9, r2
 80056f8:	4680      	mov	r8, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	469a      	mov	sl, r3
 80056fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005702:	d807      	bhi.n	8005714 <_printf_i+0x28>
 8005704:	2f62      	cmp	r7, #98	@ 0x62
 8005706:	d80a      	bhi.n	800571e <_printf_i+0x32>
 8005708:	2f00      	cmp	r7, #0
 800570a:	f000 80d2 	beq.w	80058b2 <_printf_i+0x1c6>
 800570e:	2f58      	cmp	r7, #88	@ 0x58
 8005710:	f000 80b9 	beq.w	8005886 <_printf_i+0x19a>
 8005714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800571c:	e03a      	b.n	8005794 <_printf_i+0xa8>
 800571e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005722:	2b15      	cmp	r3, #21
 8005724:	d8f6      	bhi.n	8005714 <_printf_i+0x28>
 8005726:	a101      	add	r1, pc, #4	@ (adr r1, 800572c <_printf_i+0x40>)
 8005728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800572c:	08005785 	.word	0x08005785
 8005730:	08005799 	.word	0x08005799
 8005734:	08005715 	.word	0x08005715
 8005738:	08005715 	.word	0x08005715
 800573c:	08005715 	.word	0x08005715
 8005740:	08005715 	.word	0x08005715
 8005744:	08005799 	.word	0x08005799
 8005748:	08005715 	.word	0x08005715
 800574c:	08005715 	.word	0x08005715
 8005750:	08005715 	.word	0x08005715
 8005754:	08005715 	.word	0x08005715
 8005758:	08005899 	.word	0x08005899
 800575c:	080057c3 	.word	0x080057c3
 8005760:	08005853 	.word	0x08005853
 8005764:	08005715 	.word	0x08005715
 8005768:	08005715 	.word	0x08005715
 800576c:	080058bb 	.word	0x080058bb
 8005770:	08005715 	.word	0x08005715
 8005774:	080057c3 	.word	0x080057c3
 8005778:	08005715 	.word	0x08005715
 800577c:	08005715 	.word	0x08005715
 8005780:	0800585b 	.word	0x0800585b
 8005784:	6833      	ldr	r3, [r6, #0]
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6032      	str	r2, [r6, #0]
 800578c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005794:	2301      	movs	r3, #1
 8005796:	e09d      	b.n	80058d4 <_printf_i+0x1e8>
 8005798:	6833      	ldr	r3, [r6, #0]
 800579a:	6820      	ldr	r0, [r4, #0]
 800579c:	1d19      	adds	r1, r3, #4
 800579e:	6031      	str	r1, [r6, #0]
 80057a0:	0606      	lsls	r6, r0, #24
 80057a2:	d501      	bpl.n	80057a8 <_printf_i+0xbc>
 80057a4:	681d      	ldr	r5, [r3, #0]
 80057a6:	e003      	b.n	80057b0 <_printf_i+0xc4>
 80057a8:	0645      	lsls	r5, r0, #25
 80057aa:	d5fb      	bpl.n	80057a4 <_printf_i+0xb8>
 80057ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80057b0:	2d00      	cmp	r5, #0
 80057b2:	da03      	bge.n	80057bc <_printf_i+0xd0>
 80057b4:	232d      	movs	r3, #45	@ 0x2d
 80057b6:	426d      	negs	r5, r5
 80057b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057bc:	4859      	ldr	r0, [pc, #356]	@ (8005924 <_printf_i+0x238>)
 80057be:	230a      	movs	r3, #10
 80057c0:	e011      	b.n	80057e6 <_printf_i+0xfa>
 80057c2:	6821      	ldr	r1, [r4, #0]
 80057c4:	6833      	ldr	r3, [r6, #0]
 80057c6:	0608      	lsls	r0, r1, #24
 80057c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80057cc:	d402      	bmi.n	80057d4 <_printf_i+0xe8>
 80057ce:	0649      	lsls	r1, r1, #25
 80057d0:	bf48      	it	mi
 80057d2:	b2ad      	uxthmi	r5, r5
 80057d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80057d6:	4853      	ldr	r0, [pc, #332]	@ (8005924 <_printf_i+0x238>)
 80057d8:	6033      	str	r3, [r6, #0]
 80057da:	bf14      	ite	ne
 80057dc:	230a      	movne	r3, #10
 80057de:	2308      	moveq	r3, #8
 80057e0:	2100      	movs	r1, #0
 80057e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80057e6:	6866      	ldr	r6, [r4, #4]
 80057e8:	60a6      	str	r6, [r4, #8]
 80057ea:	2e00      	cmp	r6, #0
 80057ec:	bfa2      	ittt	ge
 80057ee:	6821      	ldrge	r1, [r4, #0]
 80057f0:	f021 0104 	bicge.w	r1, r1, #4
 80057f4:	6021      	strge	r1, [r4, #0]
 80057f6:	b90d      	cbnz	r5, 80057fc <_printf_i+0x110>
 80057f8:	2e00      	cmp	r6, #0
 80057fa:	d04b      	beq.n	8005894 <_printf_i+0x1a8>
 80057fc:	4616      	mov	r6, r2
 80057fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8005802:	fb03 5711 	mls	r7, r3, r1, r5
 8005806:	5dc7      	ldrb	r7, [r0, r7]
 8005808:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800580c:	462f      	mov	r7, r5
 800580e:	42bb      	cmp	r3, r7
 8005810:	460d      	mov	r5, r1
 8005812:	d9f4      	bls.n	80057fe <_printf_i+0x112>
 8005814:	2b08      	cmp	r3, #8
 8005816:	d10b      	bne.n	8005830 <_printf_i+0x144>
 8005818:	6823      	ldr	r3, [r4, #0]
 800581a:	07df      	lsls	r7, r3, #31
 800581c:	d508      	bpl.n	8005830 <_printf_i+0x144>
 800581e:	6923      	ldr	r3, [r4, #16]
 8005820:	6861      	ldr	r1, [r4, #4]
 8005822:	4299      	cmp	r1, r3
 8005824:	bfde      	ittt	le
 8005826:	2330      	movle	r3, #48	@ 0x30
 8005828:	f806 3c01 	strble.w	r3, [r6, #-1]
 800582c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005830:	1b92      	subs	r2, r2, r6
 8005832:	6122      	str	r2, [r4, #16]
 8005834:	f8cd a000 	str.w	sl, [sp]
 8005838:	464b      	mov	r3, r9
 800583a:	aa03      	add	r2, sp, #12
 800583c:	4621      	mov	r1, r4
 800583e:	4640      	mov	r0, r8
 8005840:	f7ff fee6 	bl	8005610 <_printf_common>
 8005844:	3001      	adds	r0, #1
 8005846:	d14a      	bne.n	80058de <_printf_i+0x1f2>
 8005848:	f04f 30ff 	mov.w	r0, #4294967295
 800584c:	b004      	add	sp, #16
 800584e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005852:	6823      	ldr	r3, [r4, #0]
 8005854:	f043 0320 	orr.w	r3, r3, #32
 8005858:	6023      	str	r3, [r4, #0]
 800585a:	4833      	ldr	r0, [pc, #204]	@ (8005928 <_printf_i+0x23c>)
 800585c:	2778      	movs	r7, #120	@ 0x78
 800585e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	6831      	ldr	r1, [r6, #0]
 8005866:	061f      	lsls	r7, r3, #24
 8005868:	f851 5b04 	ldr.w	r5, [r1], #4
 800586c:	d402      	bmi.n	8005874 <_printf_i+0x188>
 800586e:	065f      	lsls	r7, r3, #25
 8005870:	bf48      	it	mi
 8005872:	b2ad      	uxthmi	r5, r5
 8005874:	6031      	str	r1, [r6, #0]
 8005876:	07d9      	lsls	r1, r3, #31
 8005878:	bf44      	itt	mi
 800587a:	f043 0320 	orrmi.w	r3, r3, #32
 800587e:	6023      	strmi	r3, [r4, #0]
 8005880:	b11d      	cbz	r5, 800588a <_printf_i+0x19e>
 8005882:	2310      	movs	r3, #16
 8005884:	e7ac      	b.n	80057e0 <_printf_i+0xf4>
 8005886:	4827      	ldr	r0, [pc, #156]	@ (8005924 <_printf_i+0x238>)
 8005888:	e7e9      	b.n	800585e <_printf_i+0x172>
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	f023 0320 	bic.w	r3, r3, #32
 8005890:	6023      	str	r3, [r4, #0]
 8005892:	e7f6      	b.n	8005882 <_printf_i+0x196>
 8005894:	4616      	mov	r6, r2
 8005896:	e7bd      	b.n	8005814 <_printf_i+0x128>
 8005898:	6833      	ldr	r3, [r6, #0]
 800589a:	6825      	ldr	r5, [r4, #0]
 800589c:	6961      	ldr	r1, [r4, #20]
 800589e:	1d18      	adds	r0, r3, #4
 80058a0:	6030      	str	r0, [r6, #0]
 80058a2:	062e      	lsls	r6, r5, #24
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	d501      	bpl.n	80058ac <_printf_i+0x1c0>
 80058a8:	6019      	str	r1, [r3, #0]
 80058aa:	e002      	b.n	80058b2 <_printf_i+0x1c6>
 80058ac:	0668      	lsls	r0, r5, #25
 80058ae:	d5fb      	bpl.n	80058a8 <_printf_i+0x1bc>
 80058b0:	8019      	strh	r1, [r3, #0]
 80058b2:	2300      	movs	r3, #0
 80058b4:	6123      	str	r3, [r4, #16]
 80058b6:	4616      	mov	r6, r2
 80058b8:	e7bc      	b.n	8005834 <_printf_i+0x148>
 80058ba:	6833      	ldr	r3, [r6, #0]
 80058bc:	1d1a      	adds	r2, r3, #4
 80058be:	6032      	str	r2, [r6, #0]
 80058c0:	681e      	ldr	r6, [r3, #0]
 80058c2:	6862      	ldr	r2, [r4, #4]
 80058c4:	2100      	movs	r1, #0
 80058c6:	4630      	mov	r0, r6
 80058c8:	f7fa fcaa 	bl	8000220 <memchr>
 80058cc:	b108      	cbz	r0, 80058d2 <_printf_i+0x1e6>
 80058ce:	1b80      	subs	r0, r0, r6
 80058d0:	6060      	str	r0, [r4, #4]
 80058d2:	6863      	ldr	r3, [r4, #4]
 80058d4:	6123      	str	r3, [r4, #16]
 80058d6:	2300      	movs	r3, #0
 80058d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058dc:	e7aa      	b.n	8005834 <_printf_i+0x148>
 80058de:	6923      	ldr	r3, [r4, #16]
 80058e0:	4632      	mov	r2, r6
 80058e2:	4649      	mov	r1, r9
 80058e4:	4640      	mov	r0, r8
 80058e6:	47d0      	blx	sl
 80058e8:	3001      	adds	r0, #1
 80058ea:	d0ad      	beq.n	8005848 <_printf_i+0x15c>
 80058ec:	6823      	ldr	r3, [r4, #0]
 80058ee:	079b      	lsls	r3, r3, #30
 80058f0:	d413      	bmi.n	800591a <_printf_i+0x22e>
 80058f2:	68e0      	ldr	r0, [r4, #12]
 80058f4:	9b03      	ldr	r3, [sp, #12]
 80058f6:	4298      	cmp	r0, r3
 80058f8:	bfb8      	it	lt
 80058fa:	4618      	movlt	r0, r3
 80058fc:	e7a6      	b.n	800584c <_printf_i+0x160>
 80058fe:	2301      	movs	r3, #1
 8005900:	4632      	mov	r2, r6
 8005902:	4649      	mov	r1, r9
 8005904:	4640      	mov	r0, r8
 8005906:	47d0      	blx	sl
 8005908:	3001      	adds	r0, #1
 800590a:	d09d      	beq.n	8005848 <_printf_i+0x15c>
 800590c:	3501      	adds	r5, #1
 800590e:	68e3      	ldr	r3, [r4, #12]
 8005910:	9903      	ldr	r1, [sp, #12]
 8005912:	1a5b      	subs	r3, r3, r1
 8005914:	42ab      	cmp	r3, r5
 8005916:	dcf2      	bgt.n	80058fe <_printf_i+0x212>
 8005918:	e7eb      	b.n	80058f2 <_printf_i+0x206>
 800591a:	2500      	movs	r5, #0
 800591c:	f104 0619 	add.w	r6, r4, #25
 8005920:	e7f5      	b.n	800590e <_printf_i+0x222>
 8005922:	bf00      	nop
 8005924:	08005d5d 	.word	0x08005d5d
 8005928:	08005d6e 	.word	0x08005d6e

0800592c <__sflush_r>:
 800592c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005934:	0716      	lsls	r6, r2, #28
 8005936:	4605      	mov	r5, r0
 8005938:	460c      	mov	r4, r1
 800593a:	d454      	bmi.n	80059e6 <__sflush_r+0xba>
 800593c:	684b      	ldr	r3, [r1, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	dc02      	bgt.n	8005948 <__sflush_r+0x1c>
 8005942:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005944:	2b00      	cmp	r3, #0
 8005946:	dd48      	ble.n	80059da <__sflush_r+0xae>
 8005948:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800594a:	2e00      	cmp	r6, #0
 800594c:	d045      	beq.n	80059da <__sflush_r+0xae>
 800594e:	2300      	movs	r3, #0
 8005950:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005954:	682f      	ldr	r7, [r5, #0]
 8005956:	6a21      	ldr	r1, [r4, #32]
 8005958:	602b      	str	r3, [r5, #0]
 800595a:	d030      	beq.n	80059be <__sflush_r+0x92>
 800595c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800595e:	89a3      	ldrh	r3, [r4, #12]
 8005960:	0759      	lsls	r1, r3, #29
 8005962:	d505      	bpl.n	8005970 <__sflush_r+0x44>
 8005964:	6863      	ldr	r3, [r4, #4]
 8005966:	1ad2      	subs	r2, r2, r3
 8005968:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800596a:	b10b      	cbz	r3, 8005970 <__sflush_r+0x44>
 800596c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800596e:	1ad2      	subs	r2, r2, r3
 8005970:	2300      	movs	r3, #0
 8005972:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005974:	6a21      	ldr	r1, [r4, #32]
 8005976:	4628      	mov	r0, r5
 8005978:	47b0      	blx	r6
 800597a:	1c43      	adds	r3, r0, #1
 800597c:	89a3      	ldrh	r3, [r4, #12]
 800597e:	d106      	bne.n	800598e <__sflush_r+0x62>
 8005980:	6829      	ldr	r1, [r5, #0]
 8005982:	291d      	cmp	r1, #29
 8005984:	d82b      	bhi.n	80059de <__sflush_r+0xb2>
 8005986:	4a2a      	ldr	r2, [pc, #168]	@ (8005a30 <__sflush_r+0x104>)
 8005988:	410a      	asrs	r2, r1
 800598a:	07d6      	lsls	r6, r2, #31
 800598c:	d427      	bmi.n	80059de <__sflush_r+0xb2>
 800598e:	2200      	movs	r2, #0
 8005990:	6062      	str	r2, [r4, #4]
 8005992:	04d9      	lsls	r1, r3, #19
 8005994:	6922      	ldr	r2, [r4, #16]
 8005996:	6022      	str	r2, [r4, #0]
 8005998:	d504      	bpl.n	80059a4 <__sflush_r+0x78>
 800599a:	1c42      	adds	r2, r0, #1
 800599c:	d101      	bne.n	80059a2 <__sflush_r+0x76>
 800599e:	682b      	ldr	r3, [r5, #0]
 80059a0:	b903      	cbnz	r3, 80059a4 <__sflush_r+0x78>
 80059a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80059a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059a6:	602f      	str	r7, [r5, #0]
 80059a8:	b1b9      	cbz	r1, 80059da <__sflush_r+0xae>
 80059aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059ae:	4299      	cmp	r1, r3
 80059b0:	d002      	beq.n	80059b8 <__sflush_r+0x8c>
 80059b2:	4628      	mov	r0, r5
 80059b4:	f7ff fbf2 	bl	800519c <_free_r>
 80059b8:	2300      	movs	r3, #0
 80059ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80059bc:	e00d      	b.n	80059da <__sflush_r+0xae>
 80059be:	2301      	movs	r3, #1
 80059c0:	4628      	mov	r0, r5
 80059c2:	47b0      	blx	r6
 80059c4:	4602      	mov	r2, r0
 80059c6:	1c50      	adds	r0, r2, #1
 80059c8:	d1c9      	bne.n	800595e <__sflush_r+0x32>
 80059ca:	682b      	ldr	r3, [r5, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0c6      	beq.n	800595e <__sflush_r+0x32>
 80059d0:	2b1d      	cmp	r3, #29
 80059d2:	d001      	beq.n	80059d8 <__sflush_r+0xac>
 80059d4:	2b16      	cmp	r3, #22
 80059d6:	d11e      	bne.n	8005a16 <__sflush_r+0xea>
 80059d8:	602f      	str	r7, [r5, #0]
 80059da:	2000      	movs	r0, #0
 80059dc:	e022      	b.n	8005a24 <__sflush_r+0xf8>
 80059de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059e2:	b21b      	sxth	r3, r3
 80059e4:	e01b      	b.n	8005a1e <__sflush_r+0xf2>
 80059e6:	690f      	ldr	r7, [r1, #16]
 80059e8:	2f00      	cmp	r7, #0
 80059ea:	d0f6      	beq.n	80059da <__sflush_r+0xae>
 80059ec:	0793      	lsls	r3, r2, #30
 80059ee:	680e      	ldr	r6, [r1, #0]
 80059f0:	bf08      	it	eq
 80059f2:	694b      	ldreq	r3, [r1, #20]
 80059f4:	600f      	str	r7, [r1, #0]
 80059f6:	bf18      	it	ne
 80059f8:	2300      	movne	r3, #0
 80059fa:	eba6 0807 	sub.w	r8, r6, r7
 80059fe:	608b      	str	r3, [r1, #8]
 8005a00:	f1b8 0f00 	cmp.w	r8, #0
 8005a04:	dde9      	ble.n	80059da <__sflush_r+0xae>
 8005a06:	6a21      	ldr	r1, [r4, #32]
 8005a08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005a0a:	4643      	mov	r3, r8
 8005a0c:	463a      	mov	r2, r7
 8005a0e:	4628      	mov	r0, r5
 8005a10:	47b0      	blx	r6
 8005a12:	2800      	cmp	r0, #0
 8005a14:	dc08      	bgt.n	8005a28 <__sflush_r+0xfc>
 8005a16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a1e:	81a3      	strh	r3, [r4, #12]
 8005a20:	f04f 30ff 	mov.w	r0, #4294967295
 8005a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a28:	4407      	add	r7, r0
 8005a2a:	eba8 0800 	sub.w	r8, r8, r0
 8005a2e:	e7e7      	b.n	8005a00 <__sflush_r+0xd4>
 8005a30:	dfbffffe 	.word	0xdfbffffe

08005a34 <_fflush_r>:
 8005a34:	b538      	push	{r3, r4, r5, lr}
 8005a36:	690b      	ldr	r3, [r1, #16]
 8005a38:	4605      	mov	r5, r0
 8005a3a:	460c      	mov	r4, r1
 8005a3c:	b913      	cbnz	r3, 8005a44 <_fflush_r+0x10>
 8005a3e:	2500      	movs	r5, #0
 8005a40:	4628      	mov	r0, r5
 8005a42:	bd38      	pop	{r3, r4, r5, pc}
 8005a44:	b118      	cbz	r0, 8005a4e <_fflush_r+0x1a>
 8005a46:	6a03      	ldr	r3, [r0, #32]
 8005a48:	b90b      	cbnz	r3, 8005a4e <_fflush_r+0x1a>
 8005a4a:	f7ff fa9f 	bl	8004f8c <__sinit>
 8005a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0f3      	beq.n	8005a3e <_fflush_r+0xa>
 8005a56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005a58:	07d0      	lsls	r0, r2, #31
 8005a5a:	d404      	bmi.n	8005a66 <_fflush_r+0x32>
 8005a5c:	0599      	lsls	r1, r3, #22
 8005a5e:	d402      	bmi.n	8005a66 <_fflush_r+0x32>
 8005a60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a62:	f7ff fb98 	bl	8005196 <__retarget_lock_acquire_recursive>
 8005a66:	4628      	mov	r0, r5
 8005a68:	4621      	mov	r1, r4
 8005a6a:	f7ff ff5f 	bl	800592c <__sflush_r>
 8005a6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a70:	07da      	lsls	r2, r3, #31
 8005a72:	4605      	mov	r5, r0
 8005a74:	d4e4      	bmi.n	8005a40 <_fflush_r+0xc>
 8005a76:	89a3      	ldrh	r3, [r4, #12]
 8005a78:	059b      	lsls	r3, r3, #22
 8005a7a:	d4e1      	bmi.n	8005a40 <_fflush_r+0xc>
 8005a7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005a7e:	f7ff fb8b 	bl	8005198 <__retarget_lock_release_recursive>
 8005a82:	e7dd      	b.n	8005a40 <_fflush_r+0xc>

08005a84 <__swbuf_r>:
 8005a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a86:	460e      	mov	r6, r1
 8005a88:	4614      	mov	r4, r2
 8005a8a:	4605      	mov	r5, r0
 8005a8c:	b118      	cbz	r0, 8005a96 <__swbuf_r+0x12>
 8005a8e:	6a03      	ldr	r3, [r0, #32]
 8005a90:	b90b      	cbnz	r3, 8005a96 <__swbuf_r+0x12>
 8005a92:	f7ff fa7b 	bl	8004f8c <__sinit>
 8005a96:	69a3      	ldr	r3, [r4, #24]
 8005a98:	60a3      	str	r3, [r4, #8]
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	071a      	lsls	r2, r3, #28
 8005a9e:	d501      	bpl.n	8005aa4 <__swbuf_r+0x20>
 8005aa0:	6923      	ldr	r3, [r4, #16]
 8005aa2:	b943      	cbnz	r3, 8005ab6 <__swbuf_r+0x32>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	f000 f82a 	bl	8005b00 <__swsetup_r>
 8005aac:	b118      	cbz	r0, 8005ab6 <__swbuf_r+0x32>
 8005aae:	f04f 37ff 	mov.w	r7, #4294967295
 8005ab2:	4638      	mov	r0, r7
 8005ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab6:	6823      	ldr	r3, [r4, #0]
 8005ab8:	6922      	ldr	r2, [r4, #16]
 8005aba:	1a98      	subs	r0, r3, r2
 8005abc:	6963      	ldr	r3, [r4, #20]
 8005abe:	b2f6      	uxtb	r6, r6
 8005ac0:	4283      	cmp	r3, r0
 8005ac2:	4637      	mov	r7, r6
 8005ac4:	dc05      	bgt.n	8005ad2 <__swbuf_r+0x4e>
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f7ff ffb3 	bl	8005a34 <_fflush_r>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d1ed      	bne.n	8005aae <__swbuf_r+0x2a>
 8005ad2:	68a3      	ldr	r3, [r4, #8]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	60a3      	str	r3, [r4, #8]
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	6022      	str	r2, [r4, #0]
 8005ade:	701e      	strb	r6, [r3, #0]
 8005ae0:	6962      	ldr	r2, [r4, #20]
 8005ae2:	1c43      	adds	r3, r0, #1
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d004      	beq.n	8005af2 <__swbuf_r+0x6e>
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	07db      	lsls	r3, r3, #31
 8005aec:	d5e1      	bpl.n	8005ab2 <__swbuf_r+0x2e>
 8005aee:	2e0a      	cmp	r6, #10
 8005af0:	d1df      	bne.n	8005ab2 <__swbuf_r+0x2e>
 8005af2:	4621      	mov	r1, r4
 8005af4:	4628      	mov	r0, r5
 8005af6:	f7ff ff9d 	bl	8005a34 <_fflush_r>
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d0d9      	beq.n	8005ab2 <__swbuf_r+0x2e>
 8005afe:	e7d6      	b.n	8005aae <__swbuf_r+0x2a>

08005b00 <__swsetup_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4b29      	ldr	r3, [pc, #164]	@ (8005ba8 <__swsetup_r+0xa8>)
 8005b04:	4605      	mov	r5, r0
 8005b06:	6818      	ldr	r0, [r3, #0]
 8005b08:	460c      	mov	r4, r1
 8005b0a:	b118      	cbz	r0, 8005b14 <__swsetup_r+0x14>
 8005b0c:	6a03      	ldr	r3, [r0, #32]
 8005b0e:	b90b      	cbnz	r3, 8005b14 <__swsetup_r+0x14>
 8005b10:	f7ff fa3c 	bl	8004f8c <__sinit>
 8005b14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b18:	0719      	lsls	r1, r3, #28
 8005b1a:	d422      	bmi.n	8005b62 <__swsetup_r+0x62>
 8005b1c:	06da      	lsls	r2, r3, #27
 8005b1e:	d407      	bmi.n	8005b30 <__swsetup_r+0x30>
 8005b20:	2209      	movs	r2, #9
 8005b22:	602a      	str	r2, [r5, #0]
 8005b24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2e:	e033      	b.n	8005b98 <__swsetup_r+0x98>
 8005b30:	0758      	lsls	r0, r3, #29
 8005b32:	d512      	bpl.n	8005b5a <__swsetup_r+0x5a>
 8005b34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b36:	b141      	cbz	r1, 8005b4a <__swsetup_r+0x4a>
 8005b38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b3c:	4299      	cmp	r1, r3
 8005b3e:	d002      	beq.n	8005b46 <__swsetup_r+0x46>
 8005b40:	4628      	mov	r0, r5
 8005b42:	f7ff fb2b 	bl	800519c <_free_r>
 8005b46:	2300      	movs	r3, #0
 8005b48:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b50:	81a3      	strh	r3, [r4, #12]
 8005b52:	2300      	movs	r3, #0
 8005b54:	6063      	str	r3, [r4, #4]
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	6023      	str	r3, [r4, #0]
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	f043 0308 	orr.w	r3, r3, #8
 8005b60:	81a3      	strh	r3, [r4, #12]
 8005b62:	6923      	ldr	r3, [r4, #16]
 8005b64:	b94b      	cbnz	r3, 8005b7a <__swsetup_r+0x7a>
 8005b66:	89a3      	ldrh	r3, [r4, #12]
 8005b68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b70:	d003      	beq.n	8005b7a <__swsetup_r+0x7a>
 8005b72:	4621      	mov	r1, r4
 8005b74:	4628      	mov	r0, r5
 8005b76:	f000 f84f 	bl	8005c18 <__smakebuf_r>
 8005b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b7e:	f013 0201 	ands.w	r2, r3, #1
 8005b82:	d00a      	beq.n	8005b9a <__swsetup_r+0x9a>
 8005b84:	2200      	movs	r2, #0
 8005b86:	60a2      	str	r2, [r4, #8]
 8005b88:	6962      	ldr	r2, [r4, #20]
 8005b8a:	4252      	negs	r2, r2
 8005b8c:	61a2      	str	r2, [r4, #24]
 8005b8e:	6922      	ldr	r2, [r4, #16]
 8005b90:	b942      	cbnz	r2, 8005ba4 <__swsetup_r+0xa4>
 8005b92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b96:	d1c5      	bne.n	8005b24 <__swsetup_r+0x24>
 8005b98:	bd38      	pop	{r3, r4, r5, pc}
 8005b9a:	0799      	lsls	r1, r3, #30
 8005b9c:	bf58      	it	pl
 8005b9e:	6962      	ldrpl	r2, [r4, #20]
 8005ba0:	60a2      	str	r2, [r4, #8]
 8005ba2:	e7f4      	b.n	8005b8e <__swsetup_r+0x8e>
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	e7f7      	b.n	8005b98 <__swsetup_r+0x98>
 8005ba8:	2000002c 	.word	0x2000002c

08005bac <_sbrk_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	4d06      	ldr	r5, [pc, #24]	@ (8005bc8 <_sbrk_r+0x1c>)
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	602b      	str	r3, [r5, #0]
 8005bb8:	f7fb f8c4 	bl	8000d44 <_sbrk>
 8005bbc:	1c43      	adds	r3, r0, #1
 8005bbe:	d102      	bne.n	8005bc6 <_sbrk_r+0x1a>
 8005bc0:	682b      	ldr	r3, [r5, #0]
 8005bc2:	b103      	cbz	r3, 8005bc6 <_sbrk_r+0x1a>
 8005bc4:	6023      	str	r3, [r4, #0]
 8005bc6:	bd38      	pop	{r3, r4, r5, pc}
 8005bc8:	20000394 	.word	0x20000394

08005bcc <__swhatbuf_r>:
 8005bcc:	b570      	push	{r4, r5, r6, lr}
 8005bce:	460c      	mov	r4, r1
 8005bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	b096      	sub	sp, #88	@ 0x58
 8005bd8:	4615      	mov	r5, r2
 8005bda:	461e      	mov	r6, r3
 8005bdc:	da0d      	bge.n	8005bfa <__swhatbuf_r+0x2e>
 8005bde:	89a3      	ldrh	r3, [r4, #12]
 8005be0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005be4:	f04f 0100 	mov.w	r1, #0
 8005be8:	bf14      	ite	ne
 8005bea:	2340      	movne	r3, #64	@ 0x40
 8005bec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	6031      	str	r1, [r6, #0]
 8005bf4:	602b      	str	r3, [r5, #0]
 8005bf6:	b016      	add	sp, #88	@ 0x58
 8005bf8:	bd70      	pop	{r4, r5, r6, pc}
 8005bfa:	466a      	mov	r2, sp
 8005bfc:	f000 f848 	bl	8005c90 <_fstat_r>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	dbec      	blt.n	8005bde <__swhatbuf_r+0x12>
 8005c04:	9901      	ldr	r1, [sp, #4]
 8005c06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c0e:	4259      	negs	r1, r3
 8005c10:	4159      	adcs	r1, r3
 8005c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c16:	e7eb      	b.n	8005bf0 <__swhatbuf_r+0x24>

08005c18 <__smakebuf_r>:
 8005c18:	898b      	ldrh	r3, [r1, #12]
 8005c1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c1c:	079d      	lsls	r5, r3, #30
 8005c1e:	4606      	mov	r6, r0
 8005c20:	460c      	mov	r4, r1
 8005c22:	d507      	bpl.n	8005c34 <__smakebuf_r+0x1c>
 8005c24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	6123      	str	r3, [r4, #16]
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	6163      	str	r3, [r4, #20]
 8005c30:	b003      	add	sp, #12
 8005c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c34:	ab01      	add	r3, sp, #4
 8005c36:	466a      	mov	r2, sp
 8005c38:	f7ff ffc8 	bl	8005bcc <__swhatbuf_r>
 8005c3c:	9f00      	ldr	r7, [sp, #0]
 8005c3e:	4605      	mov	r5, r0
 8005c40:	4639      	mov	r1, r7
 8005c42:	4630      	mov	r0, r6
 8005c44:	f7ff fb16 	bl	8005274 <_malloc_r>
 8005c48:	b948      	cbnz	r0, 8005c5e <__smakebuf_r+0x46>
 8005c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c4e:	059a      	lsls	r2, r3, #22
 8005c50:	d4ee      	bmi.n	8005c30 <__smakebuf_r+0x18>
 8005c52:	f023 0303 	bic.w	r3, r3, #3
 8005c56:	f043 0302 	orr.w	r3, r3, #2
 8005c5a:	81a3      	strh	r3, [r4, #12]
 8005c5c:	e7e2      	b.n	8005c24 <__smakebuf_r+0xc>
 8005c5e:	89a3      	ldrh	r3, [r4, #12]
 8005c60:	6020      	str	r0, [r4, #0]
 8005c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c66:	81a3      	strh	r3, [r4, #12]
 8005c68:	9b01      	ldr	r3, [sp, #4]
 8005c6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005c6e:	b15b      	cbz	r3, 8005c88 <__smakebuf_r+0x70>
 8005c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c74:	4630      	mov	r0, r6
 8005c76:	f000 f81d 	bl	8005cb4 <_isatty_r>
 8005c7a:	b128      	cbz	r0, 8005c88 <__smakebuf_r+0x70>
 8005c7c:	89a3      	ldrh	r3, [r4, #12]
 8005c7e:	f023 0303 	bic.w	r3, r3, #3
 8005c82:	f043 0301 	orr.w	r3, r3, #1
 8005c86:	81a3      	strh	r3, [r4, #12]
 8005c88:	89a3      	ldrh	r3, [r4, #12]
 8005c8a:	431d      	orrs	r5, r3
 8005c8c:	81a5      	strh	r5, [r4, #12]
 8005c8e:	e7cf      	b.n	8005c30 <__smakebuf_r+0x18>

08005c90 <_fstat_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	4d07      	ldr	r5, [pc, #28]	@ (8005cb0 <_fstat_r+0x20>)
 8005c94:	2300      	movs	r3, #0
 8005c96:	4604      	mov	r4, r0
 8005c98:	4608      	mov	r0, r1
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	602b      	str	r3, [r5, #0]
 8005c9e:	f7fb f828 	bl	8000cf2 <_fstat>
 8005ca2:	1c43      	adds	r3, r0, #1
 8005ca4:	d102      	bne.n	8005cac <_fstat_r+0x1c>
 8005ca6:	682b      	ldr	r3, [r5, #0]
 8005ca8:	b103      	cbz	r3, 8005cac <_fstat_r+0x1c>
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	bd38      	pop	{r3, r4, r5, pc}
 8005cae:	bf00      	nop
 8005cb0:	20000394 	.word	0x20000394

08005cb4 <_isatty_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4d06      	ldr	r5, [pc, #24]	@ (8005cd0 <_isatty_r+0x1c>)
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	602b      	str	r3, [r5, #0]
 8005cc0:	f7fb f827 	bl	8000d12 <_isatty>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_isatty_r+0x1a>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_isatty_r+0x1a>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	20000394 	.word	0x20000394

08005cd4 <_init>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	bf00      	nop
 8005cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cda:	bc08      	pop	{r3}
 8005cdc:	469e      	mov	lr, r3
 8005cde:	4770      	bx	lr

08005ce0 <_fini>:
 8005ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce2:	bf00      	nop
 8005ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce6:	bc08      	pop	{r3}
 8005ce8:	469e      	mov	lr, r3
 8005cea:	4770      	bx	lr
