{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700058408338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700058408339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 15:26:48 2023 " "Processing started: Wed Nov 15 15:26:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700058408339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700058408339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distributeur -c distributeur " "Command: quartus_map --read_settings_files=on --write_settings_files=off distributeur -c distributeur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700058408340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700058409062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion-arch " "Found design unit 1: gestion-arch" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion " "Found entity 1: gestion" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distributionautoproduit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distributionautoproduit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DistributionAutoProduit-arch " "Found design unit 1: DistributionAutoProduit-arch" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""} { "Info" "ISGN_ENTITY_NAME" "1 DistributionAutoProduit " "Found entity 1: DistributionAutoProduit" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distribution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distribution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distribution-arch " "Found design unit 1: distribution-arch" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410233 ""} { "Info" "ISGN_ENTITY_NAME" "1 distribution " "Found entity 1: distribution" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disponibilite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disponibilite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disponibilite-arch " "Found design unit 1: Disponibilite-arch" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disponibilite " "Found entity 1: Disponibilite" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distributeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distributeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distributeur-arch " "Found design unit 1: distributeur-arch" {  } { { "distributeur.vhd" "" { Text "C:/integration/distributeur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""} { "Info" "ISGN_ENTITY_NAME" "1 distributeur " "Found entity 1: distributeur" {  } { { "distributeur.vhd" "" { Text "C:/integration/distributeur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arch " "Found design unit 1: test-arch" {  } { { "testbench.vhd" "" { Text "C:/integration/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410264 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "testbench.vhd" "" { Text "C:/integration/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700058410264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700058410264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "distributeur " "Elaborating entity \"distributeur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700058410343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DistributionAutoProduit DistributionAutoProduit:bloc1 " "Elaborating entity \"DistributionAutoProduit\" for hierarchy \"DistributionAutoProduit:bloc1\"" {  } { { "distributeur.vhd" "bloc1" { Text "C:/integration/distributeur.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700058410390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disponibilite Disponibilite:bloc2 " "Elaborating entity \"Disponibilite\" for hierarchy \"Disponibilite:bloc2\"" {  } { { "distributeur.vhd" "bloc2" { Text "C:/integration/distributeur.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700058410410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_dispo Disponibilite.vhd(22) " "VHDL Process Statement warning at Disponibilite.vhd(22): signal \"M_dispo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700058410429 "|distributeur|Disponibilite:bloc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion gestion:bloc3 " "Elaborating entity \"gestion\" for hierarchy \"gestion:bloc3\"" {  } { { "distributeur.vhd" "bloc3" { Text "C:/integration/distributeur.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700058410431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dispo gestion.vhd(20) " "VHDL Process Statement warning at gestion.vhd(20): signal \"dispo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700058410436 "|distributeur|gestion:bloc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distribution distribution:bloc4 " "Elaborating entity \"distribution\" for hierarchy \"distribution:bloc4\"" {  } { { "distributeur.vhd" "bloc4" { Text "C:/integration/distributeur.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700058410436 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etat_futur distribution.vhd(34) " "VHDL Process Statement warning at distribution.vhd(34): inferring latch(es) for signal or variable \"etat_futur\", which holds its previous value in one or more paths through the process" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.terminer distribution.vhd(34) " "Inferred latch for \"etat_futur.terminer\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP4 distribution.vhd(34) " "Inferred latch for \"etat_futur.DP4\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP3 distribution.vhd(34) " "Inferred latch for \"etat_futur.DP3\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP2 distribution.vhd(34) " "Inferred latch for \"etat_futur.DP2\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.DP1 distribution.vhd(34) " "Inferred latch for \"etat_futur.DP1\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat_futur.debut distribution.vhd(34) " "Inferred latch for \"etat_futur.debut\" at distribution.vhd(34)" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700058410452 "|distributeur|distribution:bloc4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distribution:bloc4\|etat_futur.DP1_191 " "Latch distribution:bloc4\|etat_futur.DP1_191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DistributionAutoProduit:bloc1\|p1 " "Ports D and ENA on the latch are fed by the same signal DistributionAutoProduit:bloc1\|p1" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700058411384 ""}  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distribution:bloc4\|etat_futur.DP2_178 " "Latch distribution:bloc4\|etat_futur.DP2_178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DistributionAutoProduit:bloc1\|p1 " "Ports D and ENA on the latch are fed by the same signal DistributionAutoProduit:bloc1\|p1" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700058411384 ""}  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distribution:bloc4\|etat_futur.DP3_165 " "Latch distribution:bloc4\|etat_futur.DP3_165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DistributionAutoProduit:bloc1\|p3 " "Ports D and ENA on the latch are fed by the same signal DistributionAutoProduit:bloc1\|p3" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700058411384 ""}  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distribution:bloc4\|etat_futur.DP4_152 " "Latch distribution:bloc4\|etat_futur.DP4_152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DistributionAutoProduit:bloc1\|p3 " "Ports D and ENA on the latch are fed by the same signal DistributionAutoProduit:bloc1\|p3" {  } { { "DistributionAutoProduit.vhd" "" { Text "C:/integration/DistributionAutoProduit.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700058411384 ""}  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distribution:bloc4\|etat_futur.terminer_139 " "Latch distribution:bloc4\|etat_futur.terminer_139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distribution:bloc4\|etat_present.debut " "Ports D and ENA on the latch are fed by the same signal distribution:bloc4\|etat_present.debut" {  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700058411384 ""}  } { { "distribution.vhd" "" { Text "C:/integration/distribution.vhd" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[8\] Disponibilite:bloc2\|dispo\[8\]~_emulated Disponibilite:bloc2\|dispo\[8\]~1 " "Register \"Disponibilite:bloc2\|dispo\[8\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[8\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[8\]~1\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[7\] Disponibilite:bloc2\|dispo\[7\]~_emulated Disponibilite:bloc2\|dispo\[7\]~5 " "Register \"Disponibilite:bloc2\|dispo\[7\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[7\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[7\]~5\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[6\] Disponibilite:bloc2\|dispo\[6\]~_emulated Disponibilite:bloc2\|dispo\[6\]~9 " "Register \"Disponibilite:bloc2\|dispo\[6\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[6\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[6\]~9\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[5\] Disponibilite:bloc2\|dispo\[5\]~_emulated Disponibilite:bloc2\|dispo\[5\]~13 " "Register \"Disponibilite:bloc2\|dispo\[5\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[5\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[5\]~13\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[4\] Disponibilite:bloc2\|dispo\[4\]~_emulated Disponibilite:bloc2\|dispo\[4\]~17 " "Register \"Disponibilite:bloc2\|dispo\[4\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[4\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[4\]~17\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[3\] Disponibilite:bloc2\|dispo\[3\]~_emulated Disponibilite:bloc2\|dispo\[3\]~21 " "Register \"Disponibilite:bloc2\|dispo\[3\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[3\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[3\]~21\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[2\] Disponibilite:bloc2\|dispo\[2\]~_emulated Disponibilite:bloc2\|dispo\[2\]~25 " "Register \"Disponibilite:bloc2\|dispo\[2\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[2\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[2\]~25\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[0\] Disponibilite:bloc2\|dispo\[0\]~_emulated Disponibilite:bloc2\|dispo\[0\]~29 " "Register \"Disponibilite:bloc2\|dispo\[0\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[0\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[0\]~29\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[1\] Disponibilite:bloc2\|dispo\[1\]~_emulated Disponibilite:bloc2\|dispo\[1\]~33 " "Register \"Disponibilite:bloc2\|dispo\[1\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[1\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[1\]~33\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[11\] Disponibilite:bloc2\|dispo\[11\]~_emulated Disponibilite:bloc2\|dispo\[11\]~37 " "Register \"Disponibilite:bloc2\|dispo\[11\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[11\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[11\]~37\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[10\] Disponibilite:bloc2\|dispo\[10\]~_emulated Disponibilite:bloc2\|dispo\[10\]~41 " "Register \"Disponibilite:bloc2\|dispo\[10\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[10\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[10\]~41\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Disponibilite:bloc2\|dispo\[9\] Disponibilite:bloc2\|dispo\[9\]~_emulated Disponibilite:bloc2\|dispo\[9\]~45 " "Register \"Disponibilite:bloc2\|dispo\[9\]\" is converted into an equivalent circuit using register \"Disponibilite:bloc2\|dispo\[9\]~_emulated\" and latch \"Disponibilite:bloc2\|dispo\[9\]~45\"" {  } { { "Disponibilite.vhd" "" { Text "C:/integration/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|Disponibilite:bloc2|dispo[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[8\] gestion:bloc3\|M_dispo\[8\]~_emulated gestion:bloc3\|M_dispo\[8\]~1 " "Register \"gestion:bloc3\|M_dispo\[8\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[8\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[8\]~1\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[7\] gestion:bloc3\|M_dispo\[7\]~_emulated gestion:bloc3\|M_dispo\[7\]~5 " "Register \"gestion:bloc3\|M_dispo\[7\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[7\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[7\]~5\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[6\] gestion:bloc3\|M_dispo\[6\]~_emulated gestion:bloc3\|M_dispo\[6\]~9 " "Register \"gestion:bloc3\|M_dispo\[6\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[6\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[6\]~9\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[5\] gestion:bloc3\|M_dispo\[5\]~_emulated gestion:bloc3\|M_dispo\[5\]~13 " "Register \"gestion:bloc3\|M_dispo\[5\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[5\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[5\]~13\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[4\] gestion:bloc3\|M_dispo\[4\]~_emulated gestion:bloc3\|M_dispo\[4\]~17 " "Register \"gestion:bloc3\|M_dispo\[4\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[4\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[4\]~17\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[3\] gestion:bloc3\|M_dispo\[3\]~_emulated gestion:bloc3\|M_dispo\[3\]~21 " "Register \"gestion:bloc3\|M_dispo\[3\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[3\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[3\]~21\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[2\] gestion:bloc3\|M_dispo\[2\]~_emulated gestion:bloc3\|M_dispo\[2\]~25 " "Register \"gestion:bloc3\|M_dispo\[2\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[2\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[2\]~25\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[0\] gestion:bloc3\|M_dispo\[0\]~_emulated gestion:bloc3\|M_dispo\[0\]~29 " "Register \"gestion:bloc3\|M_dispo\[0\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[0\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[0\]~29\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[1\] gestion:bloc3\|M_dispo\[1\]~_emulated gestion:bloc3\|M_dispo\[1\]~33 " "Register \"gestion:bloc3\|M_dispo\[1\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[1\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[1\]~33\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[11\] gestion:bloc3\|M_dispo\[11\]~_emulated gestion:bloc3\|M_dispo\[11\]~37 " "Register \"gestion:bloc3\|M_dispo\[11\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[11\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[11\]~37\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[10\] gestion:bloc3\|M_dispo\[10\]~_emulated gestion:bloc3\|M_dispo\[10\]~41 " "Register \"gestion:bloc3\|M_dispo\[10\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[10\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[10\]~41\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestion:bloc3\|M_dispo\[9\] gestion:bloc3\|M_dispo\[9\]~_emulated gestion:bloc3\|M_dispo\[9\]~45 " "Register \"gestion:bloc3\|M_dispo\[9\]\" is converted into an equivalent circuit using register \"gestion:bloc3\|M_dispo\[9\]~_emulated\" and latch \"gestion:bloc3\|M_dispo\[9\]~45\"" {  } { { "gestion.vhd" "" { Text "C:/integration/gestion.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1700058411384 "|distributeur|gestion:bloc3|M_dispo[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1700058411384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700058411673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700058412249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700058412249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700058412515 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700058412515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700058412515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700058412515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700058412562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 15:26:52 2023 " "Processing ended: Wed Nov 15 15:26:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700058412562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700058412562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700058412562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700058412562 ""}
