<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="200000001"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="example_top/Read_Fifo_Out[15]"/>
        <net name="example_top/Read_Fifo_Out[14]"/>
        <net name="example_top/Read_Fifo_Out[13]"/>
        <net name="example_top/Read_Fifo_Out[12]"/>
        <net name="example_top/Read_Fifo_Out[11]"/>
        <net name="example_top/Read_Fifo_Out[10]"/>
        <net name="example_top/Read_Fifo_Out[9]"/>
        <net name="example_top/Read_Fifo_Out[8]"/>
        <net name="example_top/Read_Fifo_Out[7]"/>
        <net name="example_top/Read_Fifo_Out[6]"/>
        <net name="example_top/Read_Fifo_Out[5]"/>
        <net name="example_top/Read_Fifo_Out[4]"/>
        <net name="example_top/Read_Fifo_Out[3]"/>
        <net name="example_top/Read_Fifo_Out[2]"/>
        <net name="example_top/Read_Fifo_Out[1]"/>
        <net name="example_top/Read_Fifo_Out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="200000001"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="29"/>
      </probeOptions>
      <nets>
        <net name="example_top/app_addr[28]"/>
        <net name="example_top/app_addr[27]"/>
        <net name="example_top/app_addr[26]"/>
        <net name="example_top/app_addr[25]"/>
        <net name="example_top/app_addr[24]"/>
        <net name="example_top/app_addr[23]"/>
        <net name="example_top/app_addr[22]"/>
        <net name="example_top/app_addr[21]"/>
        <net name="example_top/app_addr[20]"/>
        <net name="example_top/app_addr[19]"/>
        <net name="example_top/app_addr[18]"/>
        <net name="example_top/app_addr[17]"/>
        <net name="example_top/app_addr[16]"/>
        <net name="example_top/app_addr[15]"/>
        <net name="example_top/app_addr[14]"/>
        <net name="example_top/app_addr[13]"/>
        <net name="example_top/app_addr[12]"/>
        <net name="example_top/app_addr[11]"/>
        <net name="example_top/app_addr[10]"/>
        <net name="example_top/app_addr[9]"/>
        <net name="example_top/app_addr[8]"/>
        <net name="example_top/app_addr[7]"/>
        <net name="example_top/app_addr[6]"/>
        <net name="example_top/app_addr[5]"/>
        <net name="example_top/app_addr[4]"/>
        <net name="example_top/app_addr[3]"/>
        <net name="example_top/app_addr[2]"/>
        <net name="example_top/app_addr[1]"/>
        <net name="example_top/app_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="200000001"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="example_top/state[3]"/>
        <net name="example_top/state[2]"/>
        <net name="example_top/state[1]"/>
        <net name="example_top/state[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
