[thd=1] : (nn_cuda.1.sm_52.ptx:29 - ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];)
Output Registers:
      %rd1   .b64 0xc0000000
Register File Contents:
      %rd1   .b64 0xc0000000
[thd=1] : (nn_cuda.1.sm_52.ptx:30 - ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];)
Output Registers:
      %rd2   .b64 0xc0053900
Register File Contents:
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
[thd=1] : (nn_cuda.1.sm_52.ptx:31 - ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];)
Output Registers:
       %r2   .b32 0x0000a70c
Register File Contents:
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:32 - ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];)
Output Registers:
       %f1   .f32 30.000000000000000 [0x41f00000]
Register File Contents:
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:33 - ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];)
Output Registers:
       %f2   .f32 90.000000000000000 [0x42b40000]
Register File Contents:
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:34 - mov.u32 %r3, %ctaid.y;)
Output Registers:
       %r3   .b32 0x00000000
Register File Contents:
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:35 - mov.u32 %r4, %nctaid.x;)
Output Registers:
       %r4   .b32 0x000000a8
Register File Contents:
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:36 - mov.u32 %r5, %ctaid.x;)
Output Registers:
       %r5   .b32 0x00000000
Register File Contents:
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:37 - mad.lo.s32 %r6, %r4, %r3, %r5;)
Output Registers:
       %r6   .b32 0x00000000
Input Registers:
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
       %r3   .b32 0x00000000
Register File Contents:
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:38 - mov.u32 %r7, %ntid.x;)
Output Registers:
       %r7   .b32 0x00000100
Register File Contents:
       %r7   .b32 0x00000100
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:39 - mov.u32 %r8, %tid.x;)
Output Registers:
       %r8   .b32 0x00000000
Register File Contents:
       %r7   .b32 0x00000100
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:40 - mad.lo.s32 %r1, %r6, %r7, %r8;)
Output Registers:
       %r1   .b32 0x00000000
Input Registers:
       %r8   .b32 0x00000000
       %r7   .b32 0x00000100
       %r6   .b32 0x00000000
Register File Contents:
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:41 - setp.ge.s32 %p1, %r1, %r2;)
Output Registers:
       %p1   .pred 1
Input Registers:
       %r2   .b32 0x0000a70c
       %r1   .b32 0x00000000
Register File Contents:
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %p1   .pred 1
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:42 - @%p1 bra $L__BB0_2;)
Input Registers:
       %p1   .pred 1
Register File Contents:
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %p1   .pred 1
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:44 - cvta.to.global.u64 %rd3, %rd2;)
Output Registers:
      %rd3   .b64 0xc0053900
Input Registers:
      %rd2   .b64 0xc0053900
Register File Contents:
      %rd3   .b64 0xc0053900
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %p1   .pred 1
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:45 - mul.wide.s32 %rd4, %r1, 4;)
Output Registers:
      %rd4   .b64 0x0
Input Registers:
       %r1   .b32 0x00000000
Register File Contents:
      %rd4   .b64 0x0
      %rd3   .b64 0xc0053900
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %p1   .pred 1
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:46 - add.s64 %rd5, %rd3, %rd4;)
Output Registers:
      %rd5   .b64 0xc0053900
Input Registers:
      %rd4   .b64 0x0
      %rd3   .b64 0xc0053900
Register File Contents:
      %rd5   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd3   .b64 0xc0053900
       %r1   .b32 0x00000000
       %r7   .b32 0x00000100
       %p1   .pred 1
       %r6   .b32 0x00000000
       %r5   .b32 0x00000000
       %r4   .b32 0x000000a8
      %rd2   .b64 0xc0053900
      %rd1   .b64 0xc0000000
       %r2   .b32 0x0000a70c
       %r8   .b32 0x00000000
       %f1   .f32 30.000000000000000 [0x41f00000]
       %f2   .f32 90.000000000000000 [0x42b40000]
       %r3   .b32 0x00000000
[thd=1] : (nn_cuda.1.sm_52.ptx:47 - cvta.to.global.u64 %rd6, %rd1;)
Output Registers:
      %rd6   .b64 0xc0000000
Input Registers:
      %rd1   .b64 0xc0000000
Register File Contents:
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:48 - mul.wide.s32 %rd7, %r1, 8;)
Output Registers:
      %rd7   .b64 0x0
Input Registers:
       %r1   .b32 0x00000000
Register File Contents:
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:49 - add.s64 %rd8, %rd6, %rd7;)
Output Registers:
      %rd8   .b64 0xc0000000
Input Registers:
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
Register File Contents:
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:50 - ld.global.f32 %f3, [%rd8];)
Output Registers:
       %f3   .f32 66.500000000000000 [0x42850000]
Input Registers:
      %rd8   .b64 0xc0000000
Register File Contents:
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:51 - sub.f32 %f4, %f1, %f3;)
Output Registers:
       %f4   .f32 -36.500000000000000 [0xc2120000]
Input Registers:
       %f3   .f32 66.500000000000000 [0x42850000]
       %f1   .f32 30.000000000000000 [0x41f00000]
Register File Contents:
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:52 - ld.global.f32 %f5, [%rd8+4];)
Output Registers:
       %f5   .f32 79.199996948242188 [0x429e6666]
Input Registers:
      %rd8   .b64 0xc0000000
Register File Contents:
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:53 - sub.f32 %f6, %f2, %f5;)
Output Registers:
       %f6   .f32 10.800003051757812 [0x412cccd0]
Input Registers:
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f2   .f32 90.000000000000000 [0x42b40000]
Register File Contents:
       %f6   .f32 10.800003051757812 [0x412cccd0]
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:54 - mul.f32 %f7, %f6, %f6;)
Output Registers:
       %f7   .f32 116.640068054199219 [0x42e947b7]
Input Registers:
       %f6   .f32 10.800003051757812 [0x412cccd0]
Register File Contents:
       %f7   .f32 116.640068054199219 [0x42e947b7]
       %f6   .f32 10.800003051757812 [0x412cccd0]
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:55 - fma.rn.f32 %f8, %f4, %f4, %f7;)
Output Registers:
       %f8   .f32 1448.890014648437500 [0x44b51c7b]
Input Registers:
       %f7   .f32 116.640068054199219 [0x42e947b7]
       %f4   .f32 -36.500000000000000 [0xc2120000]
Register File Contents:
       %f8   .f32 1448.890014648437500 [0x44b51c7b]
       %f7   .f32 116.640068054199219 [0x42e947b7]
       %f6   .f32 10.800003051757812 [0x412cccd0]
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:56 - sqrt.rn.f32 %f9, %f8;)
Output Registers:
       %f9   .f32 38.064289093017578 [0x421841d5]
Input Registers:
       %f8   .f32 1448.890014648437500 [0x44b51c7b]
Register File Contents:
       %f9   .f32 38.064289093017578 [0x421841d5]
       %f8   .f32 1448.890014648437500 [0x44b51c7b]
       %f7   .f32 116.640068054199219 [0x42e947b7]
       %f6   .f32 10.800003051757812 [0x412cccd0]
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:57 - st.global.f32 [%rd5], %f9;)
Input Registers:
       %f9   .f32 38.064289093017578 [0x421841d5]
      %rd5   .b64 0xc0053900
Register File Contents:
       %f9   .f32 38.064289093017578 [0x421841d5]
       %f8   .f32 1448.890014648437500 [0x44b51c7b]
       %f7   .f32 116.640068054199219 [0x42e947b7]
       %f6   .f32 10.800003051757812 [0x412cccd0]
       %f5   .f32 79.199996948242188 [0x429e6666]
       %f4   .f32 -36.500000000000000 [0xc2120000]
       %f3   .f32 66.500000000000000 [0x42850000]
      %rd8   .b64 0xc0000000
      %rd7   .b64 0x0
      %rd6   .b64 0xc0000000
       %r3   .b32 0x00000000
       %f2   .f32 90.000000000000000 [0x42b40000]
       %f1   .f32 30.000000000000000 [0x41f00000]
       %r8   .b32 0x00000000
       %r2   .b32 0x0000a70c
      %rd1   .b64 0xc0000000
      %rd2   .b64 0xc0053900
       %r4   .b32 0x000000a8
       %r5   .b32 0x00000000
       %r6   .b32 0x00000000
       %p1   .pred 1
       %r7   .b32 0x00000100
       %r1   .b32 0x00000000
      %rd3   .b64 0xc0053900
      %rd4   .b64 0x0
      %rd5   .b64 0xc0053900
[thd=1] : (nn_cuda.1.sm_52.ptx:60 - ret;)
