\doxysection{arch\+\_\+x86\+\_\+fetch\+\_\+and.\+h}
\hypertarget{arch__x86__fetch__and_8h_source}{}\label{arch__x86__fetch__and_8h_source}\index{runtime/EASTL/include/EASTL/internal/atomic/arch/x86/arch\_x86\_fetch\_and.h@{runtime/EASTL/include/EASTL/internal/atomic/arch/x86/arch\_x86\_fetch\_and.h}}
\mbox{\hyperlink{arch__x86__fetch__and_8h}{浏览该文件的文档.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00002\ \textcolor{comment}{//\ Copyright\ (c)\ Electronic\ Arts\ Inc.\ All\ rights\ reserved.}}
\DoxyCodeLine{00004\ }
\DoxyCodeLine{00005\ }
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#ifndef\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_X86\_FETCH\_AND\_H}}
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#define\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_X86\_FETCH\_AND\_H}}
\DoxyCodeLine{00008\ }
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#if\ defined(EA\_PRAGMA\_ONCE\_SUPPORTED)}}
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\ \ \ \ \#pragma\ once}}
\DoxyCodeLine{00011\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00012\ }
\DoxyCodeLine{00013\ }
\DoxyCodeLine{00015\ \textcolor{comment}{//}}
\DoxyCodeLine{00016\ \textcolor{comment}{//\ void\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_*\_N(type,\ type\ ret,\ type\ *\ ptr,\ type\ val)}}
\DoxyCodeLine{00017\ \textcolor{comment}{//}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#if\ defined(EA\_COMPILER\_MSVC)\ \&\&\ defined(EA\_PROCESSOR\_X86)}}
\DoxyCodeLine{00019\ }
\DoxyCodeLine{00020\ }
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED(ret,\ observed,\ val)\ \(\backslash\)}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ret\ =\ ((observed)\ \&\ (val))}}
\DoxyCodeLine{00023\ }
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_RELAXED\_64(type,\ ret,\ ptr,\ val)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_64\_IMPL(type,\ ret,\ ptr,\ val,\ RELAXED,\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_ACQUIRE\_64(type,\ ret,\ ptr,\ val)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_64\_IMPL(type,\ ret,\ ptr,\ val,\ ACQUIRE,\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_RELEASE\_64(type,\ ret,\ ptr,\ val)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_64\_IMPL(type,\ ret,\ ptr,\ val,\ RELEASE,\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_ACQ\_REL\_64(type,\ ret,\ ptr,\ val)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_64\_IMPL(type,\ ret,\ ptr,\ val,\ ACQ\_REL,\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00044\ }
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_SEQ\_CST\_64(type,\ ret,\ ptr,\ val)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_64\_IMPL(type,\ ret,\ ptr,\ val,\ SEQ\_CST,\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ }
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ }
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#if\ ((defined(\_\_clang\_\_)\ ||\ defined(EA\_COMPILER\_GNUC))\ \&\&\ defined(EA\_PROCESSOR\_X86\_64))}}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED(ret,\ observed,\ val)\ \(\backslash\)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ret\ =\ ((observed)\ \&\ (val))}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_RELAXED\_128(type,\ ret,\ ptr,\ val)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_128\_IMPL(type,\ ret,\ ptr,\ val,\ RELAXED,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00065\ }
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_ACQUIRE\_128(type,\ ret,\ ptr,\ val)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_128\_IMPL(type,\ ret,\ ptr,\ val,\ ACQUIRE,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_RELEASE\_128(type,\ ret,\ ptr,\ val)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_128\_IMPL(type,\ ret,\ ptr,\ val,\ RELEASE,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00075\ }
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_ACQ\_REL\_128(type,\ ret,\ ptr,\ val)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_128\_IMPL(type,\ ret,\ ptr,\ val,\ ACQ\_REL,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00080\ }
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \ \ \#define\ EASTL\_ARCH\_ATOMIC\_FETCH\_AND\_SEQ\_CST\_128(type,\ ret,\ ptr,\ val)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_OP\_128\_IMPL(type,\ ret,\ ptr,\ val,\ SEQ\_CST,\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_FETCH\_AND\_PRE\_COMPUTE\_DESIRED,\ \(\backslash\)}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EASTL\_ARCH\_ATOMIC\_X86\_NOP\_POST\_COMPUTE\_RET)}}
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ }
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EASTL\_ATOMIC\_INTERNAL\_ARCH\_X86\_FETCH\_AND\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
