\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg Package Reference}
\label{classddr2__phy__alt__mem__phy__iram__addr__pkg}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=220pt]{d9/dc5/classddr2__phy__alt__mem__phy__iram__addr__pkg__coll__graph}
\end{center}
\end{figure}
{\bfseries Package Body $>$$>$ }{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}\\*
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf rrp\+\_\+pll\+\_\+phase\+\_\+mult}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  , \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} \textcolor{vhdlchar}{ }}} {\bf calc\+\_\+iram\+\_\+addresses}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{num\+\_\+ranks\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}\\*
{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+ihi\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+base\+\_\+hdr\+\_\+addresses} {\bfseries  }
\item 
{\bf base\+\_\+hdr} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf safe\+\_\+dummy} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf required\+\_\+addr\+\_\+bits} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 3437} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!calc\+\_\+iram\+\_\+addresses@{calc\+\_\+iram\+\_\+addresses}}
\index{calc\+\_\+iram\+\_\+addresses@{calc\+\_\+iram\+\_\+addresses}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{calc\+\_\+iram\+\_\+addressesdwidth\+\_\+ratio,pll\+\_\+phases,dq\+\_\+pins,num\+\_\+ranks,dqs\+\_\+capture,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} calc\+\_\+iram\+\_\+addresses(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{num\+\_\+ranks}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_ac5d78384c260e3c853ed78ac91f18049}


Definition at line {\bf 3469} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+base\+\_\+hdr\+\_\+addresses}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a7651fcef64901c98c96e11c66eb225c2}


Definition at line {\bf 3448} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp@{iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp}}
\index{iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp@{iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrpdwidth\+\_\+ratio,pll\+\_\+phases,dq\+\_\+pins,dqs\+\_\+capture,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} iram\+\_\+wd\+\_\+for\+\_\+full\+\_\+rrp(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a2f2488f52d7bd6d0292fc80de8d81db2}


Definition at line {\bf 3455} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp@{iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp}}
\index{iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp@{iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrpdwidth\+\_\+ratio,pll\+\_\+phases,dq\+\_\+pins,dqs\+\_\+capture,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} iram\+\_\+wd\+\_\+for\+\_\+one\+\_\+pin\+\_\+rrp(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dq\+\_\+pins}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a3ef6225428946fd494ece5de86cee2c0}


Definition at line {\bf 3462} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!rrp\+\_\+pll\+\_\+phase\+\_\+mult@{rrp\+\_\+pll\+\_\+phase\+\_\+mult}}
\index{rrp\+\_\+pll\+\_\+phase\+\_\+mult@{rrp\+\_\+pll\+\_\+phase\+\_\+mult}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{rrp\+\_\+pll\+\_\+phase\+\_\+multdwidth\+\_\+ratio,dqs\+\_\+capture,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} rrp\+\_\+pll\+\_\+phase\+\_\+mult(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dqs\+\_\+capture}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_aca3af4ad13467cc189243d320f41dc9a}


Definition at line {\bf 3450} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!base\+\_\+hdr@{base\+\_\+hdr}}
\index{base\+\_\+hdr@{base\+\_\+hdr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{base\+\_\+hdr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf base\+\_\+hdr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_ad01ef97ba87bda69666e5538829d086f}


Definition at line {\bf 3442} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!c\+\_\+ihi\+\_\+size@{c\+\_\+ihi\+\_\+size}}
\index{c\+\_\+ihi\+\_\+size@{c\+\_\+ihi\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{c\+\_\+ihi\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ihi\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a292e19c22a2e640073779f7de5db60d2}


Definition at line {\bf 3439} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 3432} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 3434} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!required\+\_\+addr\+\_\+bits@{required\+\_\+addr\+\_\+bits}}
\index{required\+\_\+addr\+\_\+bits@{required\+\_\+addr\+\_\+bits}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{required\+\_\+addr\+\_\+bits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf required\+\_\+addr\+\_\+bits} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a8aec44a2ac3f2a218327550d4a64e1a9}


Definition at line {\bf 3445} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!rrp@{rrp}}
\index{rrp@{rrp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{rrp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_afae82bee77574664dac88ee7199dbb32}


Definition at line {\bf 3443} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!safe\+\_\+dummy@{safe\+\_\+dummy}}
\index{safe\+\_\+dummy@{safe\+\_\+dummy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{safe\+\_\+dummy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf safe\+\_\+dummy} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_aac3b0b576448c741271970e7cdecaa86}


Definition at line {\bf 3444} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 3433} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}!t\+\_\+base\+\_\+hdr\+\_\+addresses@{t\+\_\+base\+\_\+hdr\+\_\+addresses}}
\index{t\+\_\+base\+\_\+hdr\+\_\+addresses@{t\+\_\+base\+\_\+hdr\+\_\+addresses}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+iram\+\_\+addr\+\_\+pkg}}
\paragraph[{t\+\_\+base\+\_\+hdr\+\_\+addresses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+base\+\_\+hdr\+\_\+addresses} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__iram__addr__pkg_a7e4c2660df3211f4ef5d508103cc5534}


Definition at line {\bf 3441} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
