--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml nx3_top.twx nx3_top.ncd -o nx3_top.twr nx3_top.pcf

Design file:              nx3_top.ncd
Physical constraint file: nx3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches<0> |    3.678(R)|      SLOW  |   -1.339(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    3.289(R)|      SLOW  |   -1.108(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    3.095(R)|      SLOW  |   -0.952(R)|      FAST  |clk_BUFGP         |   0.000|
switches<3> |    3.362(R)|      SLOW  |   -1.266(R)|      FAST  |clk_BUFGP         |   0.000|
switches<6> |    4.650(R)|      SLOW  |   -1.763(R)|      FAST  |clk_BUFGP         |   0.000|
switches<7> |   10.494(R)|      SLOW  |   -1.360(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |        13.281(R)|      SLOW  |         4.860(R)|      FAST  |clk_BUFGP         |   0.000|
digit<1>    |        13.732(R)|      SLOW  |         4.997(R)|      FAST  |clk_BUFGP         |   0.000|
digit<2>    |        12.705(R)|      SLOW  |         4.388(R)|      FAST  |clk_BUFGP         |   0.000|
digit<3>    |        13.296(R)|      SLOW  |         4.703(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |        13.856(R)|      SLOW  |         6.459(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |        13.495(R)|      SLOW  |         6.245(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |        13.699(R)|      SLOW  |         6.353(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |        13.701(R)|      SLOW  |         6.365(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |        13.226(R)|      SLOW  |         6.037(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |        13.072(R)|      SLOW  |         5.964(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |        13.092(R)|      SLOW  |         5.989(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |        13.100(R)|      SLOW  |         5.992(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0> |        17.574(R)|      SLOW  |         6.041(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        17.955(R)|      SLOW  |         6.083(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        18.561(R)|      SLOW  |         6.016(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        18.265(R)|      SLOW  |         5.990(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        18.461(R)|      SLOW  |         6.083(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        18.444(R)|      SLOW  |         6.180(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        18.841(R)|      SLOW  |         6.237(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.031|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |segments<0>    |   15.210|
switches<0>    |segments<1>    |   15.061|
switches<0>    |segments<2>    |   14.706|
switches<0>    |segments<3>    |   15.066|
switches<0>    |segments<4>    |   15.062|
switches<0>    |segments<5>    |   14.848|
switches<0>    |segments<6>    |   15.397|
switches<1>    |segments<0>    |   14.935|
switches<1>    |segments<1>    |   15.914|
switches<1>    |segments<2>    |   16.520|
switches<1>    |segments<3>    |   16.224|
switches<1>    |segments<4>    |   16.420|
switches<1>    |segments<5>    |   16.403|
switches<1>    |segments<6>    |   16.800|
switches<2>    |segments<0>    |   14.701|
switches<2>    |segments<1>    |   15.657|
switches<2>    |segments<2>    |   16.263|
switches<2>    |segments<3>    |   15.967|
switches<2>    |segments<4>    |   16.163|
switches<2>    |segments<5>    |   16.146|
switches<2>    |segments<6>    |   16.543|
switches<3>    |segments<0>    |   15.285|
switches<3>    |segments<1>    |   15.873|
switches<3>    |segments<2>    |   16.479|
switches<3>    |segments<3>    |   16.183|
switches<3>    |segments<4>    |   16.379|
switches<3>    |segments<5>    |   16.362|
switches<3>    |segments<6>    |   16.759|
switches<7>    |digit<0>       |   14.534|
switches<7>    |digit<1>       |   14.777|
switches<7>    |digit<2>       |   14.340|
switches<7>    |digit<3>       |   14.245|
---------------+---------------+---------+


Analysis completed Fri Dec 08 00:06:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



