{"vcs1":{"timestamp_begin":1741871059.899238960, "rt":7.14, "ut":6.80, "st":0.27}}
{"vcselab":{"timestamp_begin":1741871067.120345540, "rt":0.28, "ut":0.16, "st":0.12}}
{"link":{"timestamp_begin":1741871067.466309395, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741871059.581900100}
{"VCS_COMP_START_TIME": 1741871059.581900100}
{"VCS_COMP_END_TIME": 1741871067.827465801}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380496}}
{"vcselab": {"peak_mem": 174728}}
