/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  reg [7:0] celloutsig_0_45z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_3z[1]);
  assign celloutsig_1_12z = ~(in_data[177] & celloutsig_1_2z[1]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_10z = ~(1'h1 & 1'h1);
  assign celloutsig_0_34z = ~(in_data[45] & celloutsig_0_9z);
  assign celloutsig_0_44z = ~celloutsig_0_36z;
  assign celloutsig_0_9z = ~celloutsig_0_3z[3];
  assign celloutsig_0_14z = ~celloutsig_0_5z;
  assign celloutsig_0_18z = ~celloutsig_0_2z;
  assign celloutsig_0_24z = ~celloutsig_0_23z;
  assign celloutsig_0_36z = { celloutsig_0_22z[13:11], celloutsig_0_24z, celloutsig_0_15z } > { celloutsig_0_15z[9:4], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[177:139] > in_data[169:131];
  assign celloutsig_1_1z = { in_data[137:122], celloutsig_1_0z } > { in_data[134:120], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[142], celloutsig_1_2z } > { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[4:1], celloutsig_1_0z, celloutsig_1_5z } > { in_data[100], celloutsig_1_1z, celloutsig_1_6z[3], 3'h7 };
  assign celloutsig_1_18z = { in_data[185:181], celloutsig_1_12z } > celloutsig_1_10z[9:4];
  assign celloutsig_0_1z = in_data[59:52] > in_data[74:67];
  assign celloutsig_0_19z = { celloutsig_0_13z[3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_18z } > { celloutsig_0_12z[2], celloutsig_0_16z[3], celloutsig_0_12z[2], celloutsig_0_16z[1:0] };
  assign celloutsig_0_0z = in_data[46:38] || in_data[14:6];
  assign celloutsig_0_2z = { in_data[77:73], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } || { in_data[9:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_26z[3], celloutsig_0_18z, celloutsig_0_17z } || celloutsig_0_8z[13:11];
  assign celloutsig_0_3z = { in_data[89:85], celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[19:10], celloutsig_0_14z, celloutsig_0_3z, 1'h1 } % { 1'h1, in_data[75:73], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_31z = in_data[20:17] % { 1'h1, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_0_11z = | celloutsig_0_8z[15:11];
  assign celloutsig_0_23z = | { celloutsig_0_15z[17:0], celloutsig_0_16z[3], celloutsig_0_12z[2], celloutsig_0_16z[1:0] };
  assign celloutsig_0_28z = | { celloutsig_0_22z[11:7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_17z = | { celloutsig_0_12z, celloutsig_0_10z, in_data[58:56] };
  assign celloutsig_1_3z = in_data[159:155] - in_data[124:120];
  assign celloutsig_1_10z = { in_data[161:158], celloutsig_1_2z, celloutsig_1_6z[3], 3'h7, celloutsig_1_6z[3], 3'h7, celloutsig_1_5z } - { in_data[178:173], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_15z = in_data[112:107] - { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z[3], 3'h7 };
  assign celloutsig_0_8z = { in_data[42:24], 2'h3, celloutsig_0_0z } - { in_data[55:47], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_12z = { in_data[67:62], celloutsig_0_2z } - { celloutsig_0_3z[5], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, 1'h1, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[161:159] ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z } ~^ { celloutsig_0_10z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_45z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_45z = { celloutsig_0_3z[5:2], celloutsig_0_31z };
  always_latch
    if (clkin_data[96]) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_3z[4:0];
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_19z = celloutsig_1_15z[5:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_22z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_22z = { in_data[23:17], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_26z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_15z[8:1], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_9z };
  assign { celloutsig_0_16z[3], celloutsig_0_16z[1:0] } = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z } ~^ { celloutsig_0_12z[3], celloutsig_0_12z[1:0] };
  assign celloutsig_1_6z[3] = celloutsig_1_2z[0] ~^ celloutsig_1_3z[4];
  assign celloutsig_0_16z[2] = celloutsig_0_12z[2];
  assign celloutsig_1_6z[2:0] = 3'h7;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
