module MemoriaInstrucao(addr, clk, instruction);
input [4:0] addr;
input clk;
output [31:0] instruction;

reg [31:0] Mem [0:31];

initial 
begin
  Mem[5'h0] = 32'h02329824;//and s3 s1 s2
  Mem[5'h1] = 32'h2a51000f;//slti s1 s2 0xf
  Mem[5'h2] = 32'h2e51000f;//sltiu s1 s2 0xf
  Mem[5'h3] = 32'h3251000f;//andi s1 s2 0xf
  Mem[5'h4] = 32'h3651000f;//ori s1 s2 0xf
  Mem[5'h5] = 32'h3c1100ff;//lui s1 0xff
  Mem[5'h6] = 32'hae51000f;//sw s1 0xf(s2)
  Mem[5'h7] = 32'h8e51000f;//lw s1 0xf(s2)
  Mem[5'h8] = 32'h0C00000f;//jal 0xf
end

assign instruction = Mem[addr];

endmodule
