#Please do not modify this file by hand
XmpVersion: 14.7
VerMgmt: 14.7
IntStyle: default
Flow: ise
ModuleSearchPath: /home/david/projects/faultify_github/faultify/hardware/testcases/viterbi/fpga_sim/xpsLibraryPath_viterbi
MHS File: system.mhs
Architecture: virtex6
Device: xc6vlx240t
Package: ff1156
SpeedGrade: -1
UserCmd1: 
UserCmd1Type: 0
UserCmd2: 
UserCmd2Type: 0
GenSimTB: 1
SdkExportBmmBit: 1
SdkExportDir: SDK/SDK_Export
InsertNoPads: 0
WarnForEAArch: 1
HdlLang: VHDL
SimModel: BEHAVIORAL
ExternalMemSim: 0
UcfFile: data/system.ucf
EnableParTimingError: 1
ShowLicenseDialog: 1
BInfo: 
ICacheAddr: DDR3_SDRAM,C_S_AXI_BASEADDR
DCacheAddr: DDR3_SDRAM,C_S_AXI_BASEADDR
Processor: microblaze_0
ElfImp: 
ElfSim: ../../../../../../../../test/newTest/testo/Debug/testo.elf
