*-27.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@200
-Test details
@22
top.tb_feature.test_comp.iterations
top.tb_feature.test_comp.log_level
top.tb_feature.test_comp.error_beh
top.tb_feature.test_comp.loop_ctr
top.tb_feature.test_comp.error_ctr
+{Name of test} top.tb_feature.test_comp.test_name[1:20]
@200
-System and CAN bus
@22
+{Node 1 clock} top.tb_feature.test_comp.p[1].clk_sys
+{Node 2 clock} top.tb_feature.test_comp.p[2].clk_sys
+{Node 1 reset} top.tb_feature.test_comp.p[1].res_n
+{Node 2 reset} top.tb_feature.test_comp.p[2].res_n
+{Timestamp 1} top.tb_feature.test_comp.p[1].timestamp[63:0]
+{Timestamp 2} top.tb_feature.test_comp.p[2].timestamp[63:0]
+{Bus level} top.tb_feature.test_comp.bus_level
+{Inject to bus} top.tb_feature.test_comp.bl_force
+{Value to inject} top.tb_feature.test_comp.bl_inject
@200
-Node 1
@c00200
-Memory bus
@22
top.tb_feature.test_comp.mem_bus[1].clk_sys
top.tb_feature.test_comp.mem_bus[1].data_in[31:0]
top.tb_feature.test_comp.mem_bus[1].data_out[31:0]
top.tb_feature.test_comp.mem_bus[1].address[23:0]
top.tb_feature.test_comp.mem_bus[1].scs
top.tb_feature.test_comp.mem_bus[1].swr
top.tb_feature.test_comp.mem_bus[1].srd
top.tb_feature.test_comp.mem_bus[1].sbe[3:0]
@1401200
-Memory bus
@22
+{CAN_TX} top.tb_feature.test_comp.p[1].can_tx
+{CAN_RX} top.tb_feature.test_comp.p[1].can_rx
+{Interrupt} top.tb_feature.test_comp.p[1].int
+{Transceiver delay} top.tb_feature.test_comp.p[1].tr_del
+{Driving bus} top.tb_feature.test_comp.g_inst[1].can_inst.drv_bus[1023:0]
+{Status bus} top.tb_feature.test_comp.g_inst[1].can_inst.stat_bus[511:0]
@800200
-RX Buffer (1)
@22
+{RX_DATA} top.tb_feature.test_comp.g_inst[1].can_inst.rx_read_buff[31:0]
@24
+{Buffer size} top.tb_feature.test_comp.g_inst[1].can_inst.rx_buf_size[12:0]
@22
+{Full} top.tb_feature.test_comp.g_inst[1].can_inst.rx_full
+{Empty} top.tb_feature.test_comp.g_inst[1].can_inst.rx_empty
@24
+{Frames stored} top.tb_feature.test_comp.g_inst[1].can_inst.rx_message_count[10:0]
+{Free words} top.tb_feature.test_comp.g_inst[1].can_inst.rx_mem_free[12:0]
+{Read pointer} top.tb_feature.test_comp.g_inst[1].can_inst.rx_read_pointer_pos[11:0]
+{Write pointer} top.tb_feature.test_comp.g_inst[1].can_inst.rx_write_pointer_pos[11:0]
+{Store metadata} top.tb_feature.test_comp.g_inst[1].can_inst.rx_store_metadata
+{RX Abort} top.tb_feature.test_comp.g_inst[1].can_inst.rx_abort
+{RX Store data} top.tb_feature.test_comp.g_inst[1].can_inst.rx_store_data_valid
+{RX Store valid} top.tb_feature.test_comp.g_inst[1].can_inst.rec_message_store
+{Data overrun} top.tb_feature.test_comp.g_inst[1].can_inst.rx_data_overrun
@1000200
-RX Buffer (1)
@800200
-TXT Buffers (1)
@22
+{FSM States} top.tb_feature.test_comp.g_inst[1].can_inst.txtb_state[0:3]
@c00200
-HW Commands
@22
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.lock
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.unlock
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.valid
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.err
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.arbl
top.tb_feature.test_comp.g_inst[1].can_inst.txt_hw_cmd.failed
@1401200
-HW Commands
@c00200
-HW Commands
@22
top.tb_feature.test_comp.g_inst[1].can_inst.txt_sw_cmd.set_rdy
top.tb_feature.test_comp.g_inst[1].can_inst.txt_sw_cmd.set_ety
top.tb_feature.test_comp.g_inst[1].can_inst.txt_sw_cmd.set_abt
@1401200
-HW Commands
@1000200
-TXT Buffers (1)
@800200
-Interrupt manager (1)
@22
+{Interrupt vector} top.tb_feature.test_comp.g_inst[1].can_inst.int_vector[11:0]
+{Interrupt enable} top.tb_feature.test_comp.g_inst[1].can_inst.int_ena[11:0]
+{Interrupt mask} top.tb_feature.test_comp.g_inst[1].can_inst.int_mask[11:0]
@1000200
-Interrupt manager (1)
@800200
-Frame to transmit (1)
@22
+{Frame is valid} top.tb_feature.test_comp.g_inst[1].can_inst.tran_frame_valid_out
+{data} top.tb_feature.test_comp.g_inst[1].can_inst.tran_data_out[31:0]
+{DLC} top.tb_feature.test_comp.g_inst[1].can_inst.tran_dlc_out[3:0]
+{RTR} top.tb_feature.test_comp.g_inst[1].can_inst.tran_is_rtr
+{Identifier type} top.tb_feature.test_comp.g_inst[1].can_inst.tran_ident_type_out
+{Frame format} top.tb_feature.test_comp.g_inst[1].can_inst.tran_frame_type_out
+{BRS} top.tb_feature.test_comp.g_inst[1].can_inst.tran_brs_out
@1000200
-Frame to transmit (1)
@800200
-Frame to recieve (1)
@22
+{Frame is valid} top.tb_feature.test_comp.g_inst[1].can_inst.rec_message_valid
+{Data word} top.tb_feature.test_comp.g_inst[1].can_inst.rx_store_data_word[31:0]
+{Store Data word} top.tb_feature.test_comp.g_inst[1].can_inst.rx_store_data
+{identifier} top.tb_feature.test_comp.g_inst[1].can_inst.rec_ident_in[28:0]
+{DLC} top.tb_feature.test_comp.g_inst[1].can_inst.rec_dlc_in[3:0]
+{RTR} top.tb_feature.test_comp.g_inst[1].can_inst.rec_is_rtr
+{Identifier type} top.tb_feature.test_comp.g_inst[1].can_inst.rec_ident_type_in
+{Frame format} top.tb_feature.test_comp.g_inst[1].can_inst.rec_frame_type_in
+{BRS} top.tb_feature.test_comp.g_inst[1].can_inst.rec_brs
+{ESI} top.tb_feature.test_comp.g_inst[1].can_inst.rec_esi
@1000200
-Frame to recieve (1)
@800200
-Message filters
@22
+{Filter A mask} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_a_mask[28:0]
+{Filter A value} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_a_bits[28:0]
+{Filter A control} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_a_ctrl[3:0]
+{Filter A valid} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.int_filter_a_valid
+{Filter Range valid} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.int_filter_ran_valid
+{Filter Range HI Threshold} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_ran_hi_th[28:0]
+{Filter Range LO Threshold} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_ran_lo_th[28:0]
+{Filter Range control} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.drv_filter_ran_ctrl[3:0]
+{Filter out valid} top.tb_feature.test_comp.g_inst[1].can_inst.frame_filters_comp.out_ident_valid
@1000200
-Message filters
@800200
-Prescaler (1)
@1000200
-Prescaler (1)
@800200
-CAN Core (1)
@22
+{Protocol state} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.pc_state
+{Operational state} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.op_state
+{Error state} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.error_state
+{TX error counter} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.tx_counter_out[8:0]
+{RX error counter} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.rx_counter_out[8:0]
+{Bit error} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.bit_error_valid
+{Stuff error} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.stuff_error_valid
+{Ack error} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.ack_error
+{CRC error} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.crc_error
+{Form error} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.form_error
+{Transmittion finished} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.tran_valid
+{Reception finished} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.rec_valid
+{CRC 15} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.crc15[14:0]
+{CRC 17} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.crc17[16:0]
+{CRC 21} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.crc21[20:0]
+{Transmitt trigger} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.tran_trig
+{Recieve trigger} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.rec_trig
+{Insert stuff bit} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.data_halt
+{Bit is destuffed} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.destuffed
+{Stuffing length} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.bs_length[2:0]
+{DeStuffing length} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.bds_length[2:0]
+{Stuffing enabled} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.bs_enable
+{DeStuffing enabled} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.bds_enable
+{Fixed stuff} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.fixed_stuff
+{Fixed de-stuff} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.fixed_destuff
+{Stuff count grey coded} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.stuff_count_grey[2:0]
+{stuff_parity} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.stuff_parity
+{CRC check} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.crc_check
+{Rx parity} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.rx_parity
+{Rx count grey} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.rx_count_grey[2:0]
+{Rx CRC} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.rec_crc_r[20:0]
+{Retransmit limit ena} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.drv_retr_lim_ena
+{Retransmit count} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.retr_count
+{Retransmit limit} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.protocol_control_comp.drv_retr_th[3:0]
+{Stuff counter} top.tb_feature.test_comp.g_inst[1].can_inst.can_core_comp.st_ctr_resolved
@1000200
-CAN Core (1)
@800200
-Bus sampling (1)
@22
+{Measure transceiver delay} top.tb_feature.test_comp.g_inst[1].can_inst.trv_delay_calib
+{Transceiver delay} top.tb_feature.test_comp.g_inst[1].can_inst.bus_sampling_comp.trv_delay[6:0]
@1000200
-Bus sampling (1)
@200
-Node 2
@c00200
-Memory bus
@22
top.tb_feature.test_comp.mem_bus[2].clk_sys
top.tb_feature.test_comp.mem_bus[2].data_in[31:0]
top.tb_feature.test_comp.mem_bus[2].data_out[31:0]
top.tb_feature.test_comp.mem_bus[2].address[23:0]
top.tb_feature.test_comp.mem_bus[2].scs
top.tb_feature.test_comp.mem_bus[2].swr
top.tb_feature.test_comp.mem_bus[2].srd
top.tb_feature.test_comp.mem_bus[2].sbe[3:0]
@1401200
-Memory bus
@22
+{CAN_TX} top.tb_feature.test_comp.p[2].can_tx
+{CAN_RX} top.tb_feature.test_comp.p[2].can_rx
+{Interrupt} top.tb_feature.test_comp.p[2].int
+{Transceiver delay} top.tb_feature.test_comp.p[2].tr_del
+{Driving bus} top.tb_feature.test_comp.g_inst[2].can_inst.drv_bus[1023:0]
+{Status bus} top.tb_feature.test_comp.g_inst[2].can_inst.stat_bus[511:0]
@800200
-RX Buffer (2)
@22
+{RX_DATA} top.tb_feature.test_comp.g_inst[2].can_inst.rx_read_buff[31:0]
@24
+{Buffer size} top.tb_feature.test_comp.g_inst[2].can_inst.rx_buf_size[12:0]
@22
+{Full} top.tb_feature.test_comp.g_inst[2].can_inst.rx_full
+{Empty} top.tb_feature.test_comp.g_inst[2].can_inst.rx_empty
@24
+{Frames stored} top.tb_feature.test_comp.g_inst[2].can_inst.rx_message_count[10:0]
+{Free words} top.tb_feature.test_comp.g_inst[2].can_inst.rx_mem_free[12:0]
+{Read pointer} top.tb_feature.test_comp.g_inst[2].can_inst.rx_read_pointer_pos[11:0]
+{Write pointer} top.tb_feature.test_comp.g_inst[2].can_inst.rx_write_pointer_pos[11:0]
+{Data overrun} top.tb_feature.test_comp.g_inst[2].can_inst.rx_data_overrun
@1000200
-RX Buffer (2)
@800200
-TXT Buffers (1)
@22
+{FSM States} top.tb_feature.test_comp.g_inst[2].can_inst.txtb_state[0:3]
@c00200
-HW Commands
@22
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.lock
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.unlock
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.valid
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.err
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.arbl
top.tb_feature.test_comp.g_inst[2].can_inst.txt_hw_cmd.failed
@1401200
-HW Commands
@c00200
-HW Commands
@22
top.tb_feature.test_comp.g_inst[2].can_inst.txt_sw_cmd.set_rdy
top.tb_feature.test_comp.g_inst[2].can_inst.txt_sw_cmd.set_ety
top.tb_feature.test_comp.g_inst[2].can_inst.txt_sw_cmd.set_abt
@1401200
-HW Commands
@1000200
-TXT Buffers (1)
@800200
-Interrupt manager (2)
@22
+{Interrupt vector} top.tb_feature.test_comp.g_inst[2].can_inst.int_vector[11:0]
+{Interrupt enable} top.tb_feature.test_comp.g_inst[2].can_inst.int_ena[11:0]
+{Interrupt mask} top.tb_feature.test_comp.g_inst[2].can_inst.int_mask[11:0]
@1000200
-Interrupt manager (2)
@800200
-Frame to transmit (2)
@22
+{Frame is valid} top.tb_feature.test_comp.g_inst[2].can_inst.tran_frame_valid_out
+{data} top.tb_feature.test_comp.g_inst[2].can_inst.tran_data_out[31:0]
+{DLC} top.tb_feature.test_comp.g_inst[2].can_inst.tran_dlc_out[3:0]
+{RTR} top.tb_feature.test_comp.g_inst[2].can_inst.tran_is_rtr
+{Identifier type} top.tb_feature.test_comp.g_inst[2].can_inst.tran_ident_type_out
+{Frame format} top.tb_feature.test_comp.g_inst[2].can_inst.tran_frame_type_out
+{BRS} top.tb_feature.test_comp.g_inst[2].can_inst.tran_brs_out
@1000200
-Frame to transmit (2)
@800200
-Frame to recieve (2)
@22
+{Frame is valid} top.tb_feature.test_comp.g_inst[2].can_inst.rec_message_valid
+{Data word} top.tb_feature.test_comp.g_inst[2].can_inst.rx_store_data_word[31:0]
+{Store Data word} top.tb_feature.test_comp.g_inst[2].can_inst.rx_store_data
+{identifier} top.tb_feature.test_comp.g_inst[2].can_inst.rec_ident_in[28:0]
+{DLC} top.tb_feature.test_comp.g_inst[2].can_inst.rec_dlc_in[3:0]
+{RTR} top.tb_feature.test_comp.g_inst[2].can_inst.rec_is_rtr
+{Identifier type} top.tb_feature.test_comp.g_inst[2].can_inst.rec_ident_type_in
+{Frame format} top.tb_feature.test_comp.g_inst[2].can_inst.rec_frame_type_in
+{BRS} top.tb_feature.test_comp.g_inst[2].can_inst.rec_brs
+{ESI} top.tb_feature.test_comp.g_inst[2].can_inst.rec_esi
@1000200
-Frame to recieve (2)
@800200
-Prescaler (2)
@1000200
-Prescaler (2)
@800200
-CAN Core (2)
@22
+{Protocol state} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.pc_state
+{Operational state} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.op_state
+{Error state} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.error_state
+{TX error counter} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.tx_counter_out[8:0]
+{RX error counter} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.rx_counter_out[8:0]
+{Bit error} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.bit_error_valid
+{Stuff error} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.stuff_error_valid
+{Ack error} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.ack_error
+{CRC error} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.crc_error
+{Form error} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.form_error
+{Transmittion finished} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.tran_valid
+{Reception finished} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.rec_valid
+{CRC 15} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.crc15[14:0]
+{CRC 17} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.crc17[16:0]
+{CRC 21} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.crc21[20:0]
+{Transmitt trigger} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.tran_trig
+{Recieve trigger} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.rec_trig
+{Insert stuff bit} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.data_halt
+{Bit is destuffed} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.destuffed
+{Stuffing length} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.bs_length[2:0]
+{DeStuffing length} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.bds_length[2:0]
+{Stuffing enabled} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.bs_enable
+{DeStuffing enabled} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.bds_enable
+{Fixed stuff} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.fixed_stuff
+{Fixed de-stuff} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.fixed_destuff
+{Stuff counter} top.tb_feature.test_comp.g_inst[2].can_inst.can_core_comp.st_ctr_resolved
@1000200
-CAN Core (2)
@800200
-Bus sampling (2)
@22
+{Measure transceiver delay} top.tb_feature.test_comp.g_inst[2].can_inst.trv_delay_calib
+{Transceiver delay} top.tb_feature.test_comp.g_inst[2].can_inst.bus_sampling_comp.trv_delay[6:0]
@1000200
-Bus sampling (2)
