<div id="pfd0" class="pf w0 h0" data-page-no="d0"><div class="pc pcd0 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgd0.png"/><div class="t m0 xf5 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SCGC6 field descriptions</div><div class="t m0 x12c h10 y10f8 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x94 h7 y10f9 ff2 fs4 fc0 sc0 ls0">31</div><div class="t m0 x95 h7 y935 ff2 fs4 fc0 sc0 ls0">DAC0</div><div class="t m0 x83 h7 y10f9 ff2 fs4 fc0 sc0 ls0 ws0">DAC0 Clock Gate Control</div><div class="t m0 x83 h7 y1256 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the DAC0 module.</div><div class="t m0 x83 h7 y1257 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1258 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y8ba ff2 fs4 fc0 sc0 ls0">30</div><div class="t m0 x91 h7 y8bb ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y8ba ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y8bb ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y8bc ff2 fs4 fc0 sc0 ls0">29</div><div class="t m0 x12c h7 y8bd ff2 fs4 fc0 sc0 ls0">RTC</div><div class="t m0 x83 h7 y8bc ff2 fs4 fc0 sc0 ls0 ws0">RTC Access Control</div><div class="t m0 x83 h7 y115a ff2 fs4 fc0 sc0 ls0 ws0">This bit controls software access and interrupts to the RTC module.</div><div class="t m0 x83 h7 y1259 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Access and interrupts disabled</div><div class="t m0 x83 h7 y125a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Access and interrupts enabled</div><div class="t m0 x94 h7 y125b ff2 fs4 fc0 sc0 ls0">28</div><div class="t m0 x91 h7 y125c ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y125b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y125c ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y125d ff2 fs4 fc0 sc0 ls0">27</div><div class="t m0 x95 h7 y125e ff2 fs4 fc0 sc0 ls0">ADC0</div><div class="t m0 x83 h7 y125d ff2 fs4 fc0 sc0 ls0 ws0">ADC0 Clock Gate Control</div><div class="t m0 x83 h7 y125f ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the ADC0 module.</div><div class="t m0 x83 h7 y1260 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1261 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1262 ff2 fs4 fc0 sc0 ls0">26</div><div class="t m0 x95 h7 y1263 ff2 fs4 fc0 sc0 ls0">TPM2</div><div class="t m0 x83 h7 y1262 ff2 fs4 fc0 sc0 ls0 ws0">TPM2 Clock Gate Control</div><div class="t m0 x83 h7 y1264 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the TPM2 module.</div><div class="t m0 x83 h7 y1265 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1266 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1267 ff2 fs4 fc0 sc0 ls0">25</div><div class="t m0 x95 h7 y1268 ff2 fs4 fc0 sc0 ls0">TPM1</div><div class="t m0 x83 h7 y1267 ff2 fs4 fc0 sc0 ls0 ws0">TPM1 Clock Gate Control</div><div class="t m0 x83 h7 y1269 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the TPM1 module.</div><div class="t m0 x83 h7 y126a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y126b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y126c ff2 fs4 fc0 sc0 ls0">24</div><div class="t m0 x95 h7 y126d ff2 fs4 fc0 sc0 ls0">TPM0</div><div class="t m0 x83 h7 y126c ff2 fs4 fc0 sc0 ls0 ws0">TPM0 Clock Gate Control</div><div class="t m0 x83 h7 yd24 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the TPM0 module.</div><div class="t m0 x83 h7 y126e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y126f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x94 h7 y1270 ff2 fs4 fc0 sc0 ls0">23</div><div class="t m0 x8b h7 y1271 ff2 fs4 fc0 sc0 ls0">PIT</div><div class="t m0 x83 h7 y1270 ff2 fs4 fc0 sc0 ls0 ws0">PIT Clock Gate Control</div><div class="t m0 x83 h7 y1272 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the PIT module.</div><div class="t m0 x83 h7 y1273 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y1274 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x95 h7 y1275 ff2 fs4 fc0 sc0 ls0">22â€“16</div><div class="t m0 x91 h7 y1276 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1275 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1276 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x94 h7 y111b ff2 fs4 fc0 sc0 ls0">15</div><div class="t m0 x91 h7 y1277 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y111b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1277 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1b h7 y1278 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">208<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
