

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5'
================================================================
* Date:           Tue May 27 02:55:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.877 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1605676|  1605676|  6.423 ms|  6.423 ms|  1605676|  1605676|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5  |  1605674|  1605674|        45|          2|          1|  802816|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 2, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [cnn.cpp:331]   --->   Operation 48 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [cnn.cpp:329]   --->   Operation 49 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:328]   --->   Operation 51 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln319_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln319"   --->   Operation 53 'read' 'zext_ln319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten14"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln328 = store i5 0, i5 %i1" [cnn.cpp:328]   --->   Operation 55 'store' 'store_ln328' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln329 = store i8 0, i8 %h" [cnn.cpp:329]   --->   Operation 57 'store' 'store_ln329' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln331 = store i8 0, i8 %w" [cnn.cpp:331]   --->   Operation 58 'store' 'store_ln331' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_333_6"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [cnn.cpp:329]   --->   Operation 60 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i20 %indvar_flatten14" [cnn.cpp:328]   --->   Operation 61 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%icmp_ln328 = icmp_eq  i20 %indvar_flatten14_load, i20 802816" [cnn.cpp:328]   --->   Operation 62 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%add_ln328_1 = add i20 %indvar_flatten14_load, i20 1" [cnn.cpp:328]   --->   Operation 63 'add' 'add_ln328_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %for.inc55, void %for.inc58.exitStub" [cnn.cpp:328]   --->   Operation 64 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [cnn.cpp:331]   --->   Operation 65 'load' 'w_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_load = load i8 %h"   --->   Operation 66 'load' 'h_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln329 = icmp_eq  i16 %indvar_flatten_load, i16 50176" [cnn.cpp:329]   --->   Operation 67 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln328 = select i1 %icmp_ln329, i8 0, i8 %h_load" [cnn.cpp:328]   --->   Operation 68 'select' 'select_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.70ns)   --->   "%indvars_iv_next45853 = add i8 %h_load, i8 1"   --->   Operation 69 'add' 'indvars_iv_next45853' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln329_1)   --->   "%select_ln328_1 = select i1 %icmp_ln329, i8 1, i8 %indvars_iv_next45853" [cnn.cpp:328]   --->   Operation 70 'select' 'select_ln328_1' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln328)   --->   "%xor_ln328 = xor i1 %icmp_ln329, i1 1" [cnn.cpp:328]   --->   Operation 71 'xor' 'xor_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%icmp_ln331 = icmp_eq  i8 %w_load, i8 224" [cnn.cpp:331]   --->   Operation 72 'icmp' 'icmp_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln328 = and i1 %icmp_ln331, i1 %xor_ln328" [cnn.cpp:328]   --->   Operation 73 'and' 'and_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.70ns)   --->   "%indvars_iv_next45_dup = add i8 %select_ln328, i8 1" [cnn.cpp:328]   --->   Operation 74 'add' 'indvars_iv_next45_dup' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln329)   --->   "%or_ln329 = or i1 %and_ln328, i1 %icmp_ln329" [cnn.cpp:329]   --->   Operation 75 'or' 'or_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln329 = select i1 %or_ln329, i8 0, i8 %w_load" [cnn.cpp:329]   --->   Operation 76 'select' 'select_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.70ns)   --->   "%indvars_iv_next45_mid1 = add i8 %select_ln328, i8 2" [cnn.cpp:328]   --->   Operation 77 'add' 'indvars_iv_next45_mid1' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln329_1 = select i1 %and_ln328, i8 %indvars_iv_next45_mid1, i8 %select_ln328_1" [cnn.cpp:329]   --->   Operation 78 'select' 'select_ln329_1' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.30ns)   --->   "%select_ln329_2 = select i1 %and_ln328, i8 %indvars_iv_next45_dup, i8 %select_ln328" [cnn.cpp:329]   --->   Operation 79 'select' 'select_ln329_2' <Predicate = (!icmp_ln328)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i8 %select_ln329" [cnn.cpp:331]   --->   Operation 80 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i8 %select_ln329" [cnn.cpp:331]   --->   Operation 81 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln329, i32 2, i32 7" [cnn.cpp:331]   --->   Operation 82 'partselect' 'lshr_ln' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln331_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln329, i32 4, i32 7" [cnn.cpp:331]   --->   Operation 83 'partselect' 'lshr_ln331_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.67ns)   --->   "%switch_ln346 = switch i4 %trunc_ln331, void %arrayidx44726.case.15, i4 0, void %arrayidx44726.case.0, i4 1, void %arrayidx44726.case.1, i4 2, void %arrayidx44726.case.2, i4 3, void %arrayidx44726.case.3, i4 4, void %arrayidx44726.case.4, i4 5, void %arrayidx44726.case.5, i4 6, void %arrayidx44726.case.6, i4 7, void %arrayidx44726.case.7, i4 8, void %arrayidx44726.case.8, i4 9, void %arrayidx44726.case.9, i4 10, void %arrayidx44726.case.10, i4 11, void %arrayidx44726.case.11, i4 12, void %arrayidx44726.case.12, i4 13, void %arrayidx44726.case.13, i4 14, void %arrayidx44726.case.14" [cnn.cpp:346]   --->   Operation 84 'switch' 'switch_ln346' <Predicate = (!icmp_ln328)> <Delay = 0.67>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 85 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 86 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 87 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 12)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 88 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 89 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 10)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 90 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 9)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 91 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 92 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 93 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 94 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 95 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 96 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 3)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 97 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 98 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 99 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 0)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln346 = br void %arrayidx44726.exit" [cnn.cpp:346]   --->   Operation 100 'br' 'br_ln346' <Predicate = (!icmp_ln328 & trunc_ln331 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [cnn.cpp:328]   --->   Operation 101 'load' 'i1_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln328 = add i5 %i1_load, i5 1" [cnn.cpp:328]   --->   Operation 102 'add' 'add_ln328' <Predicate = (!icmp_ln328 & icmp_ln329)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln328_2 = select i1 %icmp_ln329, i5 %add_ln328, i5 %i1_load" [cnn.cpp:328]   --->   Operation 103 'select' 'select_ln328_2' <Predicate = (!icmp_ln328)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_2, i8 %zext_ln319_read" [cnn.cpp:328]   --->   Operation 104 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast1 = zext i13 %tmp_27" [cnn.cpp:328]   --->   Operation 105 'zext' 'p_cast1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.89ns)   --->   "%empty_28 = mul i19 %p_cast1, i19 25" [cnn.cpp:328]   --->   Operation 106 'mul' 'empty_28' <Predicate = (!icmp_ln328)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_29 = trunc i19 %empty_28" [cnn.cpp:328]   --->   Operation 107 'trunc' 'empty_29' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i8 %select_ln329_2" [cnn.cpp:347]   --->   Operation 108 'zext' 'zext_ln347_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.55ns)   --->   "%mul_ln347 = mul i14 %zext_ln347_1, i14 57" [cnn.cpp:347]   --->   Operation 109 'mul' 'mul_ln347' <Predicate = (!icmp_ln328)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln347_2 = zext i8 %select_ln329_1" [cnn.cpp:347]   --->   Operation 110 'zext' 'zext_ln347_2' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.55ns)   --->   "%mul_ln347_1 = mul i14 %zext_ln347_2, i14 57" [cnn.cpp:347]   --->   Operation 111 'mul' 'mul_ln347_1' <Predicate = (!icmp_ln328)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.70ns)   --->   "%empty_57 = add i8 %select_ln329_2, i8 2" [cnn.cpp:329]   --->   Operation 112 'add' 'empty_57' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln347_3 = zext i8 %empty_57" [cnn.cpp:347]   --->   Operation 113 'zext' 'zext_ln347_3' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.55ns)   --->   "%mul_ln347_2 = mul i14 %zext_ln347_3, i14 57" [cnn.cpp:347]   --->   Operation 114 'mul' 'mul_ln347_2' <Predicate = (!icmp_ln328)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.70ns)   --->   "%empty_58 = add i8 %select_ln329_2, i8 3" [cnn.cpp:329]   --->   Operation 115 'add' 'empty_58' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln347_4 = zext i8 %empty_58" [cnn.cpp:347]   --->   Operation 116 'zext' 'zext_ln347_4' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.55ns)   --->   "%mul_ln347_3 = mul i14 %zext_ln347_4, i14 57" [cnn.cpp:347]   --->   Operation 117 'mul' 'mul_ln347_3' <Predicate = (!icmp_ln328)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.70ns)   --->   "%empty_59 = add i8 %select_ln329_2, i8 4" [cnn.cpp:329]   --->   Operation 118 'add' 'empty_59' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln331_2 = add i8 %select_ln329, i8 1" [cnn.cpp:331]   --->   Operation 119 'add' 'add_ln331_2' <Predicate = (!icmp_ln328)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331_2, i32 2, i32 7" [cnn.cpp:347]   --->   Operation 120 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln329 = add i16 %indvar_flatten_load, i16 1" [cnn.cpp:329]   --->   Operation 121 'add' 'add_ln329' <Predicate = (!icmp_ln328 & !icmp_ln329)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.24ns)   --->   "%select_ln329_3 = select i1 %icmp_ln329, i16 1, i16 %add_ln329" [cnn.cpp:329]   --->   Operation 122 'select' 'select_ln329_3' <Predicate = (!icmp_ln328)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln328 = store i20 %add_ln328_1, i20 %indvar_flatten14" [cnn.cpp:328]   --->   Operation 123 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln328 = store i5 %select_ln328_2, i5 %i1" [cnn.cpp:328]   --->   Operation 124 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln329 = store i16 %select_ln329_3, i16 %indvar_flatten" [cnn.cpp:329]   --->   Operation 125 'store' 'store_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln329 = store i8 %select_ln329_2, i8 %h" [cnn.cpp:329]   --->   Operation 126 'store' 'store_ln329' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln331 = store i8 %add_ln331_2, i8 %w" [cnn.cpp:331]   --->   Operation 127 'store' 'store_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.38>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln331 = br void %VITIS_LOOP_333_6" [cnn.cpp:331]   --->   Operation 128 'br' 'br_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_2, i8 0" [cnn.cpp:328]   --->   Operation 129 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i13 %tmp_25" [cnn.cpp:328]   --->   Operation 130 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln328_2, i5 0" [cnn.cpp:328]   --->   Operation 131 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i10 %tmp_26" [cnn.cpp:328]   --->   Operation 132 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.75ns)   --->   "%empty = sub i14 %tmp_25_cast, i14 %tmp_26_cast" [cnn.cpp:328]   --->   Operation 133 'sub' 'empty' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast3 = sext i14 %empty" [cnn.cpp:328]   --->   Operation 134 'sext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_cast10 = zext i19 %empty_28" [cnn.cpp:328]   --->   Operation 135 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%weight_addr_1 = getelementptr i32 %weight, i64 0, i64 %p_cast10" [cnn.cpp:328]   --->   Operation 136 'getelementptr' 'weight_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.79ns)   --->   "%empty_31 = add i17 %empty_29, i17 1" [cnn.cpp:328]   --->   Operation 137 'add' 'empty_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_cast12 = zext i17 %empty_31" [cnn.cpp:328]   --->   Operation 138 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%weight_addr_2 = getelementptr i32 %weight, i64 0, i64 %p_cast12" [cnn.cpp:328]   --->   Operation 139 'getelementptr' 'weight_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.79ns)   --->   "%empty_33 = add i17 %empty_29, i17 3" [cnn.cpp:328]   --->   Operation 140 'add' 'empty_33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_cast14 = zext i17 %empty_33" [cnn.cpp:328]   --->   Operation 141 'zext' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%weight_addr_4 = getelementptr i32 %weight, i64 0, i64 %p_cast14" [cnn.cpp:328]   --->   Operation 142 'getelementptr' 'weight_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.79ns)   --->   "%empty_34 = add i17 %empty_29, i17 4" [cnn.cpp:328]   --->   Operation 143 'add' 'empty_34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast15 = zext i17 %empty_34" [cnn.cpp:328]   --->   Operation 144 'zext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%weight_addr_5 = getelementptr i32 %weight, i64 0, i64 %p_cast15" [cnn.cpp:328]   --->   Operation 145 'getelementptr' 'weight_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.79ns)   --->   "%empty_36 = add i17 %empty_29, i17 6" [cnn.cpp:328]   --->   Operation 146 'add' 'empty_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast17 = zext i17 %empty_36" [cnn.cpp:328]   --->   Operation 147 'zext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%weight_addr_7 = getelementptr i32 %weight, i64 0, i64 %p_cast17" [cnn.cpp:328]   --->   Operation 148 'getelementptr' 'weight_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.79ns)   --->   "%empty_37 = add i17 %empty_29, i17 7" [cnn.cpp:328]   --->   Operation 149 'add' 'empty_37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast18 = zext i17 %empty_37" [cnn.cpp:328]   --->   Operation 150 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%weight_addr_8 = getelementptr i32 %weight, i64 0, i64 %p_cast18" [cnn.cpp:328]   --->   Operation 151 'getelementptr' 'weight_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.79ns)   --->   "%empty_38 = add i17 %empty_29, i17 8" [cnn.cpp:328]   --->   Operation 152 'add' 'empty_38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast19 = zext i17 %empty_38" [cnn.cpp:328]   --->   Operation 153 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%weight_addr_9 = getelementptr i32 %weight, i64 0, i64 %p_cast19" [cnn.cpp:328]   --->   Operation 154 'getelementptr' 'weight_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.79ns)   --->   "%empty_39 = add i17 %empty_29, i17 9" [cnn.cpp:328]   --->   Operation 155 'add' 'empty_39' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast20 = zext i17 %empty_39" [cnn.cpp:328]   --->   Operation 156 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%weight_addr_10 = getelementptr i32 %weight, i64 0, i64 %p_cast20" [cnn.cpp:328]   --->   Operation 157 'getelementptr' 'weight_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.79ns)   --->   "%empty_40 = add i17 %empty_29, i17 10" [cnn.cpp:328]   --->   Operation 158 'add' 'empty_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%p_cast21 = zext i17 %empty_40" [cnn.cpp:328]   --->   Operation 159 'zext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%weight_addr_11 = getelementptr i32 %weight, i64 0, i64 %p_cast21" [cnn.cpp:328]   --->   Operation 160 'getelementptr' 'weight_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.79ns)   --->   "%empty_41 = add i17 %empty_29, i17 11" [cnn.cpp:328]   --->   Operation 161 'add' 'empty_41' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast22 = zext i17 %empty_41" [cnn.cpp:328]   --->   Operation 162 'zext' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%weight_addr_12 = getelementptr i32 %weight, i64 0, i64 %p_cast22" [cnn.cpp:328]   --->   Operation 163 'getelementptr' 'weight_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.79ns)   --->   "%empty_42 = add i17 %empty_29, i17 12" [cnn.cpp:328]   --->   Operation 164 'add' 'empty_42' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast23 = zext i17 %empty_42" [cnn.cpp:328]   --->   Operation 165 'zext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%weight_addr_13 = getelementptr i32 %weight, i64 0, i64 %p_cast23" [cnn.cpp:328]   --->   Operation 166 'getelementptr' 'weight_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.79ns)   --->   "%empty_43 = add i17 %empty_29, i17 13" [cnn.cpp:328]   --->   Operation 167 'add' 'empty_43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast24 = zext i17 %empty_43" [cnn.cpp:328]   --->   Operation 168 'zext' 'p_cast24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%weight_addr_14 = getelementptr i32 %weight, i64 0, i64 %p_cast24" [cnn.cpp:328]   --->   Operation 169 'getelementptr' 'weight_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.79ns)   --->   "%empty_44 = add i17 %empty_29, i17 14" [cnn.cpp:328]   --->   Operation 170 'add' 'empty_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast25 = zext i17 %empty_44" [cnn.cpp:328]   --->   Operation 171 'zext' 'p_cast25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%weight_addr_15 = getelementptr i32 %weight, i64 0, i64 %p_cast25" [cnn.cpp:328]   --->   Operation 172 'getelementptr' 'weight_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:328]   --->   Operation 173 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 174 [2/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:328]   --->   Operation 174 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 175 [2/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:328]   --->   Operation 175 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 176 [2/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:328]   --->   Operation 176 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 177 [2/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:328]   --->   Operation 177 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 178 [2/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:328]   --->   Operation 178 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 179 [2/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:328]   --->   Operation 179 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 180 [2/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:328]   --->   Operation 180 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 181 [2/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:328]   --->   Operation 181 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 182 [2/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:328]   --->   Operation 182 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 183 [2/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:328]   --->   Operation 183 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 184 [2/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:328]   --->   Operation 184 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 185 [2/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:328]   --->   Operation 185 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i8 %select_ln329_2" [cnn.cpp:347]   --->   Operation 186 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.76ns)   --->   "%empty_54 = add i15 %p_cast3, i15 %zext_ln347" [cnn.cpp:328]   --->   Operation 187 'add' 'empty_54' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%empty_55 = trunc i15 %empty_54" [cnn.cpp:328]   --->   Operation 188 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %empty_55, i4 0" [cnn.cpp:328]   --->   Operation 189 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %empty_54, i1 0" [cnn.cpp:328]   --->   Operation 190 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_56 = sub i16 %tmp_28, i16 %tmp_29" [cnn.cpp:328]   --->   Operation 191 'sub' 'empty_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln347_5 = zext i8 %empty_59" [cnn.cpp:347]   --->   Operation 192 'zext' 'zext_ln347_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (1.55ns)   --->   "%mul_ln347_4 = mul i14 %zext_ln347_5, i14 57" [cnn.cpp:347]   --->   Operation 193 'mul' 'mul_ln347_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.70ns)   --->   "%add_ln331 = add i8 %select_ln329, i8 3" [cnn.cpp:331]   --->   Operation 194 'add' 'add_ln331' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln331_1 = add i8 %select_ln329, i8 2" [cnn.cpp:331]   --->   Operation 195 'add' 'add_ln331_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln347_6 = zext i6 %lshr_ln" [cnn.cpp:347]   --->   Operation 196 'zext' 'zext_ln347_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.76ns)   --->   "%add_ln347_1 = add i14 %mul_ln347, i14 %zext_ln347_6" [cnn.cpp:347]   --->   Operation 197 'add' 'add_ln347_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln347_7 = zext i14 %add_ln347_1" [cnn.cpp:347]   --->   Operation 198 'zext' 'zext_ln347_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_7" [cnn.cpp:347]   --->   Operation 199 'getelementptr' 'input_0_addr' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.76ns)   --->   "%add_ln347_2 = add i14 %mul_ln347_1, i14 %zext_ln347_6" [cnn.cpp:347]   --->   Operation 200 'add' 'add_ln347_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln347_8 = zext i14 %add_ln347_2" [cnn.cpp:347]   --->   Operation 201 'zext' 'zext_ln347_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_8" [cnn.cpp:347]   --->   Operation 202 'getelementptr' 'input_0_addr_5' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.76ns)   --->   "%add_ln347_3 = add i14 %mul_ln347_2, i14 %zext_ln347_6" [cnn.cpp:347]   --->   Operation 203 'add' 'add_ln347_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln347_9 = zext i14 %add_ln347_3" [cnn.cpp:347]   --->   Operation 204 'zext' 'zext_ln347_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_9" [cnn.cpp:347]   --->   Operation 205 'getelementptr' 'input_0_addr_10' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln347_4 = add i14 %mul_ln347_3, i14 %zext_ln347_6" [cnn.cpp:347]   --->   Operation 206 'add' 'add_ln347_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln347_10 = zext i14 %add_ln347_4" [cnn.cpp:347]   --->   Operation 207 'zext' 'zext_ln347_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_10" [cnn.cpp:347]   --->   Operation 208 'getelementptr' 'input_0_addr_15' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.76ns)   --->   "%add_ln347_5 = add i14 %mul_ln347_4, i14 %zext_ln347_6" [cnn.cpp:347]   --->   Operation 209 'add' 'add_ln347_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_7" [cnn.cpp:347]   --->   Operation 210 'getelementptr' 'input_1_addr' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_8" [cnn.cpp:347]   --->   Operation 211 'getelementptr' 'input_1_addr_5' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%input_1_addr_10 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_9" [cnn.cpp:347]   --->   Operation 212 'getelementptr' 'input_1_addr_10' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%input_1_addr_15 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_10" [cnn.cpp:347]   --->   Operation 213 'getelementptr' 'input_1_addr_15' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_7" [cnn.cpp:347]   --->   Operation 214 'getelementptr' 'input_2_addr' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_2_addr_5 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_8" [cnn.cpp:347]   --->   Operation 215 'getelementptr' 'input_2_addr_5' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%input_2_addr_10 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_9" [cnn.cpp:347]   --->   Operation 216 'getelementptr' 'input_2_addr_10' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%input_2_addr_15 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_10" [cnn.cpp:347]   --->   Operation 217 'getelementptr' 'input_2_addr_15' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_7" [cnn.cpp:347]   --->   Operation 218 'getelementptr' 'input_3_addr' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%input_3_addr_5 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_8" [cnn.cpp:347]   --->   Operation 219 'getelementptr' 'input_3_addr_5' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%input_3_addr_10 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_9" [cnn.cpp:347]   --->   Operation 220 'getelementptr' 'input_3_addr_10' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%input_3_addr_15 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_10" [cnn.cpp:347]   --->   Operation 221 'getelementptr' 'input_3_addr_15' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%lshr_ln331_1_cast = zext i4 %lshr_ln331_1" [cnn.cpp:331]   --->   Operation 222 'zext' 'lshr_ln331_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%empty_60 = add i16 %empty_56, i16 %lshr_ln331_1_cast" [cnn.cpp:328]   --->   Operation 223 'add' 'empty_60' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [2/2] (1.24ns)   --->   "%input_0_load = load i14 %input_0_addr" [cnn.cpp:347]   --->   Operation 224 'load' 'input_0_load' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 225 [2/2] (1.24ns)   --->   "%input_1_load = load i14 %input_1_addr" [cnn.cpp:347]   --->   Operation 225 'load' 'input_1_load' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 226 [2/2] (1.24ns)   --->   "%input_2_load = load i14 %input_2_addr" [cnn.cpp:347]   --->   Operation 226 'load' 'input_2_load' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 227 [2/2] (1.24ns)   --->   "%input_3_load = load i14 %input_3_addr" [cnn.cpp:347]   --->   Operation 227 'load' 'input_3_load' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln347_12 = zext i6 %lshr_ln1" [cnn.cpp:347]   --->   Operation 228 'zext' 'zext_ln347_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln347_6 = add i14 %mul_ln347, i14 %zext_ln347_12" [cnn.cpp:347]   --->   Operation 229 'add' 'add_ln347_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln347_13 = zext i14 %add_ln347_6" [cnn.cpp:347]   --->   Operation 230 'zext' 'zext_ln347_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_13" [cnn.cpp:347]   --->   Operation 231 'getelementptr' 'input_0_addr_1' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.76ns)   --->   "%add_ln347_7 = add i14 %mul_ln347_1, i14 %zext_ln347_12" [cnn.cpp:347]   --->   Operation 232 'add' 'add_ln347_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln347_14 = zext i14 %add_ln347_7" [cnn.cpp:347]   --->   Operation 233 'zext' 'zext_ln347_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_14" [cnn.cpp:347]   --->   Operation 234 'getelementptr' 'input_0_addr_6' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.76ns)   --->   "%add_ln347_8 = add i14 %mul_ln347_2, i14 %zext_ln347_12" [cnn.cpp:347]   --->   Operation 235 'add' 'add_ln347_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln347_15 = zext i14 %add_ln347_8" [cnn.cpp:347]   --->   Operation 236 'zext' 'zext_ln347_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_15" [cnn.cpp:347]   --->   Operation 237 'getelementptr' 'input_0_addr_11' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.76ns)   --->   "%add_ln347_9 = add i14 %mul_ln347_3, i14 %zext_ln347_12" [cnn.cpp:347]   --->   Operation 238 'add' 'add_ln347_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln347_16 = zext i14 %add_ln347_9" [cnn.cpp:347]   --->   Operation 239 'zext' 'zext_ln347_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%input_0_addr_16 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_16" [cnn.cpp:347]   --->   Operation 240 'getelementptr' 'input_0_addr_16' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.76ns)   --->   "%add_ln347_10 = add i14 %mul_ln347_4, i14 %zext_ln347_12" [cnn.cpp:347]   --->   Operation 241 'add' 'add_ln347_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_13" [cnn.cpp:347]   --->   Operation 242 'getelementptr' 'input_1_addr_1' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_14" [cnn.cpp:347]   --->   Operation 243 'getelementptr' 'input_1_addr_6' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%input_1_addr_11 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_15" [cnn.cpp:347]   --->   Operation 244 'getelementptr' 'input_1_addr_11' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%input_1_addr_16 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_16" [cnn.cpp:347]   --->   Operation 245 'getelementptr' 'input_1_addr_16' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_13" [cnn.cpp:347]   --->   Operation 246 'getelementptr' 'input_2_addr_1' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%input_2_addr_6 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_14" [cnn.cpp:347]   --->   Operation 247 'getelementptr' 'input_2_addr_6' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%input_2_addr_11 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_15" [cnn.cpp:347]   --->   Operation 248 'getelementptr' 'input_2_addr_11' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%input_2_addr_16 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_16" [cnn.cpp:347]   --->   Operation 249 'getelementptr' 'input_2_addr_16' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_13" [cnn.cpp:347]   --->   Operation 250 'getelementptr' 'input_3_addr_1' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%input_3_addr_6 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_14" [cnn.cpp:347]   --->   Operation 251 'getelementptr' 'input_3_addr_6' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%input_3_addr_11 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_15" [cnn.cpp:347]   --->   Operation 252 'getelementptr' 'input_3_addr_11' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%input_3_addr_16 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_16" [cnn.cpp:347]   --->   Operation 253 'getelementptr' 'input_3_addr_16' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 254 [2/2] (1.24ns)   --->   "%input_0_load_1 = load i14 %input_0_addr_1" [cnn.cpp:347]   --->   Operation 254 'load' 'input_0_load_1' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 255 [2/2] (1.24ns)   --->   "%input_1_load_1 = load i14 %input_1_addr_1" [cnn.cpp:347]   --->   Operation 255 'load' 'input_1_load_1' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 256 [2/2] (1.24ns)   --->   "%input_2_load_1 = load i14 %input_2_addr_1" [cnn.cpp:347]   --->   Operation 256 'load' 'input_2_load_1' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 257 [2/2] (1.24ns)   --->   "%input_3_load_1 = load i14 %input_3_addr_1" [cnn.cpp:347]   --->   Operation 257 'load' 'input_3_load_1' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln347_1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331_1, i32 2, i32 7" [cnn.cpp:347]   --->   Operation 258 'partselect' 'lshr_ln347_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln347_18 = zext i6 %lshr_ln347_1" [cnn.cpp:347]   --->   Operation 259 'zext' 'zext_ln347_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.76ns)   --->   "%add_ln347_11 = add i14 %mul_ln347, i14 %zext_ln347_18" [cnn.cpp:347]   --->   Operation 260 'add' 'add_ln347_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln347_19 = zext i14 %add_ln347_11" [cnn.cpp:347]   --->   Operation 261 'zext' 'zext_ln347_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_19" [cnn.cpp:347]   --->   Operation 262 'getelementptr' 'input_0_addr_2' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln347_12 = add i14 %mul_ln347_1, i14 %zext_ln347_18" [cnn.cpp:347]   --->   Operation 263 'add' 'add_ln347_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln347_20 = zext i14 %add_ln347_12" [cnn.cpp:347]   --->   Operation 264 'zext' 'zext_ln347_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_20" [cnn.cpp:347]   --->   Operation 265 'getelementptr' 'input_0_addr_7' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.76ns)   --->   "%add_ln347_13 = add i14 %mul_ln347_2, i14 %zext_ln347_18" [cnn.cpp:347]   --->   Operation 266 'add' 'add_ln347_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln347_21 = zext i14 %add_ln347_13" [cnn.cpp:347]   --->   Operation 267 'zext' 'zext_ln347_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_21" [cnn.cpp:347]   --->   Operation 268 'getelementptr' 'input_0_addr_12' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.76ns)   --->   "%add_ln347_14 = add i14 %mul_ln347_3, i14 %zext_ln347_18" [cnn.cpp:347]   --->   Operation 269 'add' 'add_ln347_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln347_22 = zext i14 %add_ln347_14" [cnn.cpp:347]   --->   Operation 270 'zext' 'zext_ln347_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%input_0_addr_17 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_22" [cnn.cpp:347]   --->   Operation 271 'getelementptr' 'input_0_addr_17' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.76ns)   --->   "%add_ln347_15 = add i14 %mul_ln347_4, i14 %zext_ln347_18" [cnn.cpp:347]   --->   Operation 272 'add' 'add_ln347_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_19" [cnn.cpp:347]   --->   Operation 273 'getelementptr' 'input_1_addr_2' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%input_1_addr_7 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_20" [cnn.cpp:347]   --->   Operation 274 'getelementptr' 'input_1_addr_7' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%input_1_addr_12 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_21" [cnn.cpp:347]   --->   Operation 275 'getelementptr' 'input_1_addr_12' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%input_1_addr_17 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_22" [cnn.cpp:347]   --->   Operation 276 'getelementptr' 'input_1_addr_17' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_19" [cnn.cpp:347]   --->   Operation 277 'getelementptr' 'input_2_addr_2' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%input_2_addr_7 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_20" [cnn.cpp:347]   --->   Operation 278 'getelementptr' 'input_2_addr_7' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%input_2_addr_12 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_21" [cnn.cpp:347]   --->   Operation 279 'getelementptr' 'input_2_addr_12' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%input_2_addr_17 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_22" [cnn.cpp:347]   --->   Operation 280 'getelementptr' 'input_2_addr_17' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_19" [cnn.cpp:347]   --->   Operation 281 'getelementptr' 'input_3_addr_2' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%input_3_addr_7 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_20" [cnn.cpp:347]   --->   Operation 282 'getelementptr' 'input_3_addr_7' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%input_3_addr_12 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_21" [cnn.cpp:347]   --->   Operation 283 'getelementptr' 'input_3_addr_12' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%input_3_addr_17 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_22" [cnn.cpp:347]   --->   Operation 284 'getelementptr' 'input_3_addr_17' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 285 [2/2] (1.24ns)   --->   "%input_0_load_2 = load i14 %input_0_addr_2" [cnn.cpp:347]   --->   Operation 285 'load' 'input_0_load_2' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 286 [2/2] (1.24ns)   --->   "%input_1_load_2 = load i14 %input_1_addr_2" [cnn.cpp:347]   --->   Operation 286 'load' 'input_1_load_2' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 287 [2/2] (1.24ns)   --->   "%input_2_load_2 = load i14 %input_2_addr_2" [cnn.cpp:347]   --->   Operation 287 'load' 'input_2_load_2' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 288 [2/2] (1.24ns)   --->   "%input_3_load_2 = load i14 %input_3_addr_2" [cnn.cpp:347]   --->   Operation 288 'load' 'input_3_load_2' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln347_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln331, i32 2, i32 7" [cnn.cpp:347]   --->   Operation 289 'partselect' 'lshr_ln347_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln347_24 = zext i6 %lshr_ln347_2" [cnn.cpp:347]   --->   Operation 290 'zext' 'zext_ln347_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.76ns)   --->   "%add_ln347_16 = add i14 %mul_ln347, i14 %zext_ln347_24" [cnn.cpp:347]   --->   Operation 291 'add' 'add_ln347_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln347_25 = zext i14 %add_ln347_16" [cnn.cpp:347]   --->   Operation 292 'zext' 'zext_ln347_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_25" [cnn.cpp:347]   --->   Operation 293 'getelementptr' 'input_0_addr_3' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.76ns)   --->   "%add_ln347_17 = add i14 %mul_ln347_1, i14 %zext_ln347_24" [cnn.cpp:347]   --->   Operation 294 'add' 'add_ln347_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln347_26 = zext i14 %add_ln347_17" [cnn.cpp:347]   --->   Operation 295 'zext' 'zext_ln347_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_26" [cnn.cpp:347]   --->   Operation 296 'getelementptr' 'input_0_addr_8' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.76ns)   --->   "%add_ln347_18 = add i14 %mul_ln347_2, i14 %zext_ln347_24" [cnn.cpp:347]   --->   Operation 297 'add' 'add_ln347_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln347_27 = zext i14 %add_ln347_18" [cnn.cpp:347]   --->   Operation 298 'zext' 'zext_ln347_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_27" [cnn.cpp:347]   --->   Operation 299 'getelementptr' 'input_0_addr_13' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.76ns)   --->   "%add_ln347_19 = add i14 %mul_ln347_3, i14 %zext_ln347_24" [cnn.cpp:347]   --->   Operation 300 'add' 'add_ln347_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln347_28 = zext i14 %add_ln347_19" [cnn.cpp:347]   --->   Operation 301 'zext' 'zext_ln347_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%input_0_addr_18 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_28" [cnn.cpp:347]   --->   Operation 302 'getelementptr' 'input_0_addr_18' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.76ns)   --->   "%add_ln347_20 = add i14 %mul_ln347_4, i14 %zext_ln347_24" [cnn.cpp:347]   --->   Operation 303 'add' 'add_ln347_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_25" [cnn.cpp:347]   --->   Operation 304 'getelementptr' 'input_1_addr_3' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_26" [cnn.cpp:347]   --->   Operation 305 'getelementptr' 'input_1_addr_8' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%input_1_addr_13 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_27" [cnn.cpp:347]   --->   Operation 306 'getelementptr' 'input_1_addr_13' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%input_1_addr_18 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_28" [cnn.cpp:347]   --->   Operation 307 'getelementptr' 'input_1_addr_18' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%input_2_addr_3 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_25" [cnn.cpp:347]   --->   Operation 308 'getelementptr' 'input_2_addr_3' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%input_2_addr_8 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_26" [cnn.cpp:347]   --->   Operation 309 'getelementptr' 'input_2_addr_8' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%input_2_addr_13 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_27" [cnn.cpp:347]   --->   Operation 310 'getelementptr' 'input_2_addr_13' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%input_2_addr_18 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_28" [cnn.cpp:347]   --->   Operation 311 'getelementptr' 'input_2_addr_18' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%input_3_addr_3 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_25" [cnn.cpp:347]   --->   Operation 312 'getelementptr' 'input_3_addr_3' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%input_3_addr_8 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_26" [cnn.cpp:347]   --->   Operation 313 'getelementptr' 'input_3_addr_8' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%input_3_addr_13 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_27" [cnn.cpp:347]   --->   Operation 314 'getelementptr' 'input_3_addr_13' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%input_3_addr_18 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_28" [cnn.cpp:347]   --->   Operation 315 'getelementptr' 'input_3_addr_18' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 316 [2/2] (1.24ns)   --->   "%input_0_load_3 = load i14 %input_0_addr_3" [cnn.cpp:347]   --->   Operation 316 'load' 'input_0_load_3' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 317 [2/2] (1.24ns)   --->   "%input_1_load_3 = load i14 %input_1_addr_3" [cnn.cpp:347]   --->   Operation 317 'load' 'input_1_load_3' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 318 [2/2] (1.24ns)   --->   "%input_2_load_3 = load i14 %input_2_addr_3" [cnn.cpp:347]   --->   Operation 318 'load' 'input_2_load_3' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 319 [2/2] (1.24ns)   --->   "%input_3_load_3 = load i14 %input_3_addr_3" [cnn.cpp:347]   --->   Operation 319 'load' 'input_3_load_3' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 320 [1/1] (0.70ns)   --->   "%add_ln347 = add i6 %lshr_ln, i6 1" [cnn.cpp:347]   --->   Operation 320 'add' 'add_ln347' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln347_30 = zext i6 %add_ln347" [cnn.cpp:347]   --->   Operation 321 'zext' 'zext_ln347_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.76ns)   --->   "%add_ln347_21 = add i14 %mul_ln347, i14 %zext_ln347_30" [cnn.cpp:347]   --->   Operation 322 'add' 'add_ln347_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln347_31 = zext i14 %add_ln347_21" [cnn.cpp:347]   --->   Operation 323 'zext' 'zext_ln347_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_31" [cnn.cpp:347]   --->   Operation 324 'getelementptr' 'input_0_addr_4' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.76ns)   --->   "%add_ln347_22 = add i14 %mul_ln347_1, i14 %zext_ln347_30" [cnn.cpp:347]   --->   Operation 325 'add' 'add_ln347_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln347_32 = zext i14 %add_ln347_22" [cnn.cpp:347]   --->   Operation 326 'zext' 'zext_ln347_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_32" [cnn.cpp:347]   --->   Operation 327 'getelementptr' 'input_0_addr_9' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.76ns)   --->   "%add_ln347_23 = add i14 %mul_ln347_2, i14 %zext_ln347_30" [cnn.cpp:347]   --->   Operation 328 'add' 'add_ln347_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln347_33 = zext i14 %add_ln347_23" [cnn.cpp:347]   --->   Operation 329 'zext' 'zext_ln347_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_33" [cnn.cpp:347]   --->   Operation 330 'getelementptr' 'input_0_addr_14' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.76ns)   --->   "%add_ln347_24 = add i14 %mul_ln347_3, i14 %zext_ln347_30" [cnn.cpp:347]   --->   Operation 331 'add' 'add_ln347_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln347_34 = zext i14 %add_ln347_24" [cnn.cpp:347]   --->   Operation 332 'zext' 'zext_ln347_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%input_0_addr_19 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_34" [cnn.cpp:347]   --->   Operation 333 'getelementptr' 'input_0_addr_19' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.76ns)   --->   "%add_ln347_25 = add i14 %mul_ln347_4, i14 %zext_ln347_30" [cnn.cpp:347]   --->   Operation 334 'add' 'add_ln347_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_31" [cnn.cpp:347]   --->   Operation 335 'getelementptr' 'input_1_addr_4' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%input_1_addr_9 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_32" [cnn.cpp:347]   --->   Operation 336 'getelementptr' 'input_1_addr_9' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%input_1_addr_14 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_33" [cnn.cpp:347]   --->   Operation 337 'getelementptr' 'input_1_addr_14' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%input_1_addr_19 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_34" [cnn.cpp:347]   --->   Operation 338 'getelementptr' 'input_1_addr_19' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%input_2_addr_4 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_31" [cnn.cpp:347]   --->   Operation 339 'getelementptr' 'input_2_addr_4' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%input_2_addr_9 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_32" [cnn.cpp:347]   --->   Operation 340 'getelementptr' 'input_2_addr_9' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%input_2_addr_14 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_33" [cnn.cpp:347]   --->   Operation 341 'getelementptr' 'input_2_addr_14' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%input_2_addr_19 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_34" [cnn.cpp:347]   --->   Operation 342 'getelementptr' 'input_2_addr_19' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%input_3_addr_4 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_31" [cnn.cpp:347]   --->   Operation 343 'getelementptr' 'input_3_addr_4' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%input_3_addr_9 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_32" [cnn.cpp:347]   --->   Operation 344 'getelementptr' 'input_3_addr_9' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%input_3_addr_14 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_33" [cnn.cpp:347]   --->   Operation 345 'getelementptr' 'input_3_addr_14' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%input_3_addr_19 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_34" [cnn.cpp:347]   --->   Operation 346 'getelementptr' 'input_3_addr_19' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_4 : Operation 347 [2/2] (1.24ns)   --->   "%input_0_load_4 = load i14 %input_0_addr_4" [cnn.cpp:347]   --->   Operation 347 'load' 'input_0_load_4' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 348 [2/2] (1.24ns)   --->   "%input_1_load_4 = load i14 %input_1_addr_4" [cnn.cpp:347]   --->   Operation 348 'load' 'input_1_load_4' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 349 [2/2] (1.24ns)   --->   "%input_2_load_4 = load i14 %input_2_addr_4" [cnn.cpp:347]   --->   Operation 349 'load' 'input_2_load_4' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 350 [2/2] (1.24ns)   --->   "%input_3_load_4 = load i14 %input_3_addr_4" [cnn.cpp:347]   --->   Operation 350 'load' 'input_3_load_4' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 351 [2/2] (1.24ns)   --->   "%input_0_load_5 = load i14 %input_0_addr_5" [cnn.cpp:347]   --->   Operation 351 'load' 'input_0_load_5' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 352 [2/2] (1.24ns)   --->   "%input_1_load_5 = load i14 %input_1_addr_5" [cnn.cpp:347]   --->   Operation 352 'load' 'input_1_load_5' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 353 [2/2] (1.24ns)   --->   "%input_2_load_5 = load i14 %input_2_addr_5" [cnn.cpp:347]   --->   Operation 353 'load' 'input_2_load_5' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 354 [2/2] (1.24ns)   --->   "%input_3_load_5 = load i14 %input_3_addr_5" [cnn.cpp:347]   --->   Operation 354 'load' 'input_3_load_5' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 355 [2/2] (1.24ns)   --->   "%input_0_load_6 = load i14 %input_0_addr_6" [cnn.cpp:347]   --->   Operation 355 'load' 'input_0_load_6' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 356 [2/2] (1.24ns)   --->   "%input_1_load_6 = load i14 %input_1_addr_6" [cnn.cpp:347]   --->   Operation 356 'load' 'input_1_load_6' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 357 [2/2] (1.24ns)   --->   "%input_2_load_6 = load i14 %input_2_addr_6" [cnn.cpp:347]   --->   Operation 357 'load' 'input_2_load_6' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 358 [2/2] (1.24ns)   --->   "%input_3_load_6 = load i14 %input_3_addr_6" [cnn.cpp:347]   --->   Operation 358 'load' 'input_3_load_6' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 359 [2/2] (1.24ns)   --->   "%input_0_load_7 = load i14 %input_0_addr_7" [cnn.cpp:347]   --->   Operation 359 'load' 'input_0_load_7' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 360 [2/2] (1.24ns)   --->   "%input_1_load_7 = load i14 %input_1_addr_7" [cnn.cpp:347]   --->   Operation 360 'load' 'input_1_load_7' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 361 [2/2] (1.24ns)   --->   "%input_2_load_7 = load i14 %input_2_addr_7" [cnn.cpp:347]   --->   Operation 361 'load' 'input_2_load_7' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 362 [2/2] (1.24ns)   --->   "%input_3_load_7 = load i14 %input_3_addr_7" [cnn.cpp:347]   --->   Operation 362 'load' 'input_3_load_7' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 363 [2/2] (1.24ns)   --->   "%input_0_load_8 = load i14 %input_0_addr_8" [cnn.cpp:347]   --->   Operation 363 'load' 'input_0_load_8' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 364 [2/2] (1.24ns)   --->   "%input_1_load_8 = load i14 %input_1_addr_8" [cnn.cpp:347]   --->   Operation 364 'load' 'input_1_load_8' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 365 [2/2] (1.24ns)   --->   "%input_2_load_8 = load i14 %input_2_addr_8" [cnn.cpp:347]   --->   Operation 365 'load' 'input_2_load_8' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 366 [2/2] (1.24ns)   --->   "%input_3_load_8 = load i14 %input_3_addr_8" [cnn.cpp:347]   --->   Operation 366 'load' 'input_3_load_8' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 367 [2/2] (1.24ns)   --->   "%input_0_load_9 = load i14 %input_0_addr_9" [cnn.cpp:347]   --->   Operation 367 'load' 'input_0_load_9' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 368 [2/2] (1.24ns)   --->   "%input_1_load_9 = load i14 %input_1_addr_9" [cnn.cpp:347]   --->   Operation 368 'load' 'input_1_load_9' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 369 [2/2] (1.24ns)   --->   "%input_2_load_9 = load i14 %input_2_addr_9" [cnn.cpp:347]   --->   Operation 369 'load' 'input_2_load_9' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 370 [2/2] (1.24ns)   --->   "%input_3_load_9 = load i14 %input_3_addr_9" [cnn.cpp:347]   --->   Operation 370 'load' 'input_3_load_9' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 371 [2/2] (1.24ns)   --->   "%input_0_load_10 = load i14 %input_0_addr_10" [cnn.cpp:347]   --->   Operation 371 'load' 'input_0_load_10' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 372 [2/2] (1.24ns)   --->   "%input_1_load_10 = load i14 %input_1_addr_10" [cnn.cpp:347]   --->   Operation 372 'load' 'input_1_load_10' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 373 [2/2] (1.24ns)   --->   "%input_2_load_10 = load i14 %input_2_addr_10" [cnn.cpp:347]   --->   Operation 373 'load' 'input_2_load_10' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 374 [2/2] (1.24ns)   --->   "%input_3_load_10 = load i14 %input_3_addr_10" [cnn.cpp:347]   --->   Operation 374 'load' 'input_3_load_10' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 375 [2/2] (1.24ns)   --->   "%input_0_load_11 = load i14 %input_0_addr_11" [cnn.cpp:347]   --->   Operation 375 'load' 'input_0_load_11' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 376 [2/2] (1.24ns)   --->   "%input_1_load_11 = load i14 %input_1_addr_11" [cnn.cpp:347]   --->   Operation 376 'load' 'input_1_load_11' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 377 [2/2] (1.24ns)   --->   "%input_2_load_11 = load i14 %input_2_addr_11" [cnn.cpp:347]   --->   Operation 377 'load' 'input_2_load_11' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 378 [2/2] (1.24ns)   --->   "%input_3_load_11 = load i14 %input_3_addr_11" [cnn.cpp:347]   --->   Operation 378 'load' 'input_3_load_11' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 379 [2/2] (1.24ns)   --->   "%input_0_load_12 = load i14 %input_0_addr_12" [cnn.cpp:347]   --->   Operation 379 'load' 'input_0_load_12' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 380 [2/2] (1.24ns)   --->   "%input_1_load_12 = load i14 %input_1_addr_12" [cnn.cpp:347]   --->   Operation 380 'load' 'input_1_load_12' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 381 [2/2] (1.24ns)   --->   "%input_2_load_12 = load i14 %input_2_addr_12" [cnn.cpp:347]   --->   Operation 381 'load' 'input_2_load_12' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 382 [2/2] (1.24ns)   --->   "%input_3_load_12 = load i14 %input_3_addr_12" [cnn.cpp:347]   --->   Operation 382 'load' 'input_3_load_12' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 383 [2/2] (1.24ns)   --->   "%input_0_load_13 = load i14 %input_0_addr_13" [cnn.cpp:347]   --->   Operation 383 'load' 'input_0_load_13' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 384 [2/2] (1.24ns)   --->   "%input_1_load_13 = load i14 %input_1_addr_13" [cnn.cpp:347]   --->   Operation 384 'load' 'input_1_load_13' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 385 [2/2] (1.24ns)   --->   "%input_2_load_13 = load i14 %input_2_addr_13" [cnn.cpp:347]   --->   Operation 385 'load' 'input_2_load_13' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 386 [2/2] (1.24ns)   --->   "%input_3_load_13 = load i14 %input_3_addr_13" [cnn.cpp:347]   --->   Operation 386 'load' 'input_3_load_13' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 387 [2/2] (1.24ns)   --->   "%input_0_load_14 = load i14 %input_0_addr_14" [cnn.cpp:347]   --->   Operation 387 'load' 'input_0_load_14' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 388 [2/2] (1.24ns)   --->   "%input_1_load_14 = load i14 %input_1_addr_14" [cnn.cpp:347]   --->   Operation 388 'load' 'input_1_load_14' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 389 [2/2] (1.24ns)   --->   "%input_2_load_14 = load i14 %input_2_addr_14" [cnn.cpp:347]   --->   Operation 389 'load' 'input_2_load_14' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 390 [2/2] (1.24ns)   --->   "%input_3_load_14 = load i14 %input_3_addr_14" [cnn.cpp:347]   --->   Operation 390 'load' 'input_3_load_14' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 391 [2/2] (1.24ns)   --->   "%input_0_load_15 = load i14 %input_0_addr_15" [cnn.cpp:347]   --->   Operation 391 'load' 'input_0_load_15' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 392 [2/2] (1.24ns)   --->   "%input_1_load_15 = load i14 %input_1_addr_15" [cnn.cpp:347]   --->   Operation 392 'load' 'input_1_load_15' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 393 [2/2] (1.24ns)   --->   "%input_2_load_15 = load i14 %input_2_addr_15" [cnn.cpp:347]   --->   Operation 393 'load' 'input_2_load_15' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 394 [2/2] (1.24ns)   --->   "%input_3_load_15 = load i14 %input_3_addr_15" [cnn.cpp:347]   --->   Operation 394 'load' 'input_3_load_15' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 395 [2/2] (1.24ns)   --->   "%input_0_load_16 = load i14 %input_0_addr_16" [cnn.cpp:347]   --->   Operation 395 'load' 'input_0_load_16' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 396 [2/2] (1.24ns)   --->   "%input_1_load_16 = load i14 %input_1_addr_16" [cnn.cpp:347]   --->   Operation 396 'load' 'input_1_load_16' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 397 [2/2] (1.24ns)   --->   "%input_2_load_16 = load i14 %input_2_addr_16" [cnn.cpp:347]   --->   Operation 397 'load' 'input_2_load_16' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 398 [2/2] (1.24ns)   --->   "%input_3_load_16 = load i14 %input_3_addr_16" [cnn.cpp:347]   --->   Operation 398 'load' 'input_3_load_16' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 399 [2/2] (1.24ns)   --->   "%input_0_load_17 = load i14 %input_0_addr_17" [cnn.cpp:347]   --->   Operation 399 'load' 'input_0_load_17' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 400 [2/2] (1.24ns)   --->   "%input_1_load_17 = load i14 %input_1_addr_17" [cnn.cpp:347]   --->   Operation 400 'load' 'input_1_load_17' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 401 [2/2] (1.24ns)   --->   "%input_2_load_17 = load i14 %input_2_addr_17" [cnn.cpp:347]   --->   Operation 401 'load' 'input_2_load_17' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 402 [2/2] (1.24ns)   --->   "%input_3_load_17 = load i14 %input_3_addr_17" [cnn.cpp:347]   --->   Operation 402 'load' 'input_3_load_17' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 403 [2/2] (1.24ns)   --->   "%input_0_load_18 = load i14 %input_0_addr_18" [cnn.cpp:347]   --->   Operation 403 'load' 'input_0_load_18' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 404 [2/2] (1.24ns)   --->   "%input_1_load_18 = load i14 %input_1_addr_18" [cnn.cpp:347]   --->   Operation 404 'load' 'input_1_load_18' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 405 [2/2] (1.24ns)   --->   "%input_2_load_18 = load i14 %input_2_addr_18" [cnn.cpp:347]   --->   Operation 405 'load' 'input_2_load_18' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 406 [2/2] (1.24ns)   --->   "%input_3_load_18 = load i14 %input_3_addr_18" [cnn.cpp:347]   --->   Operation 406 'load' 'input_3_load_18' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 407 [2/2] (1.24ns)   --->   "%input_0_load_19 = load i14 %input_0_addr_19" [cnn.cpp:347]   --->   Operation 407 'load' 'input_0_load_19' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 408 [2/2] (1.24ns)   --->   "%input_1_load_19 = load i14 %input_1_addr_19" [cnn.cpp:347]   --->   Operation 408 'load' 'input_1_load_19' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 409 [2/2] (1.24ns)   --->   "%input_2_load_19 = load i14 %input_2_addr_19" [cnn.cpp:347]   --->   Operation 409 'load' 'input_2_load_19' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 410 [2/2] (1.24ns)   --->   "%input_3_load_19 = load i14 %input_3_addr_19" [cnn.cpp:347]   --->   Operation 410 'load' 'input_3_load_19' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 411 [1/1] (0.79ns)   --->   "%empty_30 = add i17 %empty_29, i17 20" [cnn.cpp:328]   --->   Operation 411 'add' 'empty_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%p_cast11 = zext i17 %empty_30" [cnn.cpp:328]   --->   Operation 412 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %p_cast11" [cnn.cpp:328]   --->   Operation 413 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.79ns)   --->   "%empty_32 = add i17 %empty_29, i17 2" [cnn.cpp:328]   --->   Operation 414 'add' 'empty_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%p_cast13 = zext i17 %empty_32" [cnn.cpp:328]   --->   Operation 415 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%weight_addr_3 = getelementptr i32 %weight, i64 0, i64 %p_cast13" [cnn.cpp:328]   --->   Operation 416 'getelementptr' 'weight_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.79ns)   --->   "%empty_35 = add i17 %empty_29, i17 5" [cnn.cpp:328]   --->   Operation 417 'add' 'empty_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%p_cast16 = zext i17 %empty_35" [cnn.cpp:328]   --->   Operation 418 'zext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%weight_addr_6 = getelementptr i32 %weight, i64 0, i64 %p_cast16" [cnn.cpp:328]   --->   Operation 419 'getelementptr' 'weight_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.79ns)   --->   "%empty_45 = add i17 %empty_29, i17 15" [cnn.cpp:328]   --->   Operation 420 'add' 'empty_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast26 = zext i17 %empty_45" [cnn.cpp:328]   --->   Operation 421 'zext' 'p_cast26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%weight_addr_16 = getelementptr i32 %weight, i64 0, i64 %p_cast26" [cnn.cpp:328]   --->   Operation 422 'getelementptr' 'weight_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.79ns)   --->   "%empty_46 = add i17 %empty_29, i17 16" [cnn.cpp:328]   --->   Operation 423 'add' 'empty_46' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%p_cast27 = zext i17 %empty_46" [cnn.cpp:328]   --->   Operation 424 'zext' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%weight_addr_17 = getelementptr i32 %weight, i64 0, i64 %p_cast27" [cnn.cpp:328]   --->   Operation 425 'getelementptr' 'weight_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.79ns)   --->   "%empty_47 = add i17 %empty_29, i17 17" [cnn.cpp:328]   --->   Operation 426 'add' 'empty_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%p_cast28 = zext i17 %empty_47" [cnn.cpp:328]   --->   Operation 427 'zext' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%weight_addr_18 = getelementptr i32 %weight, i64 0, i64 %p_cast28" [cnn.cpp:328]   --->   Operation 428 'getelementptr' 'weight_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.79ns)   --->   "%empty_48 = add i17 %empty_29, i17 18" [cnn.cpp:328]   --->   Operation 429 'add' 'empty_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%p_cast29 = zext i17 %empty_48" [cnn.cpp:328]   --->   Operation 430 'zext' 'p_cast29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%weight_addr_19 = getelementptr i32 %weight, i64 0, i64 %p_cast29" [cnn.cpp:328]   --->   Operation 431 'getelementptr' 'weight_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.79ns)   --->   "%empty_49 = add i17 %empty_29, i17 19" [cnn.cpp:328]   --->   Operation 432 'add' 'empty_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%p_cast30 = zext i17 %empty_49" [cnn.cpp:328]   --->   Operation 433 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%weight_addr_20 = getelementptr i32 %weight, i64 0, i64 %p_cast30" [cnn.cpp:328]   --->   Operation 434 'getelementptr' 'weight_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.79ns)   --->   "%empty_50 = add i17 %empty_29, i17 21" [cnn.cpp:328]   --->   Operation 435 'add' 'empty_50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%p_cast31 = zext i17 %empty_50" [cnn.cpp:328]   --->   Operation 436 'zext' 'p_cast31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%weight_addr_21 = getelementptr i32 %weight, i64 0, i64 %p_cast31" [cnn.cpp:328]   --->   Operation 437 'getelementptr' 'weight_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.79ns)   --->   "%empty_51 = add i17 %empty_29, i17 22" [cnn.cpp:328]   --->   Operation 438 'add' 'empty_51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%p_cast32 = zext i17 %empty_51" [cnn.cpp:328]   --->   Operation 439 'zext' 'p_cast32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%weight_addr_22 = getelementptr i32 %weight, i64 0, i64 %p_cast32" [cnn.cpp:328]   --->   Operation 440 'getelementptr' 'weight_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.79ns)   --->   "%empty_52 = add i17 %empty_29, i17 23" [cnn.cpp:328]   --->   Operation 441 'add' 'empty_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%p_cast33 = zext i17 %empty_52" [cnn.cpp:328]   --->   Operation 442 'zext' 'p_cast33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%weight_addr_23 = getelementptr i32 %weight, i64 0, i64 %p_cast33" [cnn.cpp:328]   --->   Operation 443 'getelementptr' 'weight_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.79ns)   --->   "%empty_53 = add i17 %empty_29, i17 24" [cnn.cpp:328]   --->   Operation 444 'add' 'empty_53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%p_cast34 = zext i17 %empty_53" [cnn.cpp:328]   --->   Operation 445 'zext' 'p_cast34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%weight_addr_24 = getelementptr i32 %weight, i64 0, i64 %p_cast34" [cnn.cpp:328]   --->   Operation 446 'getelementptr' 'weight_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/2] (1.24ns)   --->   "%weight_load = load i17 %weight_addr_1" [cnn.cpp:328]   --->   Operation 447 'load' 'weight_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 448 [1/2] (1.24ns)   --->   "%weight_load_1 = load i17 %weight_addr_2" [cnn.cpp:328]   --->   Operation 448 'load' 'weight_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 449 [2/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:328]   --->   Operation 449 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 450 [1/2] (1.24ns)   --->   "%weight_load_3 = load i17 %weight_addr_4" [cnn.cpp:328]   --->   Operation 450 'load' 'weight_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 451 [1/2] (1.24ns)   --->   "%weight_load_4 = load i17 %weight_addr_5" [cnn.cpp:328]   --->   Operation 451 'load' 'weight_load_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 452 [2/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:328]   --->   Operation 452 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 453 [1/2] (1.24ns)   --->   "%weight_load_6 = load i17 %weight_addr_7" [cnn.cpp:328]   --->   Operation 453 'load' 'weight_load_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 454 [1/2] (1.24ns)   --->   "%weight_load_7 = load i17 %weight_addr_8" [cnn.cpp:328]   --->   Operation 454 'load' 'weight_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 455 [1/2] (1.24ns)   --->   "%weight_load_8 = load i17 %weight_addr_9" [cnn.cpp:328]   --->   Operation 455 'load' 'weight_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 456 [1/2] (1.24ns)   --->   "%weight_load_9 = load i17 %weight_addr_10" [cnn.cpp:328]   --->   Operation 456 'load' 'weight_load_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 457 [1/2] (1.24ns)   --->   "%weight_load_10 = load i17 %weight_addr_11" [cnn.cpp:328]   --->   Operation 457 'load' 'weight_load_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 458 [1/2] (1.24ns)   --->   "%weight_load_11 = load i17 %weight_addr_12" [cnn.cpp:328]   --->   Operation 458 'load' 'weight_load_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 459 [1/2] (1.24ns)   --->   "%weight_load_12 = load i17 %weight_addr_13" [cnn.cpp:328]   --->   Operation 459 'load' 'weight_load_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 460 [1/2] (1.24ns)   --->   "%weight_load_13 = load i17 %weight_addr_14" [cnn.cpp:328]   --->   Operation 460 'load' 'weight_load_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 461 [1/2] (1.24ns)   --->   "%weight_load_14 = load i17 %weight_addr_15" [cnn.cpp:328]   --->   Operation 461 'load' 'weight_load_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 462 [2/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:328]   --->   Operation 462 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 463 [2/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:328]   --->   Operation 463 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 464 [2/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:328]   --->   Operation 464 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 465 [2/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:328]   --->   Operation 465 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 466 [2/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:328]   --->   Operation 466 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 467 [2/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:328]   --->   Operation 467 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 468 [2/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:328]   --->   Operation 468 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 469 [2/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:328]   --->   Operation 469 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 470 [2/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:328]   --->   Operation 470 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 471 [2/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:328]   --->   Operation 471 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln347_11 = zext i14 %add_ln347_5" [cnn.cpp:347]   --->   Operation 472 'zext' 'zext_ln347_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%input_0_addr_20 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_11" [cnn.cpp:347]   --->   Operation 473 'getelementptr' 'input_0_addr_20' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%input_1_addr_20 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_11" [cnn.cpp:347]   --->   Operation 474 'getelementptr' 'input_1_addr_20' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%input_2_addr_20 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_11" [cnn.cpp:347]   --->   Operation 475 'getelementptr' 'input_2_addr_20' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%input_3_addr_20 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_11" [cnn.cpp:347]   --->   Operation 476 'getelementptr' 'input_3_addr_20' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_5 : Operation 477 [1/2] (1.24ns)   --->   "%input_0_load = load i14 %input_0_addr" [cnn.cpp:347]   --->   Operation 477 'load' 'input_0_load' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 478 [1/2] (1.24ns)   --->   "%input_1_load = load i14 %input_1_addr" [cnn.cpp:347]   --->   Operation 478 'load' 'input_1_load' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 479 [1/2] (1.24ns)   --->   "%input_2_load = load i14 %input_2_addr" [cnn.cpp:347]   --->   Operation 479 'load' 'input_2_load' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 480 [1/2] (1.24ns)   --->   "%input_3_load = load i14 %input_3_addr" [cnn.cpp:347]   --->   Operation 480 'load' 'input_3_load' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 481 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load, i2 1, i32 %input_1_load, i2 2, i32 %input_2_load, i2 3, i32 %input_3_load, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 481 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln347_17 = zext i14 %add_ln347_10" [cnn.cpp:347]   --->   Operation 482 'zext' 'zext_ln347_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%input_0_addr_21 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_17" [cnn.cpp:347]   --->   Operation 483 'getelementptr' 'input_0_addr_21' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%input_1_addr_21 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_17" [cnn.cpp:347]   --->   Operation 484 'getelementptr' 'input_1_addr_21' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%input_2_addr_21 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_17" [cnn.cpp:347]   --->   Operation 485 'getelementptr' 'input_2_addr_21' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%input_3_addr_21 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_17" [cnn.cpp:347]   --->   Operation 486 'getelementptr' 'input_3_addr_21' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_5 : Operation 487 [1/2] (1.24ns)   --->   "%input_0_load_1 = load i14 %input_0_addr_1" [cnn.cpp:347]   --->   Operation 487 'load' 'input_0_load_1' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 488 [1/2] (1.24ns)   --->   "%input_1_load_1 = load i14 %input_1_addr_1" [cnn.cpp:347]   --->   Operation 488 'load' 'input_1_load_1' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 489 [1/2] (1.24ns)   --->   "%input_2_load_1 = load i14 %input_2_addr_1" [cnn.cpp:347]   --->   Operation 489 'load' 'input_2_load_1' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 490 [1/2] (1.24ns)   --->   "%input_3_load_1 = load i14 %input_3_addr_1" [cnn.cpp:347]   --->   Operation 490 'load' 'input_3_load_1' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 491 [1/1] (0.45ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_1, i2 0, i32 %input_1_load_1, i2 1, i32 %input_2_load_1, i2 2, i32 %input_3_load_1, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 491 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln347_23 = zext i14 %add_ln347_15" [cnn.cpp:347]   --->   Operation 492 'zext' 'zext_ln347_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%input_0_addr_22 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_23" [cnn.cpp:347]   --->   Operation 493 'getelementptr' 'input_0_addr_22' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%input_1_addr_22 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_23" [cnn.cpp:347]   --->   Operation 494 'getelementptr' 'input_1_addr_22' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%input_2_addr_22 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_23" [cnn.cpp:347]   --->   Operation 495 'getelementptr' 'input_2_addr_22' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%input_3_addr_22 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_23" [cnn.cpp:347]   --->   Operation 496 'getelementptr' 'input_3_addr_22' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_5 : Operation 497 [1/2] (1.24ns)   --->   "%input_0_load_2 = load i14 %input_0_addr_2" [cnn.cpp:347]   --->   Operation 497 'load' 'input_0_load_2' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 498 [1/2] (1.24ns)   --->   "%input_1_load_2 = load i14 %input_1_addr_2" [cnn.cpp:347]   --->   Operation 498 'load' 'input_1_load_2' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 499 [1/2] (1.24ns)   --->   "%input_2_load_2 = load i14 %input_2_addr_2" [cnn.cpp:347]   --->   Operation 499 'load' 'input_2_load_2' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 500 [1/2] (1.24ns)   --->   "%input_3_load_2 = load i14 %input_3_addr_2" [cnn.cpp:347]   --->   Operation 500 'load' 'input_3_load_2' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 501 [1/1] (0.45ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_2, i2 3, i32 %input_1_load_2, i2 0, i32 %input_2_load_2, i2 1, i32 %input_3_load_2, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 501 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln347_29 = zext i14 %add_ln347_20" [cnn.cpp:347]   --->   Operation 502 'zext' 'zext_ln347_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%input_0_addr_23 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_29" [cnn.cpp:347]   --->   Operation 503 'getelementptr' 'input_0_addr_23' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%input_1_addr_23 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_29" [cnn.cpp:347]   --->   Operation 504 'getelementptr' 'input_1_addr_23' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%input_2_addr_23 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_29" [cnn.cpp:347]   --->   Operation 505 'getelementptr' 'input_2_addr_23' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%input_3_addr_23 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_29" [cnn.cpp:347]   --->   Operation 506 'getelementptr' 'input_3_addr_23' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_5 : Operation 507 [1/2] (1.24ns)   --->   "%input_0_load_3 = load i14 %input_0_addr_3" [cnn.cpp:347]   --->   Operation 507 'load' 'input_0_load_3' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 508 [1/2] (1.24ns)   --->   "%input_1_load_3 = load i14 %input_1_addr_3" [cnn.cpp:347]   --->   Operation 508 'load' 'input_1_load_3' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 509 [1/2] (1.24ns)   --->   "%input_2_load_3 = load i14 %input_2_addr_3" [cnn.cpp:347]   --->   Operation 509 'load' 'input_2_load_3' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 510 [1/2] (1.24ns)   --->   "%input_3_load_3 = load i14 %input_3_addr_3" [cnn.cpp:347]   --->   Operation 510 'load' 'input_3_load_3' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 511 [1/1] (0.45ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_3, i2 2, i32 %input_1_load_3, i2 3, i32 %input_2_load_3, i2 0, i32 %input_3_load_3, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 511 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln347_35 = zext i14 %add_ln347_25" [cnn.cpp:347]   --->   Operation 512 'zext' 'zext_ln347_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%input_0_addr_24 = getelementptr i32 %input_0, i64 0, i64 %zext_ln347_35" [cnn.cpp:347]   --->   Operation 513 'getelementptr' 'input_0_addr_24' <Predicate = (trunc_ln331_1 == 0)> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%input_1_addr_24 = getelementptr i32 %input_1, i64 0, i64 %zext_ln347_35" [cnn.cpp:347]   --->   Operation 514 'getelementptr' 'input_1_addr_24' <Predicate = (trunc_ln331_1 == 1)> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%input_2_addr_24 = getelementptr i32 %input_2, i64 0, i64 %zext_ln347_35" [cnn.cpp:347]   --->   Operation 515 'getelementptr' 'input_2_addr_24' <Predicate = (trunc_ln331_1 == 2)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%input_3_addr_24 = getelementptr i32 %input_3, i64 0, i64 %zext_ln347_35" [cnn.cpp:347]   --->   Operation 516 'getelementptr' 'input_3_addr_24' <Predicate = (trunc_ln331_1 == 3)> <Delay = 0.00>
ST_5 : Operation 517 [1/2] (1.24ns)   --->   "%input_0_load_4 = load i14 %input_0_addr_4" [cnn.cpp:347]   --->   Operation 517 'load' 'input_0_load_4' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 518 [1/2] (1.24ns)   --->   "%input_1_load_4 = load i14 %input_1_addr_4" [cnn.cpp:347]   --->   Operation 518 'load' 'input_1_load_4' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 519 [1/2] (1.24ns)   --->   "%input_2_load_4 = load i14 %input_2_addr_4" [cnn.cpp:347]   --->   Operation 519 'load' 'input_2_load_4' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 520 [1/2] (1.24ns)   --->   "%input_3_load_4 = load i14 %input_3_addr_4" [cnn.cpp:347]   --->   Operation 520 'load' 'input_3_load_4' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 521 [1/1] (0.45ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_4, i2 1, i32 %input_1_load_4, i2 2, i32 %input_2_load_4, i2 3, i32 %input_3_load_4, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 521 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/2] (1.24ns)   --->   "%input_0_load_5 = load i14 %input_0_addr_5" [cnn.cpp:347]   --->   Operation 522 'load' 'input_0_load_5' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 523 [1/2] (1.24ns)   --->   "%input_1_load_5 = load i14 %input_1_addr_5" [cnn.cpp:347]   --->   Operation 523 'load' 'input_1_load_5' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 524 [1/2] (1.24ns)   --->   "%input_2_load_5 = load i14 %input_2_addr_5" [cnn.cpp:347]   --->   Operation 524 'load' 'input_2_load_5' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 525 [1/2] (1.24ns)   --->   "%input_3_load_5 = load i14 %input_3_addr_5" [cnn.cpp:347]   --->   Operation 525 'load' 'input_3_load_5' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 526 [1/1] (0.45ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_5, i2 1, i32 %input_1_load_5, i2 2, i32 %input_2_load_5, i2 3, i32 %input_3_load_5, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 526 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/2] (1.24ns)   --->   "%input_0_load_6 = load i14 %input_0_addr_6" [cnn.cpp:347]   --->   Operation 527 'load' 'input_0_load_6' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 528 [1/2] (1.24ns)   --->   "%input_1_load_6 = load i14 %input_1_addr_6" [cnn.cpp:347]   --->   Operation 528 'load' 'input_1_load_6' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 529 [1/2] (1.24ns)   --->   "%input_2_load_6 = load i14 %input_2_addr_6" [cnn.cpp:347]   --->   Operation 529 'load' 'input_2_load_6' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 530 [1/2] (1.24ns)   --->   "%input_3_load_6 = load i14 %input_3_addr_6" [cnn.cpp:347]   --->   Operation 530 'load' 'input_3_load_6' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 531 [1/1] (0.45ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_6, i2 0, i32 %input_1_load_6, i2 1, i32 %input_2_load_6, i2 2, i32 %input_3_load_6, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 531 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 532 [1/2] (1.24ns)   --->   "%input_0_load_7 = load i14 %input_0_addr_7" [cnn.cpp:347]   --->   Operation 532 'load' 'input_0_load_7' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 533 [1/2] (1.24ns)   --->   "%input_1_load_7 = load i14 %input_1_addr_7" [cnn.cpp:347]   --->   Operation 533 'load' 'input_1_load_7' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 534 [1/2] (1.24ns)   --->   "%input_2_load_7 = load i14 %input_2_addr_7" [cnn.cpp:347]   --->   Operation 534 'load' 'input_2_load_7' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 535 [1/2] (1.24ns)   --->   "%input_3_load_7 = load i14 %input_3_addr_7" [cnn.cpp:347]   --->   Operation 535 'load' 'input_3_load_7' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 536 [1/1] (0.45ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_7, i2 3, i32 %input_1_load_7, i2 0, i32 %input_2_load_7, i2 1, i32 %input_3_load_7, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 536 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/2] (1.24ns)   --->   "%input_0_load_8 = load i14 %input_0_addr_8" [cnn.cpp:347]   --->   Operation 537 'load' 'input_0_load_8' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 538 [1/2] (1.24ns)   --->   "%input_1_load_8 = load i14 %input_1_addr_8" [cnn.cpp:347]   --->   Operation 538 'load' 'input_1_load_8' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 539 [1/2] (1.24ns)   --->   "%input_2_load_8 = load i14 %input_2_addr_8" [cnn.cpp:347]   --->   Operation 539 'load' 'input_2_load_8' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 540 [1/2] (1.24ns)   --->   "%input_3_load_8 = load i14 %input_3_addr_8" [cnn.cpp:347]   --->   Operation 540 'load' 'input_3_load_8' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 541 [1/1] (0.45ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_8, i2 2, i32 %input_1_load_8, i2 3, i32 %input_2_load_8, i2 0, i32 %input_3_load_8, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 541 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/2] (1.24ns)   --->   "%input_0_load_9 = load i14 %input_0_addr_9" [cnn.cpp:347]   --->   Operation 542 'load' 'input_0_load_9' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 543 [1/2] (1.24ns)   --->   "%input_1_load_9 = load i14 %input_1_addr_9" [cnn.cpp:347]   --->   Operation 543 'load' 'input_1_load_9' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 544 [1/2] (1.24ns)   --->   "%input_2_load_9 = load i14 %input_2_addr_9" [cnn.cpp:347]   --->   Operation 544 'load' 'input_2_load_9' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 545 [1/2] (1.24ns)   --->   "%input_3_load_9 = load i14 %input_3_addr_9" [cnn.cpp:347]   --->   Operation 545 'load' 'input_3_load_9' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 546 [1/1] (0.45ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_9, i2 1, i32 %input_1_load_9, i2 2, i32 %input_2_load_9, i2 3, i32 %input_3_load_9, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 546 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/2] (1.24ns)   --->   "%input_0_load_10 = load i14 %input_0_addr_10" [cnn.cpp:347]   --->   Operation 547 'load' 'input_0_load_10' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 548 [1/2] (1.24ns)   --->   "%input_1_load_10 = load i14 %input_1_addr_10" [cnn.cpp:347]   --->   Operation 548 'load' 'input_1_load_10' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 549 [1/2] (1.24ns)   --->   "%input_2_load_10 = load i14 %input_2_addr_10" [cnn.cpp:347]   --->   Operation 549 'load' 'input_2_load_10' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 550 [1/2] (1.24ns)   --->   "%input_3_load_10 = load i14 %input_3_addr_10" [cnn.cpp:347]   --->   Operation 550 'load' 'input_3_load_10' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 551 [1/1] (0.45ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_10, i2 1, i32 %input_1_load_10, i2 2, i32 %input_2_load_10, i2 3, i32 %input_3_load_10, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 551 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/2] (1.24ns)   --->   "%input_0_load_11 = load i14 %input_0_addr_11" [cnn.cpp:347]   --->   Operation 552 'load' 'input_0_load_11' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 553 [1/2] (1.24ns)   --->   "%input_1_load_11 = load i14 %input_1_addr_11" [cnn.cpp:347]   --->   Operation 553 'load' 'input_1_load_11' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 554 [1/2] (1.24ns)   --->   "%input_2_load_11 = load i14 %input_2_addr_11" [cnn.cpp:347]   --->   Operation 554 'load' 'input_2_load_11' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 555 [1/2] (1.24ns)   --->   "%input_3_load_11 = load i14 %input_3_addr_11" [cnn.cpp:347]   --->   Operation 555 'load' 'input_3_load_11' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 556 [1/1] (0.45ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_11, i2 0, i32 %input_1_load_11, i2 1, i32 %input_2_load_11, i2 2, i32 %input_3_load_11, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 556 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/2] (1.24ns)   --->   "%input_0_load_12 = load i14 %input_0_addr_12" [cnn.cpp:347]   --->   Operation 557 'load' 'input_0_load_12' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 558 [1/2] (1.24ns)   --->   "%input_1_load_12 = load i14 %input_1_addr_12" [cnn.cpp:347]   --->   Operation 558 'load' 'input_1_load_12' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 559 [1/2] (1.24ns)   --->   "%input_2_load_12 = load i14 %input_2_addr_12" [cnn.cpp:347]   --->   Operation 559 'load' 'input_2_load_12' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 560 [1/2] (1.24ns)   --->   "%input_3_load_12 = load i14 %input_3_addr_12" [cnn.cpp:347]   --->   Operation 560 'load' 'input_3_load_12' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 561 [1/1] (0.45ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_12, i2 3, i32 %input_1_load_12, i2 0, i32 %input_2_load_12, i2 1, i32 %input_3_load_12, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 561 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/2] (1.24ns)   --->   "%input_0_load_13 = load i14 %input_0_addr_13" [cnn.cpp:347]   --->   Operation 562 'load' 'input_0_load_13' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 563 [1/2] (1.24ns)   --->   "%input_1_load_13 = load i14 %input_1_addr_13" [cnn.cpp:347]   --->   Operation 563 'load' 'input_1_load_13' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 564 [1/2] (1.24ns)   --->   "%input_2_load_13 = load i14 %input_2_addr_13" [cnn.cpp:347]   --->   Operation 564 'load' 'input_2_load_13' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 565 [1/2] (1.24ns)   --->   "%input_3_load_13 = load i14 %input_3_addr_13" [cnn.cpp:347]   --->   Operation 565 'load' 'input_3_load_13' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 566 [1/1] (0.45ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_13, i2 2, i32 %input_1_load_13, i2 3, i32 %input_2_load_13, i2 0, i32 %input_3_load_13, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 566 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/2] (1.24ns)   --->   "%input_0_load_14 = load i14 %input_0_addr_14" [cnn.cpp:347]   --->   Operation 567 'load' 'input_0_load_14' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 568 [1/2] (1.24ns)   --->   "%input_1_load_14 = load i14 %input_1_addr_14" [cnn.cpp:347]   --->   Operation 568 'load' 'input_1_load_14' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 569 [1/2] (1.24ns)   --->   "%input_2_load_14 = load i14 %input_2_addr_14" [cnn.cpp:347]   --->   Operation 569 'load' 'input_2_load_14' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 570 [1/2] (1.24ns)   --->   "%input_3_load_14 = load i14 %input_3_addr_14" [cnn.cpp:347]   --->   Operation 570 'load' 'input_3_load_14' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 571 [1/1] (0.45ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_14, i2 1, i32 %input_1_load_14, i2 2, i32 %input_2_load_14, i2 3, i32 %input_3_load_14, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 571 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/2] (1.24ns)   --->   "%input_0_load_15 = load i14 %input_0_addr_15" [cnn.cpp:347]   --->   Operation 572 'load' 'input_0_load_15' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 573 [1/2] (1.24ns)   --->   "%input_1_load_15 = load i14 %input_1_addr_15" [cnn.cpp:347]   --->   Operation 573 'load' 'input_1_load_15' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 574 [1/2] (1.24ns)   --->   "%input_2_load_15 = load i14 %input_2_addr_15" [cnn.cpp:347]   --->   Operation 574 'load' 'input_2_load_15' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 575 [1/2] (1.24ns)   --->   "%input_3_load_15 = load i14 %input_3_addr_15" [cnn.cpp:347]   --->   Operation 575 'load' 'input_3_load_15' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 576 [1/1] (0.45ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_15, i2 1, i32 %input_1_load_15, i2 2, i32 %input_2_load_15, i2 3, i32 %input_3_load_15, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 576 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/2] (1.24ns)   --->   "%input_0_load_16 = load i14 %input_0_addr_16" [cnn.cpp:347]   --->   Operation 577 'load' 'input_0_load_16' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 578 [1/2] (1.24ns)   --->   "%input_1_load_16 = load i14 %input_1_addr_16" [cnn.cpp:347]   --->   Operation 578 'load' 'input_1_load_16' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 579 [1/2] (1.24ns)   --->   "%input_2_load_16 = load i14 %input_2_addr_16" [cnn.cpp:347]   --->   Operation 579 'load' 'input_2_load_16' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 580 [1/2] (1.24ns)   --->   "%input_3_load_16 = load i14 %input_3_addr_16" [cnn.cpp:347]   --->   Operation 580 'load' 'input_3_load_16' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 581 [1/1] (0.45ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_16, i2 0, i32 %input_1_load_16, i2 1, i32 %input_2_load_16, i2 2, i32 %input_3_load_16, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 581 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/2] (1.24ns)   --->   "%input_0_load_17 = load i14 %input_0_addr_17" [cnn.cpp:347]   --->   Operation 582 'load' 'input_0_load_17' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 583 [1/2] (1.24ns)   --->   "%input_1_load_17 = load i14 %input_1_addr_17" [cnn.cpp:347]   --->   Operation 583 'load' 'input_1_load_17' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 584 [1/2] (1.24ns)   --->   "%input_2_load_17 = load i14 %input_2_addr_17" [cnn.cpp:347]   --->   Operation 584 'load' 'input_2_load_17' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 585 [1/2] (1.24ns)   --->   "%input_3_load_17 = load i14 %input_3_addr_17" [cnn.cpp:347]   --->   Operation 585 'load' 'input_3_load_17' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 586 [1/1] (0.45ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_17, i2 3, i32 %input_1_load_17, i2 0, i32 %input_2_load_17, i2 1, i32 %input_3_load_17, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 586 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/2] (1.24ns)   --->   "%input_0_load_18 = load i14 %input_0_addr_18" [cnn.cpp:347]   --->   Operation 587 'load' 'input_0_load_18' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 588 [1/2] (1.24ns)   --->   "%input_1_load_18 = load i14 %input_1_addr_18" [cnn.cpp:347]   --->   Operation 588 'load' 'input_1_load_18' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 589 [1/2] (1.24ns)   --->   "%input_2_load_18 = load i14 %input_2_addr_18" [cnn.cpp:347]   --->   Operation 589 'load' 'input_2_load_18' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 590 [1/2] (1.24ns)   --->   "%input_3_load_18 = load i14 %input_3_addr_18" [cnn.cpp:347]   --->   Operation 590 'load' 'input_3_load_18' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 591 [1/1] (0.45ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_18, i2 2, i32 %input_1_load_18, i2 3, i32 %input_2_load_18, i2 0, i32 %input_3_load_18, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 591 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [1/2] (1.24ns)   --->   "%input_0_load_19 = load i14 %input_0_addr_19" [cnn.cpp:347]   --->   Operation 592 'load' 'input_0_load_19' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 593 [1/2] (1.24ns)   --->   "%input_1_load_19 = load i14 %input_1_addr_19" [cnn.cpp:347]   --->   Operation 593 'load' 'input_1_load_19' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 594 [1/2] (1.24ns)   --->   "%input_2_load_19 = load i14 %input_2_addr_19" [cnn.cpp:347]   --->   Operation 594 'load' 'input_2_load_19' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 595 [1/2] (1.24ns)   --->   "%input_3_load_19 = load i14 %input_3_addr_19" [cnn.cpp:347]   --->   Operation 595 'load' 'input_3_load_19' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 596 [1/1] (0.45ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_19, i2 1, i32 %input_1_load_19, i2 2, i32 %input_2_load_19, i2 3, i32 %input_3_load_19, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 596 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [2/2] (1.24ns)   --->   "%input_0_load_20 = load i14 %input_0_addr_20" [cnn.cpp:347]   --->   Operation 597 'load' 'input_0_load_20' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 598 [2/2] (1.24ns)   --->   "%input_1_load_20 = load i14 %input_1_addr_20" [cnn.cpp:347]   --->   Operation 598 'load' 'input_1_load_20' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 599 [2/2] (1.24ns)   --->   "%input_2_load_20 = load i14 %input_2_addr_20" [cnn.cpp:347]   --->   Operation 599 'load' 'input_2_load_20' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 600 [2/2] (1.24ns)   --->   "%input_3_load_20 = load i14 %input_3_addr_20" [cnn.cpp:347]   --->   Operation 600 'load' 'input_3_load_20' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 601 [2/2] (1.24ns)   --->   "%input_0_load_21 = load i14 %input_0_addr_21" [cnn.cpp:347]   --->   Operation 601 'load' 'input_0_load_21' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 602 [2/2] (1.24ns)   --->   "%input_1_load_21 = load i14 %input_1_addr_21" [cnn.cpp:347]   --->   Operation 602 'load' 'input_1_load_21' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 603 [2/2] (1.24ns)   --->   "%input_2_load_21 = load i14 %input_2_addr_21" [cnn.cpp:347]   --->   Operation 603 'load' 'input_2_load_21' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 604 [2/2] (1.24ns)   --->   "%input_3_load_21 = load i14 %input_3_addr_21" [cnn.cpp:347]   --->   Operation 604 'load' 'input_3_load_21' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 605 [2/2] (1.24ns)   --->   "%input_0_load_22 = load i14 %input_0_addr_22" [cnn.cpp:347]   --->   Operation 605 'load' 'input_0_load_22' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 606 [2/2] (1.24ns)   --->   "%input_1_load_22 = load i14 %input_1_addr_22" [cnn.cpp:347]   --->   Operation 606 'load' 'input_1_load_22' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 607 [2/2] (1.24ns)   --->   "%input_2_load_22 = load i14 %input_2_addr_22" [cnn.cpp:347]   --->   Operation 607 'load' 'input_2_load_22' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 608 [2/2] (1.24ns)   --->   "%input_3_load_22 = load i14 %input_3_addr_22" [cnn.cpp:347]   --->   Operation 608 'load' 'input_3_load_22' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 609 [2/2] (1.24ns)   --->   "%input_0_load_23 = load i14 %input_0_addr_23" [cnn.cpp:347]   --->   Operation 609 'load' 'input_0_load_23' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 610 [2/2] (1.24ns)   --->   "%input_1_load_23 = load i14 %input_1_addr_23" [cnn.cpp:347]   --->   Operation 610 'load' 'input_1_load_23' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 611 [2/2] (1.24ns)   --->   "%input_2_load_23 = load i14 %input_2_addr_23" [cnn.cpp:347]   --->   Operation 611 'load' 'input_2_load_23' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 612 [2/2] (1.24ns)   --->   "%input_3_load_23 = load i14 %input_3_addr_23" [cnn.cpp:347]   --->   Operation 612 'load' 'input_3_load_23' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 613 [2/2] (1.24ns)   --->   "%input_0_load_24 = load i14 %input_0_addr_24" [cnn.cpp:347]   --->   Operation 613 'load' 'input_0_load_24' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 614 [2/2] (1.24ns)   --->   "%input_1_load_24 = load i14 %input_1_addr_24" [cnn.cpp:347]   --->   Operation 614 'load' 'input_1_load_24' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 615 [2/2] (1.24ns)   --->   "%input_2_load_24 = load i14 %input_2_addr_24" [cnn.cpp:347]   --->   Operation 615 'load' 'input_2_load_24' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_5 : Operation 616 [2/2] (1.24ns)   --->   "%input_3_load_24 = load i14 %input_3_addr_24" [cnn.cpp:347]   --->   Operation 616 'load' 'input_3_load_24' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 617 [1/2] (1.24ns)   --->   "%weight_load_2 = load i17 %weight_addr_3" [cnn.cpp:328]   --->   Operation 617 'load' 'weight_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 618 [1/2] (1.24ns)   --->   "%weight_load_5 = load i17 %weight_addr_6" [cnn.cpp:328]   --->   Operation 618 'load' 'weight_load_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 619 [1/2] (1.24ns)   --->   "%weight_load_15 = load i17 %weight_addr_16" [cnn.cpp:328]   --->   Operation 619 'load' 'weight_load_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 620 [1/2] (1.24ns)   --->   "%weight_load_16 = load i17 %weight_addr_17" [cnn.cpp:328]   --->   Operation 620 'load' 'weight_load_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 621 [1/2] (1.24ns)   --->   "%weight_load_17 = load i17 %weight_addr_18" [cnn.cpp:328]   --->   Operation 621 'load' 'weight_load_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 622 [1/2] (1.24ns)   --->   "%weight_load_18 = load i17 %weight_addr_19" [cnn.cpp:328]   --->   Operation 622 'load' 'weight_load_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 623 [1/2] (1.24ns)   --->   "%weight_load_19 = load i17 %weight_addr_20" [cnn.cpp:328]   --->   Operation 623 'load' 'weight_load_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 624 [1/2] (1.24ns)   --->   "%weight_load_20 = load i17 %weight_addr" [cnn.cpp:328]   --->   Operation 624 'load' 'weight_load_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 625 [1/2] (1.24ns)   --->   "%weight_load_21 = load i17 %weight_addr_21" [cnn.cpp:328]   --->   Operation 625 'load' 'weight_load_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 626 [1/2] (1.24ns)   --->   "%weight_load_22 = load i17 %weight_addr_22" [cnn.cpp:328]   --->   Operation 626 'load' 'weight_load_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 627 [1/2] (1.24ns)   --->   "%weight_load_23 = load i17 %weight_addr_23" [cnn.cpp:328]   --->   Operation 627 'load' 'weight_load_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 628 [1/2] (1.24ns)   --->   "%weight_load_24 = load i17 %weight_addr_24" [cnn.cpp:328]   --->   Operation 628 'load' 'weight_load_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 629 [4/4] (2.32ns)   --->   "%mul = fmul i32 %weight_load, i32 %tmp_s" [cnn.cpp:347]   --->   Operation 629 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [4/4] (2.32ns)   --->   "%mul38_s = fmul i32 %weight_load_1, i32 %tmp_1" [cnn.cpp:347]   --->   Operation 630 'fmul' 'mul38_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [4/4] (2.32ns)   --->   "%mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3" [cnn.cpp:347]   --->   Operation 631 'fmul' 'mul38_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [4/4] (2.32ns)   --->   "%mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4" [cnn.cpp:347]   --->   Operation 632 'fmul' 'mul38_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [4/4] (2.32ns)   --->   "%mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6" [cnn.cpp:347]   --->   Operation 633 'fmul' 'mul38_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [4/4] (2.32ns)   --->   "%mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7" [cnn.cpp:347]   --->   Operation 634 'fmul' 'mul38_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [4/4] (2.32ns)   --->   "%mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8" [cnn.cpp:347]   --->   Operation 635 'fmul' 'mul38_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [4/4] (2.32ns)   --->   "%mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9" [cnn.cpp:347]   --->   Operation 636 'fmul' 'mul38_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [4/4] (2.32ns)   --->   "%mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10" [cnn.cpp:347]   --->   Operation 637 'fmul' 'mul38_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [4/4] (2.32ns)   --->   "%mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11" [cnn.cpp:347]   --->   Operation 638 'fmul' 'mul38_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [4/4] (2.32ns)   --->   "%mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12" [cnn.cpp:347]   --->   Operation 639 'fmul' 'mul38_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [4/4] (2.32ns)   --->   "%mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13" [cnn.cpp:347]   --->   Operation 640 'fmul' 'mul38_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [4/4] (2.32ns)   --->   "%mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14" [cnn.cpp:347]   --->   Operation 641 'fmul' 'mul38_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/2] (1.24ns)   --->   "%input_0_load_20 = load i14 %input_0_addr_20" [cnn.cpp:347]   --->   Operation 642 'load' 'input_0_load_20' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 643 [1/2] (1.24ns)   --->   "%input_1_load_20 = load i14 %input_1_addr_20" [cnn.cpp:347]   --->   Operation 643 'load' 'input_1_load_20' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 644 [1/2] (1.24ns)   --->   "%input_2_load_20 = load i14 %input_2_addr_20" [cnn.cpp:347]   --->   Operation 644 'load' 'input_2_load_20' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 645 [1/2] (1.24ns)   --->   "%input_3_load_20 = load i14 %input_3_addr_20" [cnn.cpp:347]   --->   Operation 645 'load' 'input_3_load_20' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 646 [1/1] (0.45ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_20, i2 1, i32 %input_1_load_20, i2 2, i32 %input_2_load_20, i2 3, i32 %input_3_load_20, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 646 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [1/2] (1.24ns)   --->   "%input_0_load_21 = load i14 %input_0_addr_21" [cnn.cpp:347]   --->   Operation 647 'load' 'input_0_load_21' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 648 [1/2] (1.24ns)   --->   "%input_1_load_21 = load i14 %input_1_addr_21" [cnn.cpp:347]   --->   Operation 648 'load' 'input_1_load_21' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 649 [1/2] (1.24ns)   --->   "%input_2_load_21 = load i14 %input_2_addr_21" [cnn.cpp:347]   --->   Operation 649 'load' 'input_2_load_21' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 650 [1/2] (1.24ns)   --->   "%input_3_load_21 = load i14 %input_3_addr_21" [cnn.cpp:347]   --->   Operation 650 'load' 'input_3_load_21' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 651 [1/1] (0.45ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_21, i2 0, i32 %input_1_load_21, i2 1, i32 %input_2_load_21, i2 2, i32 %input_3_load_21, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 651 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/2] (1.24ns)   --->   "%input_0_load_22 = load i14 %input_0_addr_22" [cnn.cpp:347]   --->   Operation 652 'load' 'input_0_load_22' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 653 [1/2] (1.24ns)   --->   "%input_1_load_22 = load i14 %input_1_addr_22" [cnn.cpp:347]   --->   Operation 653 'load' 'input_1_load_22' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 654 [1/2] (1.24ns)   --->   "%input_2_load_22 = load i14 %input_2_addr_22" [cnn.cpp:347]   --->   Operation 654 'load' 'input_2_load_22' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 655 [1/2] (1.24ns)   --->   "%input_3_load_22 = load i14 %input_3_addr_22" [cnn.cpp:347]   --->   Operation 655 'load' 'input_3_load_22' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 656 [1/1] (0.45ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_22, i2 3, i32 %input_1_load_22, i2 0, i32 %input_2_load_22, i2 1, i32 %input_3_load_22, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 656 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/2] (1.24ns)   --->   "%input_0_load_23 = load i14 %input_0_addr_23" [cnn.cpp:347]   --->   Operation 657 'load' 'input_0_load_23' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 658 [1/2] (1.24ns)   --->   "%input_1_load_23 = load i14 %input_1_addr_23" [cnn.cpp:347]   --->   Operation 658 'load' 'input_1_load_23' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 659 [1/2] (1.24ns)   --->   "%input_2_load_23 = load i14 %input_2_addr_23" [cnn.cpp:347]   --->   Operation 659 'load' 'input_2_load_23' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 660 [1/2] (1.24ns)   --->   "%input_3_load_23 = load i14 %input_3_addr_23" [cnn.cpp:347]   --->   Operation 660 'load' 'input_3_load_23' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 661 [1/1] (0.45ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_23, i2 2, i32 %input_1_load_23, i2 3, i32 %input_2_load_23, i2 0, i32 %input_3_load_23, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 661 'sparsemux' 'tmp_23' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/2] (1.24ns)   --->   "%input_0_load_24 = load i14 %input_0_addr_24" [cnn.cpp:347]   --->   Operation 662 'load' 'input_0_load_24' <Predicate = (trunc_ln331_1 == 0)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 663 [1/2] (1.24ns)   --->   "%input_1_load_24 = load i14 %input_1_addr_24" [cnn.cpp:347]   --->   Operation 663 'load' 'input_1_load_24' <Predicate = (trunc_ln331_1 == 1)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 664 [1/2] (1.24ns)   --->   "%input_2_load_24 = load i14 %input_2_addr_24" [cnn.cpp:347]   --->   Operation 664 'load' 'input_2_load_24' <Predicate = (trunc_ln331_1 == 2)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 665 [1/2] (1.24ns)   --->   "%input_3_load_24 = load i14 %input_3_addr_24" [cnn.cpp:347]   --->   Operation 665 'load' 'input_3_load_24' <Predicate = (trunc_ln331_1 == 3)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_6 : Operation 666 [1/1] (0.45ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_24, i2 1, i32 %input_1_load_24, i2 2, i32 %input_2_load_24, i2 3, i32 %input_3_load_24, i32 <undef>, i2 %trunc_ln331_1" [cnn.cpp:347]   --->   Operation 666 'sparsemux' 'tmp_24' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 667 [3/4] (2.32ns)   --->   "%mul = fmul i32 %weight_load, i32 %tmp_s" [cnn.cpp:347]   --->   Operation 667 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 668 [3/4] (2.32ns)   --->   "%mul38_s = fmul i32 %weight_load_1, i32 %tmp_1" [cnn.cpp:347]   --->   Operation 668 'fmul' 'mul38_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [4/4] (2.32ns)   --->   "%mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2" [cnn.cpp:347]   --->   Operation 669 'fmul' 'mul38_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 670 [3/4] (2.32ns)   --->   "%mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3" [cnn.cpp:347]   --->   Operation 670 'fmul' 'mul38_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 671 [3/4] (2.32ns)   --->   "%mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4" [cnn.cpp:347]   --->   Operation 671 'fmul' 'mul38_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 672 [4/4] (2.32ns)   --->   "%mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5" [cnn.cpp:347]   --->   Operation 672 'fmul' 'mul38_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 673 [3/4] (2.32ns)   --->   "%mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6" [cnn.cpp:347]   --->   Operation 673 'fmul' 'mul38_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 674 [3/4] (2.32ns)   --->   "%mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7" [cnn.cpp:347]   --->   Operation 674 'fmul' 'mul38_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 675 [3/4] (2.32ns)   --->   "%mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8" [cnn.cpp:347]   --->   Operation 675 'fmul' 'mul38_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 676 [3/4] (2.32ns)   --->   "%mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9" [cnn.cpp:347]   --->   Operation 676 'fmul' 'mul38_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 677 [3/4] (2.32ns)   --->   "%mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10" [cnn.cpp:347]   --->   Operation 677 'fmul' 'mul38_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 678 [3/4] (2.32ns)   --->   "%mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11" [cnn.cpp:347]   --->   Operation 678 'fmul' 'mul38_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 679 [3/4] (2.32ns)   --->   "%mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12" [cnn.cpp:347]   --->   Operation 679 'fmul' 'mul38_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 680 [3/4] (2.32ns)   --->   "%mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13" [cnn.cpp:347]   --->   Operation 680 'fmul' 'mul38_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 681 [3/4] (2.32ns)   --->   "%mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14" [cnn.cpp:347]   --->   Operation 681 'fmul' 'mul38_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 682 [4/4] (2.32ns)   --->   "%mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15" [cnn.cpp:347]   --->   Operation 682 'fmul' 'mul38_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 683 [4/4] (2.32ns)   --->   "%mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16" [cnn.cpp:347]   --->   Operation 683 'fmul' 'mul38_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 684 [4/4] (2.32ns)   --->   "%mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17" [cnn.cpp:347]   --->   Operation 684 'fmul' 'mul38_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 685 [4/4] (2.32ns)   --->   "%mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18" [cnn.cpp:347]   --->   Operation 685 'fmul' 'mul38_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 686 [4/4] (2.32ns)   --->   "%mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19" [cnn.cpp:347]   --->   Operation 686 'fmul' 'mul38_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 687 [4/4] (2.32ns)   --->   "%mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20" [cnn.cpp:347]   --->   Operation 687 'fmul' 'mul38_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 688 [4/4] (2.32ns)   --->   "%mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21" [cnn.cpp:347]   --->   Operation 688 'fmul' 'mul38_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 689 [4/4] (2.32ns)   --->   "%mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22" [cnn.cpp:347]   --->   Operation 689 'fmul' 'mul38_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 690 [4/4] (2.32ns)   --->   "%mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23" [cnn.cpp:347]   --->   Operation 690 'fmul' 'mul38_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 691 [4/4] (2.32ns)   --->   "%mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24" [cnn.cpp:347]   --->   Operation 691 'fmul' 'mul38_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 692 [2/4] (2.32ns)   --->   "%mul = fmul i32 %weight_load, i32 %tmp_s" [cnn.cpp:347]   --->   Operation 692 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [2/4] (2.32ns)   --->   "%mul38_s = fmul i32 %weight_load_1, i32 %tmp_1" [cnn.cpp:347]   --->   Operation 693 'fmul' 'mul38_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [3/4] (2.32ns)   --->   "%mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2" [cnn.cpp:347]   --->   Operation 694 'fmul' 'mul38_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [2/4] (2.32ns)   --->   "%mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3" [cnn.cpp:347]   --->   Operation 695 'fmul' 'mul38_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [2/4] (2.32ns)   --->   "%mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4" [cnn.cpp:347]   --->   Operation 696 'fmul' 'mul38_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [3/4] (2.32ns)   --->   "%mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5" [cnn.cpp:347]   --->   Operation 697 'fmul' 'mul38_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [2/4] (2.32ns)   --->   "%mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6" [cnn.cpp:347]   --->   Operation 698 'fmul' 'mul38_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [2/4] (2.32ns)   --->   "%mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7" [cnn.cpp:347]   --->   Operation 699 'fmul' 'mul38_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [2/4] (2.32ns)   --->   "%mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8" [cnn.cpp:347]   --->   Operation 700 'fmul' 'mul38_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 701 [2/4] (2.32ns)   --->   "%mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9" [cnn.cpp:347]   --->   Operation 701 'fmul' 'mul38_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [2/4] (2.32ns)   --->   "%mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10" [cnn.cpp:347]   --->   Operation 702 'fmul' 'mul38_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [2/4] (2.32ns)   --->   "%mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11" [cnn.cpp:347]   --->   Operation 703 'fmul' 'mul38_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [2/4] (2.32ns)   --->   "%mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12" [cnn.cpp:347]   --->   Operation 704 'fmul' 'mul38_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 705 [2/4] (2.32ns)   --->   "%mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13" [cnn.cpp:347]   --->   Operation 705 'fmul' 'mul38_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [2/4] (2.32ns)   --->   "%mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14" [cnn.cpp:347]   --->   Operation 706 'fmul' 'mul38_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 707 [3/4] (2.32ns)   --->   "%mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15" [cnn.cpp:347]   --->   Operation 707 'fmul' 'mul38_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 708 [3/4] (2.32ns)   --->   "%mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16" [cnn.cpp:347]   --->   Operation 708 'fmul' 'mul38_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 709 [3/4] (2.32ns)   --->   "%mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17" [cnn.cpp:347]   --->   Operation 709 'fmul' 'mul38_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 710 [3/4] (2.32ns)   --->   "%mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18" [cnn.cpp:347]   --->   Operation 710 'fmul' 'mul38_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [3/4] (2.32ns)   --->   "%mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19" [cnn.cpp:347]   --->   Operation 711 'fmul' 'mul38_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 712 [3/4] (2.32ns)   --->   "%mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20" [cnn.cpp:347]   --->   Operation 712 'fmul' 'mul38_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [3/4] (2.32ns)   --->   "%mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21" [cnn.cpp:347]   --->   Operation 713 'fmul' 'mul38_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 714 [3/4] (2.32ns)   --->   "%mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22" [cnn.cpp:347]   --->   Operation 714 'fmul' 'mul38_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [3/4] (2.32ns)   --->   "%mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23" [cnn.cpp:347]   --->   Operation 715 'fmul' 'mul38_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [3/4] (2.32ns)   --->   "%mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24" [cnn.cpp:347]   --->   Operation 716 'fmul' 'mul38_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 717 [1/4] (2.32ns)   --->   "%mul = fmul i32 %weight_load, i32 %tmp_s" [cnn.cpp:347]   --->   Operation 717 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 718 [1/4] (2.32ns)   --->   "%mul38_s = fmul i32 %weight_load_1, i32 %tmp_1" [cnn.cpp:347]   --->   Operation 718 'fmul' 'mul38_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [2/4] (2.32ns)   --->   "%mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2" [cnn.cpp:347]   --->   Operation 719 'fmul' 'mul38_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/4] (2.32ns)   --->   "%mul38_6 = fmul i32 %weight_load_3, i32 %tmp_3" [cnn.cpp:347]   --->   Operation 720 'fmul' 'mul38_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 721 [1/4] (2.32ns)   --->   "%mul38_7 = fmul i32 %weight_load_4, i32 %tmp_4" [cnn.cpp:347]   --->   Operation 721 'fmul' 'mul38_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [2/4] (2.32ns)   --->   "%mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5" [cnn.cpp:347]   --->   Operation 722 'fmul' 'mul38_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/4] (2.32ns)   --->   "%mul38_1_1 = fmul i32 %weight_load_6, i32 %tmp_6" [cnn.cpp:347]   --->   Operation 723 'fmul' 'mul38_1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 724 [1/4] (2.32ns)   --->   "%mul38_1_2 = fmul i32 %weight_load_7, i32 %tmp_7" [cnn.cpp:347]   --->   Operation 724 'fmul' 'mul38_1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [1/4] (2.32ns)   --->   "%mul38_1_3 = fmul i32 %weight_load_8, i32 %tmp_8" [cnn.cpp:347]   --->   Operation 725 'fmul' 'mul38_1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 726 [1/4] (2.32ns)   --->   "%mul38_1_4 = fmul i32 %weight_load_9, i32 %tmp_9" [cnn.cpp:347]   --->   Operation 726 'fmul' 'mul38_1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [1/4] (2.32ns)   --->   "%mul38_2 = fmul i32 %weight_load_10, i32 %tmp_10" [cnn.cpp:347]   --->   Operation 727 'fmul' 'mul38_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [1/4] (2.32ns)   --->   "%mul38_2_1 = fmul i32 %weight_load_11, i32 %tmp_11" [cnn.cpp:347]   --->   Operation 728 'fmul' 'mul38_2_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/4] (2.32ns)   --->   "%mul38_2_2 = fmul i32 %weight_load_12, i32 %tmp_12" [cnn.cpp:347]   --->   Operation 729 'fmul' 'mul38_2_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [1/4] (2.32ns)   --->   "%mul38_2_3 = fmul i32 %weight_load_13, i32 %tmp_13" [cnn.cpp:347]   --->   Operation 730 'fmul' 'mul38_2_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/4] (2.32ns)   --->   "%mul38_2_4 = fmul i32 %weight_load_14, i32 %tmp_14" [cnn.cpp:347]   --->   Operation 731 'fmul' 'mul38_2_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [2/4] (2.32ns)   --->   "%mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15" [cnn.cpp:347]   --->   Operation 732 'fmul' 'mul38_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [2/4] (2.32ns)   --->   "%mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16" [cnn.cpp:347]   --->   Operation 733 'fmul' 'mul38_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [2/4] (2.32ns)   --->   "%mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17" [cnn.cpp:347]   --->   Operation 734 'fmul' 'mul38_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [2/4] (2.32ns)   --->   "%mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18" [cnn.cpp:347]   --->   Operation 735 'fmul' 'mul38_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [2/4] (2.32ns)   --->   "%mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19" [cnn.cpp:347]   --->   Operation 736 'fmul' 'mul38_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [2/4] (2.32ns)   --->   "%mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20" [cnn.cpp:347]   --->   Operation 737 'fmul' 'mul38_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [2/4] (2.32ns)   --->   "%mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21" [cnn.cpp:347]   --->   Operation 738 'fmul' 'mul38_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [2/4] (2.32ns)   --->   "%mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22" [cnn.cpp:347]   --->   Operation 739 'fmul' 'mul38_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [2/4] (2.32ns)   --->   "%mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23" [cnn.cpp:347]   --->   Operation 740 'fmul' 'mul38_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [2/4] (2.32ns)   --->   "%mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24" [cnn.cpp:347]   --->   Operation 741 'fmul' 'mul38_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 742 [1/4] (2.32ns)   --->   "%mul38_5 = fmul i32 %weight_load_2, i32 %tmp_2" [cnn.cpp:347]   --->   Operation 742 'fmul' 'mul38_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 743 [1/4] (2.32ns)   --->   "%mul38_1 = fmul i32 %weight_load_5, i32 %tmp_5" [cnn.cpp:347]   --->   Operation 743 'fmul' 'mul38_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 744 [1/4] (2.32ns)   --->   "%mul38_3 = fmul i32 %weight_load_15, i32 %tmp_15" [cnn.cpp:347]   --->   Operation 744 'fmul' 'mul38_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 745 [1/4] (2.32ns)   --->   "%mul38_3_1 = fmul i32 %weight_load_16, i32 %tmp_16" [cnn.cpp:347]   --->   Operation 745 'fmul' 'mul38_3_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 746 [1/4] (2.32ns)   --->   "%mul38_3_2 = fmul i32 %weight_load_17, i32 %tmp_17" [cnn.cpp:347]   --->   Operation 746 'fmul' 'mul38_3_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 747 [1/4] (2.32ns)   --->   "%mul38_3_3 = fmul i32 %weight_load_18, i32 %tmp_18" [cnn.cpp:347]   --->   Operation 747 'fmul' 'mul38_3_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 748 [1/4] (2.32ns)   --->   "%mul38_3_4 = fmul i32 %weight_load_19, i32 %tmp_19" [cnn.cpp:347]   --->   Operation 748 'fmul' 'mul38_3_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 749 [1/4] (2.32ns)   --->   "%mul38_4 = fmul i32 %weight_load_20, i32 %tmp_20" [cnn.cpp:347]   --->   Operation 749 'fmul' 'mul38_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 750 [1/4] (2.32ns)   --->   "%mul38_4_1 = fmul i32 %weight_load_21, i32 %tmp_21" [cnn.cpp:347]   --->   Operation 750 'fmul' 'mul38_4_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 751 [1/4] (2.32ns)   --->   "%mul38_4_2 = fmul i32 %weight_load_22, i32 %tmp_22" [cnn.cpp:347]   --->   Operation 751 'fmul' 'mul38_4_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 752 [1/4] (2.32ns)   --->   "%mul38_4_3 = fmul i32 %weight_load_23, i32 %tmp_23" [cnn.cpp:347]   --->   Operation 752 'fmul' 'mul38_4_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 753 [1/4] (2.32ns)   --->   "%mul38_4_4 = fmul i32 %weight_load_24, i32 %tmp_24" [cnn.cpp:347]   --->   Operation 753 'fmul' 'mul38_4_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 754 [7/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 754 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 755 [7/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 755 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 756 [7/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 756 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 757 [7/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 757 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 758 [7/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 758 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 759 [7/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 759 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 760 [7/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 760 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 761 [7/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 761 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 762 [6/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 762 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 763 [6/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 763 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 764 [7/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 764 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 765 [6/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 765 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 766 [6/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 766 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 767 [6/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 767 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 768 [6/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 768 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 769 [7/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 769 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 770 [6/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 770 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 771 [6/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 771 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 772 [5/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 772 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 773 [5/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 773 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 774 [6/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 774 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 775 [5/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 775 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 776 [5/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 776 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 777 [5/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 777 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 778 [5/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 778 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 779 [6/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 779 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 780 [5/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 780 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [5/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 781 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 782 [4/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 782 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 783 [4/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 783 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 784 [5/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 784 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 785 [4/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 785 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 786 [4/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 786 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 787 [4/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 787 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 788 [4/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 788 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [5/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 789 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 790 [4/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 790 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 791 [4/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 791 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 792 [3/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 792 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 793 [3/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 793 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 794 [4/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 794 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 795 [3/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 795 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 796 [3/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 796 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 797 [3/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 797 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 798 [3/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 798 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 799 [4/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 799 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 800 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %empty_60" [cnn.cpp:328]   --->   Operation 800 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 801 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 801 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 802 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 802 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 803 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 803 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 804 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 804 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 805 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 805 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 806 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 806 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 807 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 807 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 808 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 808 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 809 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 809 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 810 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 810 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 811 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 811 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 812 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 812 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 813 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 813 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 814 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 814 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 815 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 815 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 816 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %p_cast" [cnn.cpp:328]   --->   Operation 816 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 817 [2/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:346]   --->   Operation 817 'load' 'output_0_load' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 818 [2/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:346]   --->   Operation 818 'load' 'output_1_load' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 819 [2/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:346]   --->   Operation 819 'load' 'output_2_load' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 820 [2/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:346]   --->   Operation 820 'load' 'output_3_load' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 821 [2/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:346]   --->   Operation 821 'load' 'output_4_load' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 822 [2/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:346]   --->   Operation 822 'load' 'output_5_load' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 823 [2/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:346]   --->   Operation 823 'load' 'output_6_load' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 824 [2/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:346]   --->   Operation 824 'load' 'output_7_load' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 825 [2/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:346]   --->   Operation 825 'load' 'output_8_load' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 826 [2/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:346]   --->   Operation 826 'load' 'output_9_load' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 827 [2/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:346]   --->   Operation 827 'load' 'output_10_load' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 828 [2/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:346]   --->   Operation 828 'load' 'output_11_load' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 829 [2/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:346]   --->   Operation 829 'load' 'output_12_load' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 830 [2/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:346]   --->   Operation 830 'load' 'output_13_load' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 831 [2/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:346]   --->   Operation 831 'load' 'output_14_load' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 832 [2/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:346]   --->   Operation 832 'load' 'output_15_load' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_15 : Operation 833 [3/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 833 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 834 [3/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 834 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 835 [2/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 835 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 836 [2/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 836 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 837 [3/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 837 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 838 [2/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 838 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 839 [2/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 839 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 840 [2/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 840 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 841 [2/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 841 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 842 [3/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 842 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 843 [1/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:346]   --->   Operation 843 'load' 'output_0_load' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 844 [1/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:346]   --->   Operation 844 'load' 'output_1_load' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 845 [1/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:346]   --->   Operation 845 'load' 'output_2_load' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 846 [1/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:346]   --->   Operation 846 'load' 'output_3_load' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 847 [1/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:346]   --->   Operation 847 'load' 'output_4_load' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 848 [1/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:346]   --->   Operation 848 'load' 'output_5_load' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 849 [1/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:346]   --->   Operation 849 'load' 'output_6_load' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 850 [1/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:346]   --->   Operation 850 'load' 'output_7_load' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 851 [1/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:346]   --->   Operation 851 'load' 'output_8_load' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 852 [1/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:346]   --->   Operation 852 'load' 'output_9_load' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 853 [1/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:346]   --->   Operation 853 'load' 'output_10_load' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 854 [1/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:346]   --->   Operation 854 'load' 'output_11_load' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 855 [1/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:346]   --->   Operation 855 'load' 'output_12_load' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 856 [1/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:346]   --->   Operation 856 'load' 'output_13_load' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 857 [1/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:346]   --->   Operation 857 'load' 'output_14_load' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 858 [1/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:346]   --->   Operation 858 'load' 'output_15_load' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_16 : Operation 859 [1/1] (0.49ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %output_0_load, i4 1, i32 %output_1_load, i4 2, i32 %output_2_load, i4 3, i32 %output_3_load, i4 4, i32 %output_4_load, i4 5, i32 %output_5_load, i4 6, i32 %output_6_load, i4 7, i32 %output_7_load, i4 8, i32 %output_8_load, i4 9, i32 %output_9_load, i4 10, i32 %output_10_load, i4 11, i32 %output_11_load, i4 12, i32 %output_12_load, i4 13, i32 %output_13_load, i4 14, i32 %output_14_load, i4 15, i32 %output_15_load, i32 <undef>, i4 %trunc_ln331" [cnn.cpp:346]   --->   Operation 859 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 860 [2/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 860 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 861 [2/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 861 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 862 [1/7] (2.34ns)   --->   "%tmp6 = fadd i32 %mul38_2_1, i32 %mul38_2_3" [cnn.cpp:346]   --->   Operation 862 'fadd' 'tmp6' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 863 [1/7] (2.34ns)   --->   "%tmp8 = fadd i32 %mul38_2_2, i32 %mul38_2_4" [cnn.cpp:346]   --->   Operation 863 'fadd' 'tmp8' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 864 [2/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 864 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 865 [1/7] (2.34ns)   --->   "%tmp13 = fadd i32 %mul38_s, i32 %mul" [cnn.cpp:346]   --->   Operation 865 'fadd' 'tmp13' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 866 [1/7] (2.34ns)   --->   "%tmp15 = fadd i32 %mul38_7, i32 %mul38_6" [cnn.cpp:346]   --->   Operation 866 'fadd' 'tmp15' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 867 [1/7] (2.34ns)   --->   "%tmp18 = fadd i32 %mul38_1_2, i32 %mul38_1_1" [cnn.cpp:346]   --->   Operation 867 'fadd' 'tmp18' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 868 [1/7] (2.34ns)   --->   "%tmp20 = fadd i32 %mul38_1_3, i32 %mul38_2" [cnn.cpp:346]   --->   Operation 868 'fadd' 'tmp20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 869 [2/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 869 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 870 [1/7] (2.34ns)   --->   "%tmp1 = fadd i32 %mul38_4_3, i32 %mul38_4_1" [cnn.cpp:346]   --->   Operation 870 'fadd' 'tmp1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 871 [1/7] (2.34ns)   --->   "%tmp3 = fadd i32 %mul38_3_2, i32 %mul38_3_4" [cnn.cpp:346]   --->   Operation 871 'fadd' 'tmp3' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 872 [7/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 872 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/7] (2.34ns)   --->   "%tmp9 = fadd i32 %mul38_3_1, i32 %mul38_3" [cnn.cpp:346]   --->   Operation 873 'fadd' 'tmp9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [7/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 874 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 875 [7/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 875 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [7/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 876 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 877 [1/7] (2.34ns)   --->   "%tmp21 = fadd i32 %mul38_1_4, i32 %mul38_4_4" [cnn.cpp:346]   --->   Operation 877 'fadd' 'tmp21' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 878 [7/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 878 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 879 [7/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 879 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 880 [6/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 880 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 881 [7/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 881 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [6/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 882 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 883 [6/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 883 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 884 [6/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 884 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 885 [7/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 885 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 886 [6/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 886 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 887 [6/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 887 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 888 [5/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 888 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 889 [6/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 889 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 890 [5/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 890 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 891 [5/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 891 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 892 [5/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 892 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 893 [6/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 893 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 894 [5/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 894 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 895 [5/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 895 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 896 [4/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 896 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 897 [5/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 897 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 898 [4/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 898 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 899 [4/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 899 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 900 [4/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 900 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 901 [5/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 901 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 902 [4/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 902 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 903 [4/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 903 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 904 [3/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 904 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 905 [4/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 905 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 906 [3/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 906 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 907 [3/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 907 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 908 [3/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 908 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 909 [4/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 909 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 910 [3/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 910 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 911 [3/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 911 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 912 [2/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 912 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 913 [3/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 913 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 914 [2/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 914 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 915 [2/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 915 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 916 [2/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 916 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 917 [3/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 917 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 918 [2/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 918 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 919 [2/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 919 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 920 [1/7] (2.34ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul38_3_3" [cnn.cpp:346]   --->   Operation 920 'fadd' 'tmp7' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 921 [2/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 921 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 922 [1/7] (2.34ns)   --->   "%tmp14 = fadd i32 %tmp13, i32 %tmp" [cnn.cpp:346]   --->   Operation 922 'fadd' 'tmp14' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 923 [1/7] (2.34ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %mul38_5" [cnn.cpp:346]   --->   Operation 923 'fadd' 'tmp16' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 924 [1/7] (2.34ns)   --->   "%tmp19 = fadd i32 %tmp18, i32 %mul38_1" [cnn.cpp:346]   --->   Operation 924 'fadd' 'tmp19' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 925 [2/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 925 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 926 [1/7] (2.34ns)   --->   "%tmp2 = fadd i32 %tmp1, i32 %mul38_4_2" [cnn.cpp:346]   --->   Operation 926 'fadd' 'tmp2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 927 [1/7] (2.34ns)   --->   "%tmp4 = fadd i32 %tmp3, i32 %mul38_4" [cnn.cpp:346]   --->   Operation 927 'fadd' 'tmp4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 928 [1/7] (2.34ns)   --->   "%tmp10 = fadd i32 %tmp9, i32 %tmp8" [cnn.cpp:346]   --->   Operation 928 'fadd' 'tmp10' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 929 [7/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 929 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 930 [1/7] (2.34ns)   --->   "%tmp22 = fadd i32 %tmp21, i32 %tmp20" [cnn.cpp:346]   --->   Operation 930 'fadd' 'tmp22' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 931 [7/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 931 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 932 [7/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 932 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 933 [6/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 933 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 934 [7/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 934 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 935 [6/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 935 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 936 [6/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 936 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 937 [5/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 937 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 938 [6/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 938 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 939 [5/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 939 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 940 [5/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 940 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 941 [4/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 941 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 942 [5/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 942 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 943 [4/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 943 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 944 [4/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 944 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 945 [3/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 945 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 946 [4/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 946 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 947 [3/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 947 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 948 [3/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 948 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 949 [2/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 949 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 950 [3/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 950 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 951 [2/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 951 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 952 [2/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 952 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 953 [1/7] (2.34ns)   --->   "%tmp17 = fadd i32 %tmp16, i32 %tmp14" [cnn.cpp:346]   --->   Operation 953 'fadd' 'tmp17' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 954 [2/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 954 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 955 [1/7] (2.34ns)   --->   "%tmp5 = fadd i32 %tmp4, i32 %tmp2" [cnn.cpp:346]   --->   Operation 955 'fadd' 'tmp5' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 956 [1/7] (2.34ns)   --->   "%tmp11 = fadd i32 %tmp10, i32 %tmp7" [cnn.cpp:346]   --->   Operation 956 'fadd' 'tmp11' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 957 [1/7] (2.34ns)   --->   "%tmp23 = fadd i32 %tmp22, i32 %tmp19" [cnn.cpp:346]   --->   Operation 957 'fadd' 'tmp23' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 958 [7/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 958 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 959 [7/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 959 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 960 [6/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 960 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 961 [6/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 961 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 962 [5/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 962 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 963 [5/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 963 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 964 [4/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 964 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 965 [4/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 965 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 966 [3/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 966 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 967 [3/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 967 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 968 [2/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 968 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 969 [2/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 969 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 970 [1/7] (2.34ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp5" [cnn.cpp:346]   --->   Operation 970 'fadd' 'tmp12' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [1/7] (2.34ns)   --->   "%tmp24 = fadd i32 %tmp23, i32 %tmp17" [cnn.cpp:346]   --->   Operation 971 'fadd' 'tmp24' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 972 [7/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 972 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 973 [6/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 973 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 974 [5/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 974 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 975 [4/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 975 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 976 [3/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 976 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 977 [2/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 977 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 998 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 998 'ret' 'ret_ln0' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 978 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_str"   --->   Operation 978 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 979 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 802816, i64 802816, i64 802816"   --->   Operation 979 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 980 [1/1] (0.00ns)   --->   "%specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [cnn.cpp:332]   --->   Operation 980 'specpipeline' 'specpipeline_ln332' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 981 [1/7] (2.34ns)   --->   "%add45_4_4 = fadd i32 %tmp24, i32 %tmp12" [cnn.cpp:346]   --->   Operation 981 'fadd' 'add45_4_4' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.24>
ST_46 : Operation 982 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_14_addr" [cnn.cpp:346]   --->   Operation 982 'store' 'store_ln346' <Predicate = (trunc_ln331 == 14)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 983 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_13_addr" [cnn.cpp:346]   --->   Operation 983 'store' 'store_ln346' <Predicate = (trunc_ln331 == 13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 984 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_12_addr" [cnn.cpp:346]   --->   Operation 984 'store' 'store_ln346' <Predicate = (trunc_ln331 == 12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 985 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_11_addr" [cnn.cpp:346]   --->   Operation 985 'store' 'store_ln346' <Predicate = (trunc_ln331 == 11)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 986 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_10_addr" [cnn.cpp:346]   --->   Operation 986 'store' 'store_ln346' <Predicate = (trunc_ln331 == 10)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 987 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_9_addr" [cnn.cpp:346]   --->   Operation 987 'store' 'store_ln346' <Predicate = (trunc_ln331 == 9)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 988 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_8_addr" [cnn.cpp:346]   --->   Operation 988 'store' 'store_ln346' <Predicate = (trunc_ln331 == 8)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 989 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_7_addr" [cnn.cpp:346]   --->   Operation 989 'store' 'store_ln346' <Predicate = (trunc_ln331 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 990 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_6_addr" [cnn.cpp:346]   --->   Operation 990 'store' 'store_ln346' <Predicate = (trunc_ln331 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 991 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_5_addr" [cnn.cpp:346]   --->   Operation 991 'store' 'store_ln346' <Predicate = (trunc_ln331 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 992 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_4_addr" [cnn.cpp:346]   --->   Operation 992 'store' 'store_ln346' <Predicate = (trunc_ln331 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 993 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_3_addr" [cnn.cpp:346]   --->   Operation 993 'store' 'store_ln346' <Predicate = (trunc_ln331 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 994 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_2_addr" [cnn.cpp:346]   --->   Operation 994 'store' 'store_ln346' <Predicate = (trunc_ln331 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 995 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_1_addr" [cnn.cpp:346]   --->   Operation 995 'store' 'store_ln346' <Predicate = (trunc_ln331 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 996 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_0_addr" [cnn.cpp:346]   --->   Operation 996 'store' 'store_ln346' <Predicate = (trunc_ln331 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_46 : Operation 997 [1/1] (1.24ns)   --->   "%store_ln346 = store i32 %add45_4_4, i16 %output_15_addr" [cnn.cpp:346]   --->   Operation 997 'store' 'store_ln346' <Predicate = (trunc_ln331 == 15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 20 bit ('indvar_flatten14') [27]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten14' [29]  (0.387 ns)

 <State 2>: 2.096ns
The critical path consists of the following:
	'load' operation 16 bit ('indvar_flatten_load', cnn.cpp:329) on local variable 'indvar_flatten' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln329', cnn.cpp:329) [48]  (0.785 ns)
	'select' operation 8 bit ('select_ln328', cnn.cpp:328) [49]  (0.303 ns)
	'add' operation 8 bit ('indvars_iv_next45_mid1', cnn.cpp:328) [59]  (0.705 ns)
	'select' operation 8 bit ('select_ln329_1', cnn.cpp:329) [60]  (0.303 ns)

 <State 3>: 2.877ns
The critical path consists of the following:
	'load' operation 5 bit ('i1_load', cnn.cpp:328) on local variable 'i1', cnn.cpp:328 [44]  (0.000 ns)
	'add' operation 5 bit ('add_ln328', cnn.cpp:328) [45]  (0.707 ns)
	'select' operation 5 bit ('select_ln328_2', cnn.cpp:328) [55]  (0.278 ns)
	'mul' operation 19 bit ('empty_28', cnn.cpp:328) [70]  (1.892 ns)

 <State 4>: 2.720ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln347', cnn.cpp:347) [385]  (0.706 ns)
	'add' operation 14 bit ('add_ln347_21', cnn.cpp:347) [387]  (0.765 ns)
	'getelementptr' operation 14 bit ('input_0_addr_4', cnn.cpp:347) [389]  (0.000 ns)
	'load' operation 32 bit ('input_0_load_4', cnn.cpp:347) on array 'input_0' [417]  (1.248 ns)

 <State 5>: 2.039ns
The critical path consists of the following:
	'add' operation 17 bit ('empty_32', cnn.cpp:328) [80]  (0.791 ns)
	'getelementptr' operation 17 bit ('weight_addr_3', cnn.cpp:328) [82]  (0.000 ns)
	'load' operation 32 bit ('weight_load_2', cnn.cpp:328) on array 'weight' [148]  (1.248 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:347) [270]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:347) [270]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:347) [270]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', cnn.cpp:347) [270]  (2.322 ns)

 <State 10>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp6', cnn.cpp:346) [548]  (2.342 ns)

 <State 11>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 12>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 13>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 14>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 15>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 16>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 17>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp1', cnn.cpp:346) [543]  (2.342 ns)

 <State 18>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 19>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 20>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 21>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 22>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 23>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 24>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp2', cnn.cpp:346) [544]  (2.342 ns)

 <State 25>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 26>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 27>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 28>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 29>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 30>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 31>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp5', cnn.cpp:346) [547]  (2.342 ns)

 <State 32>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 33>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 34>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 35>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 36>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 37>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 38>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('tmp12', cnn.cpp:346) [554]  (2.342 ns)

 <State 39>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 40>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 41>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 42>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 43>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 44>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 45>: 2.342ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add45_4_4', cnn.cpp:346) [567]  (2.342 ns)

 <State 46>: 1.248ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln346', cnn.cpp:346) of variable 'add45_4_4', cnn.cpp:346 on array 'output_14' [570]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
