/* bench 24535.3.0 aa0f15b19c1a */
/* bench 24535.3.1 15248ddbcb83 */
/* bench 24535.3.2 df669dc3abd7 */
/* bench 24535.3.3 5ef0e7ae0ba5 */
/* bench 24535.3.4 cece3d604324 */
/* bench 24535.3.5 1c5e7a2dcea8 */
/* bench 24535.3.6 146fc3d90368 */

#include "cc_driver.h"
#include "cc_sram_mgr.h"

/**
 * cc_sram_mgr_init() - Initializes SRAM pool.
 *      The pool starts right at the beginning of SRAM.
 *      Returns zero for success, negative value otherwise.
 *
 * @drvdata: Associated device driver context
 *
 * Return:
 * 0 for success, negative error code for failure.
 */
int cc_sram_mgr_init(struct cc_drvdata *drvdata)
{
	u32 start = 0;
	struct device *dev = drvdata_to_dev(drvdata);

	if (drvdata->hw_rev < CC_HW_REV_712) {
		/* Pool starts after ROM bytes */
		start = cc_ioread(drvdata, CC_REG(HOST_SEP_SRAM_THRESHOLD));
		if ((start & 0x3) != 0) {
			dev_err(dev, "Invalid SRAM offset 0x%x\n", start);
			return -EINVAL;
		}
	}

	drvdata->sram_free_offset = start;
	return 0;
}

/**
/* bench 4059.3.0 f20de6eadf9b */
/* bench 4059.3.1 c9292fc79644 */
/* bench 4059.3.2 1275089153f3 */
/* bench 4059.3.3 64754a657a1d */
/* bench 4059.3.4 01a73e66b295 */
/* bench 4059.3.5 aab1aaeb36ba */
/* bench 4059.3.6 bd9afee83e3a */
/* bench 4059.3.7 f97a2fc8c685 */
/* bench 4059.3.8 27f8171ba184 */
/* bench 4059.3.9 84d63ad550b8 */
/* bench 4059.3.10 2a6f04e05975 */
/* bench 4059.3.11 d4b317890c14 */
/* bench 4059.3.12 084c1f4ba06f */
 * @size: The requested numer of bytes to allocate
 *
 * Return:
 * Address offset in SRAM or NULL_SRAM_ADDR for failure.
 */
u32 cc_sram_alloc(struct cc_drvdata *drvdata, u32 size)
{
	struct device *dev = drvdata_to_dev(drvdata);
	u32 p;

	if ((size & 0x3)) {
		dev_err(dev, "Requested buffer size (%u) is not multiple of 4",
			size);
		return NULL_SRAM_ADDR;
	}
	if (size > (CC_CC_SRAM_SIZE - drvdata->sram_free_offset)) {
		dev_err(dev, "Not enough space to allocate %u B (at offset %u)\n",
			size, drvdata->sram_free_offset);
		return NULL_SRAM_ADDR;
	}

	p = drvdata->sram_free_offset;
	drvdata->sram_free_offset += size;
	dev_dbg(dev, "Allocated %u B @ %u\n", size, p);
	return p;
}

/**
 * cc_set_sram_desc() - Create const descriptors sequence to
 *	set values in given array into SRAM.
 * Note: each const value can't exceed word size.
 *
 * @src:	  A pointer to array of words to set as consts.
 * @dst:	  The target SRAM buffer to set into
 * @nelement:	  The number of words in "src" array
 * @seq:	  A pointer to the given IN/OUT descriptor sequence
 * @seq_len:	  A pointer to the given IN/OUT sequence length
/* bench 21460.2.0 7246e9e91fe8 */
/* bench 21460.2.1 3088071d88f0 */
/* bench 21460.2.2 c0fa7eae9843 */
/* bench 21460.2.3 2b3457619e86 */
/* bench 21460.2.4 db64dafff1ee */
/* bench 21460.2.5 5a1f7a3fc939 */
/* bench 21460.2.6 5a0b59e90cea */
		      struct cc_hw_desc *seq, unsigned int *seq_len)
{
	u32 i;
	unsigned int idx = *seq_len;

	for (i = 0; i < nelement; i++, idx++) {
		hw_desc_init(&seq[idx]);
		set_din_const(&seq[idx], src[i], sizeof(u32));
		set_dout_sram(&seq[idx], dst + (i * sizeof(u32)), sizeof(u32));
		set_flow_mode(&seq[idx], BYPASS);
	}

	*seq_len = idx;
}
