Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s_nos_isim_beh.exe -prj C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s_nos_beh.prj work.i2s_nos 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s_nos.vhd" into library work
Parsing VHDL file "C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s-nos.vhd" into library work
WARNING:HDLCompiler:685 - "C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s-nos.vhd" Line 32: Overwriting existing primary unit i2s_nos
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity i2s_nos
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/schenk/Documents/GitHub/electronic-projects/xilinx-cpld-demo-v1/ise-14.7/i2s-nos-dac/i2s_nos_isim_beh.exe
Fuse Memory Usage: 30068 KB
Fuse CPU Usage: 593 ms
