# verilog-lang

[![Coverage Status](https://coveralls.io/repos/github/jiegec/verilog-lang/badge.svg?branch=master)](https://coveralls.io/github/jiegec/verilog-lang?branch=master)

An incomplete Verilog(with part of SystemVerilog) parser.
