library verilog;
use verilog.vl_types.all;
entity eightBitShiftRegister is
    port(
        Data_in         : in     vl_logic_vector(7 downto 0);
        Serial_in       : in     vl_logic;
        Op              : in     vl_logic_vector(2 downto 0);
        clk             : in     vl_logic;
        Serial_out      : out    vl_logic;
        Output          : out    vl_logic_vector(7 downto 0)
    );
end eightBitShiftRegister;
