vendor_name = ModelSim
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/romMif.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/alu.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/conversorHex7Seg.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Registrador.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain2.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform1.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain5.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform2.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform1.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/PCHandler.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform2.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform3.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform4.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform6.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform7.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform8.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform9.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform10.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform11.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform5.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform12.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform13.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform14.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform15.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform16.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform17.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform18.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform19.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform20.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform21.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform22.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform23.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform24.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform25.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform26.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform27.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform28.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain3.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform3.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform29.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform30.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform31.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform32.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform33.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform34.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform35.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain1.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform4.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform37.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform38.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform39.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform40.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform41.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform42.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform43.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform44.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform45.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform46.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/mux2way.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain4.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform5.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform47.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform6.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform48.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform49.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform50.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain6.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain7.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain8.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain9.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain10.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/ClockPrescaler.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain12.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain13.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain14.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Chain15.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform7.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform51.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform52.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform53.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform54.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform55.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform56.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform57.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform58.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform59.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform60.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform61.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/Waveform8.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform62.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform63.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform64.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform65.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform66.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform67.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform68.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform69.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform70.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform71.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform72.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/intmux2way.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Waveform73.vwf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/db/relogio.cbx.xml
design_name = hard_block
design_name = relogio
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, relogio, 1
instance = comp, \r1debug[0]~output\, r1debug[0]~output, relogio, 1
instance = comp, \r1debug[1]~output\, r1debug[1]~output, relogio, 1
instance = comp, \r1debug[2]~output\, r1debug[2]~output, relogio, 1
instance = comp, \r1debug[3]~output\, r1debug[3]~output, relogio, 1
instance = comp, \aluflagdebug~output\, aluflagdebug~output, relogio, 1
instance = comp, \outputdebug[0]~output\, outputdebug[0]~output, relogio, 1
instance = comp, \outputdebug[1]~output\, outputdebug[1]~output, relogio, 1
instance = comp, \outputdebug[2]~output\, outputdebug[2]~output, relogio, 1
instance = comp, \outputdebug[3]~output\, outputdebug[3]~output, relogio, 1
instance = comp, \outputdebug[4]~output\, outputdebug[4]~output, relogio, 1
instance = comp, \outputdebug[5]~output\, outputdebug[5]~output, relogio, 1
instance = comp, \outputdebug[6]~output\, outputdebug[6]~output, relogio, 1
instance = comp, \outputdebug[7]~output\, outputdebug[7]~output, relogio, 1
instance = comp, \outputdebug[8]~output\, outputdebug[8]~output, relogio, 1
instance = comp, \outputdebug[9]~output\, outputdebug[9]~output, relogio, 1
instance = comp, \outputdebug[10]~output\, outputdebug[10]~output, relogio, 1
instance = comp, \outputdebug[11]~output\, outputdebug[11]~output, relogio, 1
instance = comp, \aluresultDebug[0]~output\, aluresultDebug[0]~output, relogio, 1
instance = comp, \aluresultDebug[1]~output\, aluresultDebug[1]~output, relogio, 1
instance = comp, \aluresultDebug[2]~output\, aluresultDebug[2]~output, relogio, 1
instance = comp, \aluresultDebug[3]~output\, aluresultDebug[3]~output, relogio, 1
instance = comp, \regA[0]~output\, regA[0]~output, relogio, 1
instance = comp, \regA[1]~output\, regA[1]~output, relogio, 1
instance = comp, \regA[2]~output\, regA[2]~output, relogio, 1
instance = comp, \regA[3]~output\, regA[3]~output, relogio, 1
instance = comp, \regB[0]~output\, regB[0]~output, relogio, 1
instance = comp, \regB[1]~output\, regB[1]~output, relogio, 1
instance = comp, \regB[2]~output\, regB[2]~output, relogio, 1
instance = comp, \regB[3]~output\, regB[3]~output, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, relogio, 1
instance = comp, \SW[12]~input\, SW[12]~input, relogio, 1
instance = comp, \e1|content~6\, e1|content~6, relogio, 1
instance = comp, \Add0~0\, Add0~0, relogio, 1
instance = comp, \counter[0]\, counter[0], relogio, 1
instance = comp, \Add0~2\, Add0~2, relogio, 1
instance = comp, \counter~1\, counter~1, relogio, 1
instance = comp, \counter[1]\, counter[1], relogio, 1
instance = comp, \Add0~4\, Add0~4, relogio, 1
instance = comp, \counter~0\, counter~0, relogio, 1
instance = comp, \counter[2]\, counter[2], relogio, 1
instance = comp, \Add0~6\, Add0~6, relogio, 1
instance = comp, \counter[3]\, counter[3], relogio, 1
instance = comp, \Add0~8\, Add0~8, relogio, 1
instance = comp, \counter[4]\, counter[4], relogio, 1
instance = comp, \Add0~10\, Add0~10, relogio, 1
instance = comp, \counter[5]\, counter[5], relogio, 1
instance = comp, \Equal0~6\, Equal0~6, relogio, 1
instance = comp, \Equal0~7\, Equal0~7, relogio, 1
instance = comp, \Add0~12\, Add0~12, relogio, 1
instance = comp, \counter[6]\, counter[6], relogio, 1
instance = comp, \Add0~14\, Add0~14, relogio, 1
instance = comp, \counter[7]\, counter[7], relogio, 1
instance = comp, \Add0~16\, Add0~16, relogio, 1
instance = comp, \counter[8]\, counter[8], relogio, 1
instance = comp, \Add0~18\, Add0~18, relogio, 1
instance = comp, \counter[9]\, counter[9], relogio, 1
instance = comp, \Equal0~5\, Equal0~5, relogio, 1
instance = comp, \Add0~20\, Add0~20, relogio, 1
instance = comp, \counter[10]\, counter[10], relogio, 1
instance = comp, \Add0~22\, Add0~22, relogio, 1
instance = comp, \counter[11]\, counter[11], relogio, 1
instance = comp, \Add0~24\, Add0~24, relogio, 1
instance = comp, \counter[12]\, counter[12], relogio, 1
instance = comp, \Add0~26\, Add0~26, relogio, 1
instance = comp, \counter[13]\, counter[13], relogio, 1
instance = comp, \Add0~28\, Add0~28, relogio, 1
instance = comp, \counter[14]\, counter[14], relogio, 1
instance = comp, \Add0~30\, Add0~30, relogio, 1
instance = comp, \counter[15]\, counter[15], relogio, 1
instance = comp, \Add0~32\, Add0~32, relogio, 1
instance = comp, \counter[16]\, counter[16], relogio, 1
instance = comp, \Add0~34\, Add0~34, relogio, 1
instance = comp, \counter[17]\, counter[17], relogio, 1
instance = comp, \Add0~36\, Add0~36, relogio, 1
instance = comp, \counter[18]\, counter[18], relogio, 1
instance = comp, \Add0~38\, Add0~38, relogio, 1
instance = comp, \counter[19]\, counter[19], relogio, 1
instance = comp, \Add0~40\, Add0~40, relogio, 1
instance = comp, \counter[20]\, counter[20], relogio, 1
instance = comp, \Add0~42\, Add0~42, relogio, 1
instance = comp, \counter[21]\, counter[21], relogio, 1
instance = comp, \Equal0~1\, Equal0~1, relogio, 1
instance = comp, \Add0~44\, Add0~44, relogio, 1
instance = comp, \counter[22]\, counter[22], relogio, 1
instance = comp, \Add0~46\, Add0~46, relogio, 1
instance = comp, \counter[23]\, counter[23], relogio, 1
instance = comp, \Add0~48\, Add0~48, relogio, 1
instance = comp, \counter[24]\, counter[24], relogio, 1
instance = comp, \Add0~50\, Add0~50, relogio, 1
instance = comp, \counter[25]\, counter[25], relogio, 1
instance = comp, \Equal0~0\, Equal0~0, relogio, 1
instance = comp, \Equal0~2\, Equal0~2, relogio, 1
instance = comp, \Equal0~3\, Equal0~3, relogio, 1
instance = comp, \Equal0~4\, Equal0~4, relogio, 1
instance = comp, \Equal0~8\, Equal0~8, relogio, 1
instance = comp, \e1|content~4\, e1|content~4, relogio, 1
instance = comp, \pc~3\, pc~3, relogio, 1
instance = comp, \pc[2]\, pc[2], relogio, 1
instance = comp, \e1|content~1\, e1|content~1, relogio, 1
instance = comp, \e1|content~0\, e1|content~0, relogio, 1
instance = comp, \SW[11]~input\, SW[11]~input, relogio, 1
instance = comp, \e4|selected[1]~2\, e4|selected[1]~2, relogio, 1
instance = comp, \clock_c|o5[1]\, clock_c|o5[1], relogio, 1
instance = comp, \e15|selected[1]~1\, e15|selected[1]~1, relogio, 1
instance = comp, \q5|Equal0~0\, q5|Equal0~0, relogio, 1
instance = comp, \q5|DOUT[1]\, q5|DOUT[1], relogio, 1
instance = comp, \SW[15]~input\, SW[15]~input, relogio, 1
instance = comp, \clock_c|o6[3]~0\, clock_c|o6[3]~0, relogio, 1
instance = comp, \clock_c|o6[3]~0clkctrl\, clock_c|o6[3]~0clkctrl, relogio, 1
instance = comp, \clock_c|o6[1]\, clock_c|o6[1], relogio, 1
instance = comp, \e16|selected[1]~1\, e16|selected[1]~1, relogio, 1
instance = comp, \q6|Equal0~0\, q6|Equal0~0, relogio, 1
instance = comp, \q6|DOUT[1]\, q6|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~6\, e2|selected[1]~6, relogio, 1
instance = comp, \clock_c|Equal0~1\, clock_c|Equal0~1, relogio, 1
instance = comp, \clock_c|Equal0~1clkctrl\, clock_c|Equal0~1clkctrl, relogio, 1
instance = comp, \clock_c|o2[1]\, clock_c|o2[1], relogio, 1
instance = comp, \q2|DOUT[1]\, q2|DOUT[1], relogio, 1
instance = comp, \clock_c|Equal0~3\, clock_c|Equal0~3, relogio, 1
instance = comp, \clock_c|Equal0~3clkctrl\, clock_c|Equal0~3clkctrl, relogio, 1
instance = comp, \clock_c|o4[1]\, clock_c|o4[1], relogio, 1
instance = comp, \SW[7]~input\, SW[7]~input, relogio, 1
instance = comp, \e14|selected[1]~1\, e14|selected[1]~1, relogio, 1
instance = comp, \q4|Equal0~0\, q4|Equal0~0, relogio, 1
instance = comp, \q4|DOUT[1]\, q4|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~4\, e2|selected[1]~4, relogio, 1
instance = comp, \clock_c|Equal0~0\, clock_c|Equal0~0, relogio, 1
instance = comp, \clock_c|Equal0~0clkctrl\, clock_c|Equal0~0clkctrl, relogio, 1
instance = comp, \clock_c|o1[1]\, clock_c|o1[1], relogio, 1
instance = comp, \q1|DOUT[1]\, q1|DOUT[1], relogio, 1
instance = comp, \clock_c|Equal0~2\, clock_c|Equal0~2, relogio, 1
instance = comp, \clock_c|Equal0~2clkctrl\, clock_c|Equal0~2clkctrl, relogio, 1
instance = comp, \clock_c|o3[1]\, clock_c|o3[1], relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, relogio, 1
instance = comp, \e13|selected[1]~1\, e13|selected[1]~1, relogio, 1
instance = comp, \q3|Equal0~0\, q3|Equal0~0, relogio, 1
instance = comp, \q3|DOUT[1]\, q3|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~5\, e2|selected[1]~5, relogio, 1
instance = comp, \e2|selected[1]~7\, e2|selected[1]~7, relogio, 1
instance = comp, \e1|content~2\, e1|content~2, relogio, 1
instance = comp, \SW[10]~input\, SW[10]~input, relogio, 1
instance = comp, \e3|Add0~3\, e3|Add0~3, relogio, 1
instance = comp, \e3|Add0~4\, e3|Add0~4, relogio, 1
instance = comp, \e3|Add0~13\, e3|Add0~13, relogio, 1
instance = comp, \SW[13]~input\, SW[13]~input, relogio, 1
instance = comp, \e4|selected[3]~4\, e4|selected[3]~4, relogio, 1
instance = comp, \e4|selected[3]~5\, e4|selected[3]~5, relogio, 1
instance = comp, \clock_c|o5[3]\, clock_c|o5[3], relogio, 1
instance = comp, \e15|selected[3]~0\, e15|selected[3]~0, relogio, 1
instance = comp, \q5|DOUT[3]\, q5|DOUT[3], relogio, 1
instance = comp, \SW[17]~input\, SW[17]~input, relogio, 1
instance = comp, \clock_c|o6[3]\, clock_c|o6[3], relogio, 1
instance = comp, \e16|selected[3]~0\, e16|selected[3]~0, relogio, 1
instance = comp, \q6|DOUT[3]\, q6|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~14\, e2|selected[3]~14, relogio, 1
instance = comp, \clock_c|o1[3]\, clock_c|o1[3], relogio, 1
instance = comp, \q1|DOUT[3]\, q1|DOUT[3], relogio, 1
instance = comp, \clock_c|o2[3]\, clock_c|o2[3], relogio, 1
instance = comp, \q2|DOUT[3]\, q2|DOUT[3], relogio, 1
instance = comp, \SW[9]~input\, SW[9]~input, relogio, 1
instance = comp, \clock_c|o4[3]\, clock_c|o4[3], relogio, 1
instance = comp, \e14|selected[3]~0\, e14|selected[3]~0, relogio, 1
instance = comp, \q4|DOUT[3]\, q4|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~12\, e2|selected[3]~12, relogio, 1
instance = comp, \clock_c|o3[3]\, clock_c|o3[3], relogio, 1
instance = comp, \SW[5]~input\, SW[5]~input, relogio, 1
instance = comp, \e13|selected[3]~0\, e13|selected[3]~0, relogio, 1
instance = comp, \q3|DOUT[3]\, q3|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~13\, e2|selected[3]~13, relogio, 1
instance = comp, \e2|selected[3]~15\, e2|selected[3]~15, relogio, 1
instance = comp, \e3|Add0~8\, e3|Add0~8, relogio, 1
instance = comp, \e3|Add0~6\, e3|Add0~6, relogio, 1
instance = comp, \e3|Add0~9\, e3|Add0~9, relogio, 1
instance = comp, \e3|Add0~11\, e3|Add0~11, relogio, 1
instance = comp, \e4|selected[0]~0\, e4|selected[0]~0, relogio, 1
instance = comp, \e4|selected[0]~1\, e4|selected[0]~1, relogio, 1
instance = comp, \clock_c|o5[0]\, clock_c|o5[0], relogio, 1
instance = comp, \e15|selected[0]~2\, e15|selected[0]~2, relogio, 1
instance = comp, \q5|DOUT[0]\, q5|DOUT[0], relogio, 1
instance = comp, \SW[14]~input\, SW[14]~input, relogio, 1
instance = comp, \clock_c|o6[0]\, clock_c|o6[0], relogio, 1
instance = comp, \e16|selected[0]~2\, e16|selected[0]~2, relogio, 1
instance = comp, \q6|DOUT[0]\, q6|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~2\, e2|selected[0]~2, relogio, 1
instance = comp, \clock_c|o2[0]\, clock_c|o2[0], relogio, 1
instance = comp, \q2|DOUT[0]\, q2|DOUT[0], relogio, 1
instance = comp, \clock_c|o1[0]\, clock_c|o1[0], relogio, 1
instance = comp, \q1|DOUT[0]\, q1|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~0\, e2|selected[0]~0, relogio, 1
instance = comp, \clock_c|o4[0]\, clock_c|o4[0], relogio, 1
instance = comp, \SW[6]~input\, SW[6]~input, relogio, 1
instance = comp, \e14|selected[0]~2\, e14|selected[0]~2, relogio, 1
instance = comp, \q4|DOUT[0]\, q4|DOUT[0], relogio, 1
instance = comp, \clock_c|o3[0]\, clock_c|o3[0], relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, relogio, 1
instance = comp, \e13|selected[0]~2\, e13|selected[0]~2, relogio, 1
instance = comp, \q3|DOUT[0]\, q3|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~1\, e2|selected[0]~1, relogio, 1
instance = comp, \e2|selected[0]~3\, e2|selected[0]~3, relogio, 1
instance = comp, \pc~2\, pc~2, relogio, 1
instance = comp, \e1|content~7\, e1|content~7, relogio, 1
instance = comp, \pc~4\, pc~4, relogio, 1
instance = comp, \pc[3]\, pc[3], relogio, 1
instance = comp, \pc~6\, pc~6, relogio, 1
instance = comp, \pc[0]~feeder\, pc[0]~feeder, relogio, 1
instance = comp, \pc[0]\, pc[0], relogio, 1
instance = comp, \e1|content~5\, e1|content~5, relogio, 1
instance = comp, \pc~5\, pc~5, relogio, 1
instance = comp, \pc[1]\, pc[1], relogio, 1
instance = comp, \clock_c|Equal0~4\, clock_c|Equal0~4, relogio, 1
instance = comp, \clock_c|Equal0~4clkctrl\, clock_c|Equal0~4clkctrl, relogio, 1
instance = comp, \clock_c|o5[2]\, clock_c|o5[2], relogio, 1
instance = comp, \e15|selected[2]~3\, e15|selected[2]~3, relogio, 1
instance = comp, \q5|DOUT[2]\, q5|DOUT[2], relogio, 1
instance = comp, \SW[16]~input\, SW[16]~input, relogio, 1
instance = comp, \clock_c|o6[2]\, clock_c|o6[2], relogio, 1
instance = comp, \e16|selected[2]~3\, e16|selected[2]~3, relogio, 1
instance = comp, \q6|DOUT[2]\, q6|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~10\, e2|selected[2]~10, relogio, 1
instance = comp, \clock_c|o2[2]\, clock_c|o2[2], relogio, 1
instance = comp, \q2|DOUT[2]\, q2|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~8\, e2|selected[2]~8, relogio, 1
instance = comp, \clock_c|o4[2]\, clock_c|o4[2], relogio, 1
instance = comp, \SW[8]~input\, SW[8]~input, relogio, 1
instance = comp, \e14|selected[2]~3\, e14|selected[2]~3, relogio, 1
instance = comp, \q4|DOUT[2]\, q4|DOUT[2], relogio, 1
instance = comp, \SW[4]~input\, SW[4]~input, relogio, 1
instance = comp, \clock_c|o3[2]\, clock_c|o3[2], relogio, 1
instance = comp, \e13|selected[2]~3\, e13|selected[2]~3, relogio, 1
instance = comp, \q3|DOUT[2]\, q3|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~9\, e2|selected[2]~9, relogio, 1
instance = comp, \e2|selected[2]~11\, e2|selected[2]~11, relogio, 1
instance = comp, \e3|Equal0~0\, e3|Equal0~0, relogio, 1
instance = comp, \e4|selected[2]~3\, e4|selected[2]~3, relogio, 1
instance = comp, \clock_c|o1[2]\, clock_c|o1[2], relogio, 1
instance = comp, \q1|DOUT[2]\, q1|DOUT[2], relogio, 1
instance = comp, \e6|rascSaida7seg[0]~0\, e6|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e6|rascSaida7seg[1]~1\, e6|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e6|rascSaida7seg[2]~2\, e6|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e6|rascSaida7seg[3]~3\, e6|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e6|rascSaida7seg[4]~4\, e6|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e6|rascSaida7seg[5]~5\, e6|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e6|rascSaida7seg[6]~6\, e6|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e7|rascSaida7seg[0]~0\, e7|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e7|rascSaida7seg[1]~1\, e7|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e7|rascSaida7seg[2]~2\, e7|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e7|rascSaida7seg[3]~3\, e7|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e7|rascSaida7seg[4]~4\, e7|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e7|rascSaida7seg[5]~5\, e7|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e7|rascSaida7seg[6]~6\, e7|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e8|rascSaida7seg[0]~0\, e8|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e8|rascSaida7seg[1]~1\, e8|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e8|rascSaida7seg[2]~2\, e8|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e8|rascSaida7seg[3]~3\, e8|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e8|rascSaida7seg[4]~4\, e8|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e8|rascSaida7seg[5]~5\, e8|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e8|rascSaida7seg[6]~6\, e8|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e9|rascSaida7seg[0]~0\, e9|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e9|rascSaida7seg[1]~1\, e9|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e9|rascSaida7seg[2]~2\, e9|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e9|rascSaida7seg[3]~3\, e9|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e9|rascSaida7seg[4]~4\, e9|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e9|rascSaida7seg[5]~5\, e9|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e9|rascSaida7seg[6]~6\, e9|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e10|rascSaida7seg[0]~0\, e10|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e10|rascSaida7seg[1]~1\, e10|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e10|rascSaida7seg[2]~2\, e10|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e10|rascSaida7seg[3]~3\, e10|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e10|rascSaida7seg[4]~4\, e10|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e10|rascSaida7seg[5]~5\, e10|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e10|rascSaida7seg[6]~6\, e10|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e11|rascSaida7seg[0]~0\, e11|rascSaida7seg[0]~0, relogio, 1
instance = comp, \e11|rascSaida7seg[1]~1\, e11|rascSaida7seg[1]~1, relogio, 1
instance = comp, \e11|rascSaida7seg[2]~2\, e11|rascSaida7seg[2]~2, relogio, 1
instance = comp, \e11|rascSaida7seg[3]~3\, e11|rascSaida7seg[3]~3, relogio, 1
instance = comp, \e11|rascSaida7seg[4]~4\, e11|rascSaida7seg[4]~4, relogio, 1
instance = comp, \e11|rascSaida7seg[5]~5\, e11|rascSaida7seg[5]~5, relogio, 1
instance = comp, \e11|rascSaida7seg[6]~6\, e11|rascSaida7seg[6]~6, relogio, 1
instance = comp, \e1|content~8\, e1|content~8, relogio, 1
instance = comp, \e1|content~9\, e1|content~9, relogio, 1
instance = comp, \e1|content~3\, e1|content~3, relogio, 1
instance = comp, \e1|content~10\, e1|content~10, relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, relogio, 1
