Report file after 170000000 simulations:

1.) Summary of most leaking (and already active) probing sets per clock cycle: 

Cycle 1: @[N15(1), \first_module/wire_output_bd_stage1_share3(1)] ==> [\rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.4592 --> OKAY
Cycle 2: @[\secon_module/b0c0d0_stage1_share1(1), \output_sbox_share1[3](2)] ==> [sbox_out_num3_domain_3_reg(2), sbox_out_num3_domain_2_reg(2), sbox_out_num3_domain_1_reg(2), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.61299 --> OKAY
Cycle 3: @[\secon_module/wire_output_abd_stage1_share2(3), \secon_module/a_pipelined_share2_reg(3)] ==> [\secon_module/a_pipelined_share2_reg(3), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3)] -log10(p) = 5.61955 --> LEAKAGE
Cycle 4: @[N21(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \rand_bit_cycle3[11](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 4.92564 --> OKAY
Cycle 5: @[N37(4), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 5.49446 --> LEAKAGE

2.) Summary of the most leakging (and already active) probing sets: 

@[\secon_module/wire_output_abd_stage1_share2(3), \secon_module/a_pipelined_share2_reg(3)] ==> [\secon_module/a_pipelined_share2_reg(3), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3)] -log10(p) = 5.61955 --> LEAKAGE
@[N37(4), \first_module/wire_output_bd_stage1_share1(5)] ==> [\first_module/b0d0_stage1_share1_reg(5), \first_module/output_b_stage1_share1(5), \first_module/output_d_stage1_share1(5), \first_module/b_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[9](5), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 5.49446 --> LEAKAGE
@[N38(2), \secon_module/wire_output_abd_stage1_share2(5)] ==> [\secon_module/a0b0_stage1_share2_reg(5), \secon_module/a0d0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/a0b0d0_stage1_share2_reg(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_a_stage1_share2(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[57](5), \rand_bit_cycle3[18](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 5.44826 --> LEAKAGE
@[N36(3), \first_module/a0b0_stage1_share1(3)] ==> [\rand_bit_cycle1[17](3), \sbox_input_share1[0](3), \sbox_input_share1[1](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[10](3), \rand_bit_cycle3[18](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 5.39381 --> LEAKAGE
@[\first_module/wire_output_bc_stage1_share2(1), N50(3)] ==> [\rand_bit_cycle3[23](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), \first_module/b0c0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \rand_bit_cycle2[23](1)] -log10(p) = 5.34295 --> LEAKAGE
@[\secon_module/b0_stage1_share1(2), \first_module/wire_output_bc_stage1_share3(5)] ==> [\rand_bit_cycle2[8](5), \rand_bit_cycle2[23](5), \rand_bit_cycle1[41](2), \sbox_input_share1[5](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[37](2)] -log10(p) = 5.12716 --> LEAKAGE
@[N21(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \rand_bit_cycle3[11](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 4.92564 --> OKAY
@[\secon_module/a0c0d0_stage1_share1(2), \first_module/c_share1(3)] ==> [\sbox_input_share2[2](3), \rand_bit_cycle1[7](3), \rand_bit_cycle1[11](3), \rand_bit_cycle1[52](2), \sbox_input_share1[4](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 4.88824 --> OKAY
@[\first_module/wire_output_ab_stage1_share3(1), N17(4)] ==> [\rand_bit_cycle3[9](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle2[5](1), \rand_bit_cycle2[20](1)] -log10(p) = 4.85139 --> OKAY
@[\first_module/wire_output_a_stage1_share1(1), \first_module/d0_stage1_share1(3)] ==> [\rand_bit_cycle1[16](3), \sbox_input_share1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[12](3), \first_module/output_a_stage1_share1(1), \rand_bit_cycle2[1](1)] -log10(p) = 4.85068 --> OKAY
@[\first_module/wire_output_bcd_stage1_share3(2), \secon_module/a0b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[51](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), \rand_bit_cycle2[14](2), \rand_bit_cycle2[29](2)] -log10(p) = 4.84842 --> OKAY
@[N28(3), \first_module/d0_stage1_share1(5)] ==> [\rand_bit_cycle1[16](5), \sbox_input_share1[3](5), \rand_bit_cycle1[4](5), \rand_bit_cycle1[12](5), \rand_bit_cycle3[13](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 4.7726 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(2), \first_module/wire_output_abcd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3), \rand_bit_cycle1[53](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 4.73807 --> OKAY
@[\output_sbox_share2[6](3), \secon_module/b0c0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[53](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4), sbox_out_num6_domain_6_reg(3), sbox_out_num6_domain_5_reg(3), sbox_out_num6_domain_4_reg(3)] -log10(p) = 4.72177 --> OKAY
@[\first_module/wire_output_bc_stage1_share1(1), \first_module/wire_output_cd_stage1_share2(5)] ==> [\first_module/c0d0_stage1_share2_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[25](5), \first_module/b0c0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \rand_bit_cycle2[8](1)] -log10(p) = 4.68984 --> OKAY
@[\secon_module/wire_output_abd_stage1_share3(1), \output_sbox_share2[1](3)] ==> [sbox_out_num1_domain_6_reg(3), sbox_out_num1_domain_5_reg(3), sbox_out_num1_domain_4_reg(3), \rand_bit_cycle2[42](1), \rand_bit_cycle2[57](1)] -log10(p) = 4.63043 --> OKAY
@[\first_module/wire_output_cd_stage1_share2(4), \first_module/a_share1(4)] ==> [\sbox_input_share2[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[9](4), \first_module/c0d0_stage1_share2_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[25](4)] -log10(p) = 4.62608 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(1), \output_sbox_share1[3](2)] ==> [sbox_out_num3_domain_3_reg(2), sbox_out_num3_domain_2_reg(2), sbox_out_num3_domain_1_reg(2), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.61299 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(1), \first_module/wire_output_d_stage1_share3(3)] ==> [\rand_bit_cycle2[4](3), \rand_bit_cycle2[19](3), \first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1)] -log10(p) = 4.57396 --> OKAY
@[N37(2), \first_module/c0_stage1_share1(4)] ==> [\rand_bit_cycle1[15](4), \sbox_input_share1[2](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[17](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 4.53589 --> OKAY
@[\first_module/wire_output_c_stage1_share2(4), N11(5)] ==> [\rand_bit_cycle3[6](5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5), \first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4)] -log10(p) = 4.53517 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/d0_stage1_share1(3)] ==> [\rand_bit_cycle1[16](3), \sbox_input_share1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[12](3), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 4.5038 --> OKAY
@[\first_module/wire_output_acd_stage1_share1(3), N30(4)] ==> [\rand_bit_cycle3[14](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \first_module/a0c0_stage1_share1_reg(3), \first_module/a0d0_stage1_share1_reg(3), \first_module/c0d0_stage1_share1_reg(3), \first_module/a0c0d0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/output_d_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[13](3)] -log10(p) = 4.49194 --> OKAY
@[N26(2), \secon_module/wire_output_abc_stage1_share1(4)] ==> [\secon_module/a0b0_stage1_share1_reg(4), \secon_module/a0c0_stage1_share1_reg(4), \secon_module/b0c0_stage1_share1_reg(4), \secon_module/a0b0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[41](4), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.4782 --> OKAY
@[N15(1), \first_module/wire_output_bd_stage1_share3(1)] ==> [\rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.4592 --> OKAY
@[N18(1), \first_module/wire_output_bd_stage1_share3(1)] ==> [\rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.4592 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_d_stage1_share3(3)] ==> [\rand_bit_cycle2[4](3), \rand_bit_cycle2[19](3), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 4.43831 --> OKAY
@[\output_sbox_share1[4](2), \first_module/wire_output_ab_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[20](4), sbox_out_num4_domain_3_reg(2), sbox_out_num4_domain_2_reg(2), sbox_out_num4_domain_1_reg(2)] -log10(p) = 4.37557 --> OKAY
@[\secon_module/wire_output_c_stage1_share3(2), \secon_module/d_share2(4)] ==> [\sbox_input_share3[7](4), \rand_bit_cycle1[35](4), \rand_bit_cycle1[31](4), \rand_bit_cycle2[33](2), \rand_bit_cycle2[48](2)] -log10(p) = 4.37377 --> OKAY
@[N50(3), N9(5)] ==> [\rand_bit_cycle3[5](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[23](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 4.35468 --> OKAY
@[\secon_module/wire_output_cd_stage1_share1(2), \secon_module/a_share1(4)] ==> [\sbox_input_share2[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[36](4), \secon_module/c0d0_stage1_share1_reg(2), \secon_module/output_c_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/c_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[40](2)] -log10(p) = 4.29356 --> OKAY
@[\first_module/wire_output_b_stage1_share1(3), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \first_module/output_b_stage1_share1(3), \rand_bit_cycle2[2](3)] -log10(p) = 4.28566 --> OKAY
@[N15(1), \first_module/wire_output_bd_stage1_share2(1)] ==> [\first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.27416 --> OKAY
@[N18(1), \first_module/wire_output_bd_stage1_share2(1)] ==> [\first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.27416 --> OKAY
@[N15(1), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.25908 --> OKAY
@[N18(1), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 4.25908 --> OKAY
@[\secon_module/c0d0_stage1_share1(4), \secon_module/wire_output_b_stage1_share2(5)] ==> [\secon_module/b_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \rand_bit_cycle2[47](5), \rand_bit_cycle1[49](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4)] -log10(p) = 4.23543 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(3), \secon_module/a0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[46](5), \sbox_input_share1[4](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[39](5), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[27](3)] -log10(p) = 4.22769 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(1), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1)] -log10(p) = 4.20844 --> OKAY
@[N37(2), \first_module/wire_output_ac_stage1_share2(4)] ==> [\first_module/a0c0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[21](4), \rand_bit_cycle3[17](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 4.18437 --> OKAY
@[N31(3), \secon_module/wire_output_ac_stage1_share1(4)] ==> [\secon_module/a0c0_stage1_share1_reg(4), \secon_module/output_a_stage1_share1(4), \secon_module/output_c_stage1_share1(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[36](4), \rand_bit_cycle3[15](3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3)] -log10(p) = 4.17009 --> OKAY
@[N26(2), \secon_module/wire_output_cd_stage1_share1(5)] ==> [\secon_module/c0d0_stage1_share1_reg(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[40](5), \rand_bit_cycle3[13](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 4.15477 --> OKAY
@[\output_sbox_share1[2](2), \first_module/wire_output_b_stage1_share2(5)] ==> [\first_module/b_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[17](5), sbox_out_num2_domain_3_reg(2), sbox_out_num2_domain_2_reg(2), sbox_out_num2_domain_1_reg(2)] -log10(p) = 4.14152 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 4.13267 --> OKAY
@[N5(4), N12(5)] ==> [\rand_bit_cycle3[5](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[2](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 4.1301 --> OKAY
@[N22(2), N41(4)] ==> [\rand_bit_cycle3[20](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[10](2), \secon_module/reg_output_ab_stage1_share1(2), \secon_module/reg_output_ac_stage1_share1(2), \secon_module/reg_output_ad_stage1_share1(2), \secon_module/reg_output_bc_stage1_share1(2), \secon_module/reg_output_bd_stage1_share1(2), \secon_module/reg_output_cd_stage1_share1(2), \secon_module/reg_output_abc_stage1_share1(2), \secon_module/reg_output_abd_stage1_share1(2), \secon_module/reg_output_acd_stage1_share1(2), \secon_module/reg_output_bcd_stage1_share1(2), \secon_module/reg_output_abcd_stage1_share1(2), output_x7_share1(2), output_x6_share1(2), output_x5_share1(2), output_x4_share1(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 4.12736 --> OKAY
@[\secon_module/a_share1(2), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), \sbox_input_share2[4](2), \rand_bit_cycle1[32](2), \rand_bit_cycle1[36](2)] -log10(p) = 4.1236 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(2), \secon_module/wire_output_abd_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3), \rand_bit_cycle2[12](2), \rand_bit_cycle2[27](2)] -log10(p) = 4.11991 --> OKAY
@[\first_module/a0d0_stage1_share1(2), \secon_module/wire_output_acd_stage1_share2(4)] ==> [\secon_module/a0c0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/c0d0_stage1_share2_reg(4), \secon_module/a0c0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_c_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[58](4), \rand_bit_cycle1[19](2), \sbox_input_share1[0](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[12](2)] -log10(p) = 4.0982 --> OKAY
@[\secon_module/wire_output_b_stage1_share1(1), \secon_module/a0b0_stage1_share1(2)] ==> [\rand_bit_cycle1[44](2), \sbox_input_share1[4](2), \sbox_input_share1[5](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[37](2), \secon_module/output_b_stage1_share1(1), \rand_bit_cycle2[32](1)] -log10(p) = 4.09676 --> OKAY
@[\first_module/wire_output_abd_stage1_share3(1), \first_module/wire_output_ac_stage1_share1(4)] ==> [\first_module/a0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[6](4), \rand_bit_cycle2[12](1), \rand_bit_cycle2[27](1)] -log10(p) = 4.08677 --> OKAY
@[\secon_module/d0_stage1_share1(1), \secon_module/wire_output_cd_stage1_share3(2)] ==> [\rand_bit_cycle2[40](2), \rand_bit_cycle2[55](2), \rand_bit_cycle1[43](1), \sbox_input_share1[7](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[39](1)] -log10(p) = 4.08667 --> OKAY
@[\secon_module/b_share2(3), \secon_module/wire_output_ad_stage1_share3(4)] ==> [\rand_bit_cycle2[37](4), \rand_bit_cycle2[52](4), \sbox_input_share3[5](3), \rand_bit_cycle1[33](3), \rand_bit_cycle1[29](3)] -log10(p) = 4.08287 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_a_stage1_share2(3)] ==> [\first_module/a_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \rand_bit_cycle2[16](3), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 4.05954 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(1), \secon_module/wire_output_abd_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3), \secon_module/a0b0_stage1_share1_reg(1), \secon_module/a0d0_stage1_share1_reg(1), \secon_module/b0d0_stage1_share1_reg(1), \secon_module/a0b0d0_stage1_share1_reg(1), \secon_module/output_a_stage1_share1(1), \secon_module/output_b_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/a_pipelined_share1_reg(1), \secon_module/b_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[42](1)] -log10(p) = 4.03423 --> OKAY
@[\secon_module/a0c0d0_stage1_share1(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \rand_bit_cycle1[52](4), \sbox_input_share1[4](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4)] -log10(p) = 4.0288 --> OKAY
@[N43(2), \secon_module/b0_stage1_share1(5)] ==> [\rand_bit_cycle1[41](5), \sbox_input_share1[5](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[37](5), \rand_bit_cycle3[21](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 4.0277 --> OKAY
@[\secon_module/wire_output_cd_stage1_share3(3), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle2[40](3), \rand_bit_cycle2[55](3)] -log10(p) = 4.02604 --> OKAY
@[\secon_module/wire_output_abc_stage1_share3(1), \first_module/wire_output_ab_stage1_share3(2)] ==> [\rand_bit_cycle2[5](2), \rand_bit_cycle2[20](2), \rand_bit_cycle2[41](1), \rand_bit_cycle2[56](1)] -log10(p) = 4.01882 --> OKAY
@[N30(5), \first_module/wire_output_ad_stage1_share2(5)] ==> [\first_module/a0d0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[22](5), \rand_bit_cycle3[14](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 4.01844 --> OKAY
@[\first_module/d0_stage1_share1(4), \secon_module/a0c0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[52](5), \sbox_input_share1[4](5), \sbox_input_share1[6](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[30](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[38](5), \rand_bit_cycle1[39](5), \rand_bit_cycle1[16](4), \sbox_input_share1[3](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[12](4)] -log10(p) = 3.99671 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_ab_stage1_share3(2)] ==> [\rand_bit_cycle2[5](2), \rand_bit_cycle2[20](2), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.99557 --> OKAY
@[\output_sbox_share2[5](5), N12(5)] ==> [\rand_bit_cycle3[5](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), sbox_out_num5_domain_6_reg(5), sbox_out_num5_domain_5_reg(5), sbox_out_num5_domain_4_reg(5)] -log10(p) = 3.98966 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \output_sbox_share3[0](2)] ==> [sbox_out_num0_domain_9_reg(2), sbox_out_num0_domain_8_reg(2), sbox_out_num0_domain_7_reg(2), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.97969 --> OKAY
@[\first_module/wire_output_d_stage1_share1(3), \first_module/wire_output_ac_stage1_share3(5)] ==> [\rand_bit_cycle2[6](5), \rand_bit_cycle2[21](5), \first_module/output_d_stage1_share1(3), \rand_bit_cycle2[4](3)] -log10(p) = 3.97763 --> OKAY
@[N31(1), \first_module/d_pipelined_share2_reg(2)] ==> [\first_module/d_pipelined_share2_reg(2), \rand_bit_cycle3[15](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.97109 --> OKAY
@[N29(1), \first_module/d_pipelined_share2_reg(2)] ==> [\first_module/d_pipelined_share2_reg(2), \rand_bit_cycle3[15](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.97109 --> OKAY
@[N36(4), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[18](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.96995 --> OKAY
@[\first_module/a0b0c0_stage1_share1(3), \secon_module/wire_output_ac_stage1_share2(3)] ==> [\secon_module/a0c0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[51](3), \rand_bit_cycle1[23](3), \sbox_input_share1[0](3), \sbox_input_share1[1](3), \sbox_input_share1[2](3), \rand_bit_cycle1[1](3), \rand_bit_cycle1[2](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[9](3), \rand_bit_cycle1[10](3), \rand_bit_cycle1[11](3)] -log10(p) = 3.96405 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \first_module/wire_output_ac_stage1_share3(2)] ==> [\rand_bit_cycle2[6](2), \rand_bit_cycle2[21](2), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.95608 --> OKAY
@[\first_module/wire_output_bcd_stage1_share1(1), \output_sbox_share1[2](3)] ==> [sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3), \first_module/b0c0_stage1_share1_reg(1), \first_module/b0d0_stage1_share1_reg(1), \first_module/c0d0_stage1_share1_reg(1), \first_module/b0c0d0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_c_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[14](1)] -log10(p) = 3.94726 --> OKAY
@[N8(2), N27(5)] ==> [\rand_bit_cycle3[14](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle3[4](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.94329 --> OKAY
@[N3(5), \first_module/wire_output_bcd_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b0d0_stage1_share2_reg(5), \first_module/c0d0_stage1_share2_reg(5), \first_module/b0c0d0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/d_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \first_module/output_d_stage1_share2(5), \rand_bit_cycle2[29](5), \rand_bit_cycle3[1](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5)] -log10(p) = 3.93808 --> OKAY
@[N37(4), \first_module/a0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4), \rand_bit_cycle3[17](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.93499 --> OKAY
@[\first_module/wire_output_a_stage1_share2(1), \output_sbox_share3[2](5)] ==> [sbox_out_num2_domain_9_reg(5), sbox_out_num2_domain_8_reg(5), sbox_out_num2_domain_7_reg(5), \first_module/a_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \rand_bit_cycle2[16](1)] -log10(p) = 3.93402 --> OKAY
@[N0(5), N44(5)] ==> [\rand_bit_cycle3[20](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 3.9179 --> OKAY
@[\output_sbox_share1[5](2), \secon_module/wire_output_abd_stage1_share1(2)] ==> [\secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/a0b0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[42](2), sbox_out_num5_domain_3_reg(2), sbox_out_num5_domain_2_reg(2), sbox_out_num5_domain_1_reg(2)] -log10(p) = 3.90113 --> OKAY
@[\first_module/a0b0d0_stage1_share1(1), \secon_module/wire_output_b_stage1_share3(5)] ==> [\rand_bit_cycle2[32](5), \rand_bit_cycle2[47](5), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.89787 --> OKAY
@[\first_module/wire_output_abc_stage1_share1(4), inner_plus_cross_module_equation_num5_domain_9(5)] ==> [\secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \first_module/a0b0_stage1_share1_reg(4), \first_module/a0c0_stage1_share1_reg(4), \first_module/b0c0_stage1_share1_reg(4), \first_module/a0b0c0_stage1_share1_reg(4), \first_module/output_a_stage1_share1(4), \first_module/output_b_stage1_share1(4), \first_module/output_c_stage1_share1(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/c_pipelined_share1_reg(4), \rand_bit_cycle2[11](4)] -log10(p) = 3.89297 --> OKAY
@[\first_module/wire_output_d_stage1_share2(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \first_module/d_pipelined_share1_reg(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[19](1)] -log10(p) = 3.87967 --> OKAY
@[\first_module/a0b0c0_stage1_share1(1), \secon_module/wire_output_ab_stage1_share3(3)] ==> [\rand_bit_cycle2[35](3), \rand_bit_cycle2[50](3), \rand_bit_cycle1[23](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[2](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.87933 --> OKAY
@[\output_sbox_share1[1](2), \output_sbox_share1[2](3)] ==> [sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.874 --> OKAY
@[\output_sbox_share1[0](2), \secon_module/wire_output_abd_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3), sbox_out_num0_domain_3_reg(2), sbox_out_num0_domain_2_reg(2), sbox_out_num0_domain_1_reg(2)] -log10(p) = 3.84777 --> OKAY
@[N4(3), \secon_module/wire_output_bc_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \rand_bit_cycle2[53](3), \rand_bit_cycle3[3](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.84656 --> OKAY
@[\first_module/wire_output_b_stage1_share1(3), \secon_module/wire_output_b_stage1_share2(5)] ==> [\secon_module/b_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \rand_bit_cycle2[47](5), \first_module/output_b_stage1_share1(3), \rand_bit_cycle2[2](3)] -log10(p) = 3.84614 --> OKAY
@[\first_module/b_share2(1), \secon_module/wire_output_acd_stage1_share1(3)] ==> [\secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3), \sbox_input_share3[1](1), \rand_bit_cycle1[6](1), \rand_bit_cycle1[2](1)] -log10(p) = 3.84568 --> OKAY
@[\secon_module/wire_output_cd_stage1_share1(1), N48(3)] ==> [\rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/c0d0_stage1_share1_reg(1), \secon_module/output_c_stage1_share1(1), \secon_module/output_d_stage1_share1(1), \secon_module/c_pipelined_share1_reg(1), \secon_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[40](1)] -log10(p) = 3.84563 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(1), N15(4)] ==> [\rand_bit_cycle3[8](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle1[53](1), \sbox_input_share1[5](1), \sbox_input_share1[6](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[30](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.83856 --> OKAY
@[\secon_module/wire_output_a_stage1_share1(1), \secon_module/c0_stage1_share1(4)] ==> [\rand_bit_cycle1[42](4), \sbox_input_share1[6](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[38](4), \secon_module/output_a_stage1_share1(1), \rand_bit_cycle2[31](1)] -log10(p) = 3.82947 --> OKAY
@[N15(1), \first_module/wire_output_ab_stage1_share3(2)] ==> [\rand_bit_cycle2[5](2), \rand_bit_cycle2[20](2), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.8282 --> OKAY
@[N18(1), \first_module/wire_output_ab_stage1_share3(2)] ==> [\rand_bit_cycle2[5](2), \rand_bit_cycle2[20](2), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.8282 --> OKAY
@[\output_sbox_share3[7](2), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), sbox_out_num7_domain_9_reg(2), sbox_out_num7_domain_8_reg(2), sbox_out_num7_domain_7_reg(2)] -log10(p) = 3.82632 --> OKAY
@[N40(2), N47(4)] ==> [\rand_bit_cycle3[23](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[19](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.82534 --> OKAY
@[\first_module/wire_output_abc_stage1_share3(1), \first_module/wire_output_d_stage1_share3(4)] ==> [\rand_bit_cycle2[4](4), \rand_bit_cycle2[19](4), \rand_bit_cycle2[11](1), \rand_bit_cycle2[26](1)] -log10(p) = 3.81953 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(3), \first_module/wire_output_abd_stage1_share3(5)] ==> [\rand_bit_cycle2[12](5), \rand_bit_cycle2[27](5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3)] -log10(p) = 3.81813 --> OKAY
@[\output_sbox_share3[4](2), \first_module/d_pipelined_share2_reg(2)] ==> [\first_module/d_pipelined_share2_reg(2), sbox_out_num4_domain_9_reg(2), sbox_out_num4_domain_8_reg(2), sbox_out_num4_domain_7_reg(2)] -log10(p) = 3.81537 --> OKAY
@[\secon_module/wire_output_ad_stage1_share2(3), \secon_module/wire_output_ab_stage1_share2(4)] ==> [\secon_module/a0b0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \rand_bit_cycle2[50](4), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[52](3)] -log10(p) = 3.80178 --> OKAY
@[\output_sbox_share3[0](2), \output_sbox_share3[7](3)] ==> [sbox_out_num7_domain_9_reg(3), sbox_out_num7_domain_8_reg(3), sbox_out_num7_domain_7_reg(3), sbox_out_num0_domain_9_reg(2), sbox_out_num0_domain_8_reg(2), sbox_out_num0_domain_7_reg(2)] -log10(p) = 3.80176 --> OKAY
@[\first_module/wire_output_c_stage1_share2(4), \secon_module/wire_output_cd_stage1_share3(5)] ==> [\rand_bit_cycle2[40](5), \rand_bit_cycle2[55](5), \first_module/c_pipelined_share1_reg(4), \first_module/output_c_stage1_share2(4), \rand_bit_cycle2[18](4)] -log10(p) = 3.8012 --> OKAY
@[N12(5), \secon_module/wire_output_acd_stage1_share1(5)] ==> [\secon_module/a0c0_stage1_share1_reg(5), \secon_module/a0d0_stage1_share1_reg(5), \secon_module/c0d0_stage1_share1_reg(5), \secon_module/a0c0d0_stage1_share1_reg(5), \secon_module/output_a_stage1_share1(5), \secon_module/output_c_stage1_share1(5), \secon_module/output_d_stage1_share1(5), \secon_module/a_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \rand_bit_cycle2[43](5), \rand_bit_cycle3[5](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5)] -log10(p) = 3.79814 --> OKAY
@[N9(1), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[5](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.79671 --> OKAY
@[N12(1), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[5](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.79671 --> OKAY
@[N2(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \rand_bit_cycle3[2](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.79342 --> OKAY
@[\secon_module/wire_output_b_stage1_share3(2), \secon_module/wire_output_d_stage1_share1(4)] ==> [\secon_module/output_d_stage1_share1(4), \rand_bit_cycle2[34](4), \rand_bit_cycle2[32](2), \rand_bit_cycle2[47](2)] -log10(p) = 3.78861 --> OKAY
@[\first_module/a0b0d0_stage1_share1(1), \first_module/c_share2(3)] ==> [\sbox_input_share3[2](3), \rand_bit_cycle1[7](3), \rand_bit_cycle1[3](3), \rand_bit_cycle1[24](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.77333 --> OKAY
@[\output_sbox_share1[1](2), \output_sbox_share2[1](4)] ==> [sbox_out_num1_domain_6_reg(4), sbox_out_num1_domain_5_reg(4), sbox_out_num1_domain_4_reg(4), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.77001 --> OKAY
@[\first_module/b_share1(3), \first_module/wire_output_d_stage1_share3(4)] ==> [\rand_bit_cycle2[4](4), \rand_bit_cycle2[19](4), \sbox_input_share2[1](3), \rand_bit_cycle1[6](3), \rand_bit_cycle1[10](3)] -log10(p) = 3.76674 --> OKAY
@[\first_module/a0b0d0_stage1_share1(4), \first_module/wire_output_c_stage1_share2(5)] ==> [\first_module/c_pipelined_share1_reg(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[18](5), \rand_bit_cycle1[24](4), \sbox_input_share1[0](4), \sbox_input_share1[1](4), \sbox_input_share1[3](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[2](4), \rand_bit_cycle1[4](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[10](4), \rand_bit_cycle1[12](4)] -log10(p) = 3.76459 --> OKAY
@[\output_sbox_share3[5](4), \first_module/wire_output_bd_stage1_share2(4)] ==> [\first_module/b0d0_stage1_share2_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/d_pipelined_share1_reg(4), \first_module/output_b_stage1_share2(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[24](4), sbox_out_num5_domain_9_reg(4), sbox_out_num5_domain_8_reg(4), sbox_out_num5_domain_7_reg(4)] -log10(p) = 3.7587 --> OKAY
@[\first_module/wire_output_abcd_stage1_share2(3), \secon_module/wire_output_bd_stage1_share2(3)] ==> [\secon_module/b0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[54](3), \first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3)] -log10(p) = 3.75344 --> OKAY
@[N3(3), \first_module/wire_output_d_stage1_share1(3)] ==> [\first_module/output_d_stage1_share1(3), \rand_bit_cycle2[4](3), \rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.74156 --> OKAY
@[N15(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.74116 --> OKAY
@[N18(1), \first_module/d_share2(1)] ==> [\sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.74116 --> OKAY
@[\first_module/wire_output_ac_stage1_share1(2), \secon_module/wire_output_acd_stage1_share3(2)] ==> [\rand_bit_cycle2[43](2), \rand_bit_cycle2[58](2), \first_module/a0c0_stage1_share1_reg(2), \first_module/output_a_stage1_share1(2), \first_module/output_c_stage1_share1(2), \first_module/a_pipelined_share1_reg(2), \first_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[6](2)] -log10(p) = 3.73458 --> OKAY
@[N51(4), \first_module/wire_output_a_stage1_share3(5)] ==> [\rand_bit_cycle2[1](5), \rand_bit_cycle2[16](5), \rand_bit_cycle3[24](4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4)] -log10(p) = 3.7273 --> OKAY
@[inner_plus_cross_module_equation_num4_domain_5(3), \first_module/wire_output_abcd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3), \secon_module/reg_output_ab_stage1_share2(3), \secon_module/reg_output_ac_stage1_share2(3), \secon_module/reg_output_ad_stage1_share2(3), \secon_module/reg_output_bc_stage1_share2(3), \secon_module/reg_output_bd_stage1_share2(3), \secon_module/reg_output_cd_stage1_share2(3), \secon_module/reg_output_abc_stage1_share2(3), \secon_module/reg_output_abd_stage1_share2(3), \secon_module/reg_output_acd_stage1_share2(3), \secon_module/reg_output_bcd_stage1_share2(3), \secon_module/reg_output_abcd_stage1_share2(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x7_share2(3), output_x6_share2(3), output_x5_share2(3), output_x4_share2(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.72402 --> OKAY
@[N11(2), inner_plus_cross_module_equation_num1_domain_9(4)] ==> [\secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[6](2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/n170(2), \first_module/reg_output_ab_stage1_share2(2), \first_module/reg_output_ac_stage1_share2(2), \first_module/reg_output_ad_stage1_share2(2), \first_module/reg_output_bc_stage1_share2(2), \first_module/reg_output_bd_stage1_share2(2), \first_module/reg_output_cd_stage1_share2(2), \first_module/reg_output_abc_stage1_share2(2), \first_module/reg_output_abd_stage1_share2(2), \first_module/reg_output_acd_stage1_share2(2), \first_module/reg_output_bcd_stage1_share2(2), \first_module/reg_output_abcd_stage1_share2(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x3_share2(2), output_x1_share2(2), output_x0_share2(2)] -log10(p) = 3.714 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(3), \secon_module/c_pipelined_share2_reg(5)] ==> [\secon_module/c_pipelined_share2_reg(5), \secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3)] -log10(p) = 3.70974 --> OKAY
@[N36(3), \first_module/wire_output_abcd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3), \rand_bit_cycle3[18](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.70331 --> OKAY
@[\first_module/a0b0d0_stage1_share1(2), \secon_module/wire_output_b_stage1_share2(4)] ==> [\secon_module/b_pipelined_share1_reg(4), \secon_module/output_b_stage1_share2(4), \rand_bit_cycle2[47](4), \rand_bit_cycle1[24](2), \sbox_input_share1[0](2), \sbox_input_share1[1](2), \sbox_input_share1[3](2), \rand_bit_cycle1[1](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[9](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.69974 --> OKAY
@[\output_sbox_share2[7](3), \output_sbox_share1[7](5)] ==> [sbox_out_num7_domain_3_reg(5), sbox_out_num7_domain_2_reg(5), sbox_out_num7_domain_1_reg(5), sbox_out_num7_domain_6_reg(3), sbox_out_num7_domain_5_reg(3), sbox_out_num7_domain_4_reg(3)] -log10(p) = 3.69799 --> OKAY
@[\output_sbox_share1[2](3), \secon_module/c_pipelined_share2_reg(4)] ==> [\secon_module/c_pipelined_share2_reg(4), sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3)] -log10(p) = 3.69248 --> OKAY
@[\first_module/c_share1(2), N4(4)] ==> [\rand_bit_cycle3[3](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \sbox_input_share2[2](2), \rand_bit_cycle1[7](2), \rand_bit_cycle1[11](2)] -log10(p) = 3.68712 --> OKAY
@[N43(3), \first_module/wire_output_abcd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0c0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0c0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/c0d0_stage1_share2_reg(3), \first_module/a0b0c0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a0c0d0_stage1_share2_reg(3), \first_module/b0c0d0_stage1_share2_reg(3), \first_module/a0b0c0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_c_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[30](3), \rand_bit_cycle3[21](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.68477 --> OKAY
@[\secon_module/wire_output_d_stage1_share2(2), \first_module/d0_stage1_share1(3)] ==> [\rand_bit_cycle1[16](3), \sbox_input_share1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[12](3), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[49](2)] -log10(p) = 3.67712 --> OKAY
@[N34(4), \secon_module/a0b0d0_stage1_share1(4)] ==> [\rand_bit_cycle1[51](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[7](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[39](4), \rand_bit_cycle3[17](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4)] -log10(p) = 3.64725 --> OKAY
@[\secon_module/wire_output_d_stage1_share3(1), \secon_module/b_share2(2)] ==> [\sbox_input_share3[5](2), \rand_bit_cycle1[33](2), \rand_bit_cycle1[29](2), \rand_bit_cycle2[34](1), \rand_bit_cycle2[49](1)] -log10(p) = 3.63686 --> OKAY
@[N31(2), \secon_module/wire_output_ad_stage1_share2(2)] ==> [\secon_module/a0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[52](2), \rand_bit_cycle3[15](2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/reg_output_ab_stage1_share2(2), \secon_module/reg_output_ac_stage1_share2(2), \secon_module/reg_output_ad_stage1_share2(2), \secon_module/reg_output_bc_stage1_share2(2), \secon_module/reg_output_bd_stage1_share2(2), \secon_module/reg_output_cd_stage1_share2(2), \secon_module/reg_output_abc_stage1_share2(2), \secon_module/reg_output_abd_stage1_share2(2), \secon_module/reg_output_acd_stage1_share2(2), \secon_module/reg_output_bcd_stage1_share2(2), \secon_module/reg_output_abcd_stage1_share2(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2), output_x7_share2(2), output_x6_share2(2), output_x5_share2(2), output_x4_share2(2)] -log10(p) = 3.63149 --> OKAY
@[\secon_module/wire_output_acd_stage1_share1(3), \first_module/wire_output_ac_stage1_share2(5)] ==> [\first_module/a0c0_stage1_share2_reg(5), \first_module/a_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_a_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[21](5), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[43](3)] -log10(p) = 3.62877 --> OKAY
@[\secon_module/c0d0_stage1_share1(4), N9(5)] ==> [\rand_bit_cycle3[5](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[49](4), \sbox_input_share1[6](4), \sbox_input_share1[7](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[31](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[39](4)] -log10(p) = 3.62728 --> OKAY
@[\first_module/wire_output_bcd_stage1_share2(1), \first_module/wire_output_b_stage1_share2(5)] ==> [\first_module/b_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \rand_bit_cycle2[17](5), \first_module/b0c0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/c0d0_stage1_share2_reg(1), \first_module/b0c0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/c_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_c_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[29](1)] -log10(p) = 3.61933 --> OKAY
@[inner_plus_cross_module_equation_num0_domain_9(2), N18(5)] ==> [\rand_bit_cycle3[8](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \first_module/reg_output_ab_stage1_share3(2), \first_module/reg_output_ac_stage1_share3(2), \first_module/reg_output_ad_stage1_share3(2), \first_module/reg_output_bc_stage1_share3(2), \first_module/reg_output_bd_stage1_share3(2), \first_module/reg_output_cd_stage1_share3(2), \first_module/reg_output_abc_stage1_share3(2), \first_module/reg_output_abd_stage1_share3(2), \first_module/reg_output_acd_stage1_share3(2), \first_module/reg_output_bcd_stage1_share3(2), \first_module/reg_output_abcd_stage1_share3(2), \first_module/output_a_stage2_share3(2), \first_module/output_b_stage2_share3(2), \first_module/output_c_stage2_share3(2), \first_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.61266 --> OKAY
@[N36(3), \first_module/wire_output_abd_stage1_share2(3)] ==> [\first_module/a0b0_stage1_share2_reg(3), \first_module/a0d0_stage1_share2_reg(3), \first_module/b0d0_stage1_share2_reg(3), \first_module/a0b0d0_stage1_share2_reg(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[27](3), \rand_bit_cycle3[18](3), \secon_module/reg_output_ab_stage1_share3(3), \secon_module/reg_output_ac_stage1_share3(3), \secon_module/reg_output_ad_stage1_share3(3), \secon_module/reg_output_bc_stage1_share3(3), \secon_module/reg_output_bd_stage1_share3(3), \secon_module/reg_output_cd_stage1_share3(3), \secon_module/reg_output_abc_stage1_share3(3), \secon_module/reg_output_abd_stage1_share3(3), \secon_module/reg_output_acd_stage1_share3(3), \secon_module/reg_output_bcd_stage1_share3(3), \secon_module/reg_output_abcd_stage1_share3(3), \secon_module/output_a_stage2_share3(3), \secon_module/output_b_stage2_share3(3), \secon_module/output_c_stage2_share3(3), \secon_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.61043 --> OKAY
@[N48(3), N24(4)] ==> [\rand_bit_cycle3[11](4), \secon_module/reg_output_ab_stage1_share1(4), \secon_module/reg_output_ac_stage1_share1(4), \secon_module/reg_output_ad_stage1_share1(4), \secon_module/reg_output_bc_stage1_share1(4), \secon_module/reg_output_bd_stage1_share1(4), \secon_module/reg_output_cd_stage1_share1(4), \secon_module/reg_output_abc_stage1_share1(4), \secon_module/reg_output_abd_stage1_share1(4), \secon_module/reg_output_acd_stage1_share1(4), \secon_module/reg_output_bcd_stage1_share1(4), \secon_module/reg_output_abcd_stage1_share1(4), output_x7_share1(4), output_x6_share1(4), output_x5_share1(4), output_x4_share1(4), \first_module/reg_output_ab_stage1_share3(4), \first_module/reg_output_ac_stage1_share3(4), \first_module/reg_output_ad_stage1_share3(4), \first_module/reg_output_bc_stage1_share3(4), \first_module/reg_output_bd_stage1_share3(4), \first_module/reg_output_cd_stage1_share3(4), \first_module/reg_output_abc_stage1_share3(4), \first_module/reg_output_abd_stage1_share3(4), \first_module/reg_output_acd_stage1_share3(4), \first_module/reg_output_bcd_stage1_share3(4), \first_module/reg_output_abcd_stage1_share3(4), \first_module/output_a_stage2_share3(4), \first_module/output_b_stage2_share3(4), \first_module/output_c_stage2_share3(4), \first_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), \rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.6092 --> OKAY
@[\first_module/d0_stage1_share1(3), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), \rand_bit_cycle1[16](3), \sbox_input_share1[3](3), \rand_bit_cycle1[4](3), \rand_bit_cycle1[12](3)] -log10(p) = 3.60826 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(1), \output_sbox_share1[2](3)] ==> [sbox_out_num2_domain_3_reg(3), sbox_out_num2_domain_2_reg(3), sbox_out_num2_domain_1_reg(3), \first_module/b0d0_stage1_share2_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1)] -log10(p) = 3.60621 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \secon_module/d_pipelined_share2_reg(5)] ==> [\secon_module/d_pipelined_share2_reg(5), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.60297 --> OKAY
@[\secon_module/a0b0_stage1_share1(1), \secon_module/wire_output_abc_stage1_share1(3)] ==> [\secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[41](3), \rand_bit_cycle1[44](1), \sbox_input_share1[4](1), \sbox_input_share1[5](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[37](1)] -log10(p) = 3.59956 --> OKAY
@[N3(3), \secon_module/wire_output_d_stage1_share2(5)] ==> [\secon_module/d_pipelined_share1_reg(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[49](5), \rand_bit_cycle3[1](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.59908 --> OKAY
@[\first_module/d_share2(1), \output_sbox_share1[2](2)] ==> [sbox_out_num2_domain_3_reg(2), sbox_out_num2_domain_2_reg(2), sbox_out_num2_domain_1_reg(2), \sbox_input_share3[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[4](1)] -log10(p) = 3.59726 --> OKAY
@[\first_module/wire_output_a_stage1_share2(2), \first_module/wire_output_bd_stage1_share2(3)] ==> [\first_module/b0d0_stage1_share2_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[24](3), \first_module/a_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \rand_bit_cycle2[16](2)] -log10(p) = 3.59343 --> OKAY
@[\first_module/b0c0d0_stage1_share1(2), \first_module/wire_output_bc_stage1_share2(5)] ==> [\first_module/b0c0_stage1_share2_reg(5), \first_module/b_pipelined_share1_reg(5), \first_module/c_pipelined_share1_reg(5), \first_module/output_b_stage1_share2(5), \first_module/output_c_stage1_share2(5), \rand_bit_cycle2[23](5), \rand_bit_cycle1[26](2), \sbox_input_share1[1](2), \sbox_input_share1[2](2), \sbox_input_share1[3](2), \rand_bit_cycle1[2](2), \rand_bit_cycle1[3](2), \rand_bit_cycle1[4](2), \rand_bit_cycle1[10](2), \rand_bit_cycle1[11](2), \rand_bit_cycle1[12](2)] -log10(p) = 3.58956 --> OKAY
@[N9(2), \secon_module/wire_output_bd_stage1_share1(4)] ==> [\secon_module/b0d0_stage1_share1_reg(4), \secon_module/output_b_stage1_share1(4), \secon_module/output_d_stage1_share1(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \rand_bit_cycle2[39](4), \rand_bit_cycle3[5](2), \first_module/n158(2), \first_module/reg_output_ab_stage1_share1(2), \first_module/reg_output_ac_stage1_share1(2), \first_module/reg_output_ad_stage1_share1(2), \first_module/reg_output_bc_stage1_share1(2), \first_module/reg_output_bd_stage1_share1(2), \first_module/reg_output_cd_stage1_share1(2), \first_module/reg_output_abc_stage1_share1(2), \first_module/reg_output_abd_stage1_share1(2), \first_module/reg_output_acd_stage1_share1(2), \first_module/reg_output_bcd_stage1_share1(2), \first_module/reg_output_abcd_stage1_share1(2), output_x3_share1(2), output_x1_share1(2), output_x0_share1(2), \secon_module/reg_output_ab_stage1_share3(2), \secon_module/reg_output_ac_stage1_share3(2), \secon_module/reg_output_ad_stage1_share3(2), \secon_module/reg_output_bc_stage1_share3(2), \secon_module/reg_output_bd_stage1_share3(2), \secon_module/reg_output_cd_stage1_share3(2), \secon_module/reg_output_abc_stage1_share3(2), \secon_module/reg_output_abd_stage1_share3(2), \secon_module/reg_output_acd_stage1_share3(2), \secon_module/reg_output_bcd_stage1_share3(2), \secon_module/reg_output_abcd_stage1_share3(2), \secon_module/output_a_stage2_share3(2), \secon_module/output_b_stage2_share3(2), \secon_module/output_c_stage2_share3(2), \secon_module/output_d_stage2_share3(2), \secon_module/a_pipelined2_share2_reg(2), \secon_module/b_pipelined2_share2_reg(2), \secon_module/c_pipelined2_share2_reg(2), \secon_module/d_pipelined2_share2_reg(2), \first_module/a_pipelined2_share2_reg(2), \first_module/b_pipelined2_share2_reg(2), \first_module/c_pipelined2_share2_reg(2), \first_module/d_pipelined2_share2_reg(2)] -log10(p) = 3.58679 --> OKAY
@[\output_sbox_share1[1](2), \output_sbox_share3[4](2)] ==> [sbox_out_num4_domain_9_reg(2), sbox_out_num4_domain_8_reg(2), sbox_out_num4_domain_7_reg(2), sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2)] -log10(p) = 3.58324 --> OKAY
@[\secon_module/wire_output_a_stage1_share3(1), \first_module/wire_output_abc_stage1_share1(3)] ==> [\first_module/a0b0_stage1_share1_reg(3), \first_module/a0c0_stage1_share1_reg(3), \first_module/b0c0_stage1_share1_reg(3), \first_module/a0b0c0_stage1_share1_reg(3), \first_module/output_a_stage1_share1(3), \first_module/output_b_stage1_share1(3), \first_module/output_c_stage1_share1(3), \first_module/a_pipelined_share1_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/c_pipelined_share1_reg(3), \rand_bit_cycle2[11](3), \rand_bit_cycle2[31](1), \rand_bit_cycle2[46](1)] -log10(p) = 3.58053 --> OKAY
@[\first_module/wire_output_abd_stage1_share2(1), \first_module/wire_output_bd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[24](1), \rand_bit_cycle2[27](1)] -log10(p) = 3.57798 --> OKAY
@[\secon_module/wire_output_ac_stage1_share1(2), \first_module/wire_output_d_stage1_share2(4)] ==> [\first_module/d_pipelined_share1_reg(4), \first_module/output_d_stage1_share2(4), \rand_bit_cycle2[19](4), \secon_module/a0c0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_c_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/c_pipelined_share1_reg(2), \rand_bit_cycle2[36](2)] -log10(p) = 3.57561 --> OKAY
@[\secon_module/c_share2(3), N33(4)] ==> [\rand_bit_cycle3[16](4), \first_module/n158(4), \first_module/reg_output_ab_stage1_share1(4), \first_module/reg_output_ac_stage1_share1(4), \first_module/reg_output_ad_stage1_share1(4), \first_module/reg_output_bc_stage1_share1(4), \first_module/reg_output_bd_stage1_share1(4), \first_module/reg_output_cd_stage1_share1(4), \first_module/reg_output_abc_stage1_share1(4), \first_module/reg_output_abd_stage1_share1(4), \first_module/reg_output_acd_stage1_share1(4), \first_module/reg_output_bcd_stage1_share1(4), \first_module/reg_output_abcd_stage1_share1(4), output_x3_share1(4), output_x1_share1(4), output_x0_share1(4), \secon_module/reg_output_ab_stage1_share2(4), \secon_module/reg_output_ac_stage1_share2(4), \secon_module/reg_output_ad_stage1_share2(4), \secon_module/reg_output_bc_stage1_share2(4), \secon_module/reg_output_bd_stage1_share2(4), \secon_module/reg_output_cd_stage1_share2(4), \secon_module/reg_output_abc_stage1_share2(4), \secon_module/reg_output_abd_stage1_share2(4), \secon_module/reg_output_acd_stage1_share2(4), \secon_module/reg_output_bcd_stage1_share2(4), \secon_module/reg_output_abcd_stage1_share2(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x7_share2(4), output_x6_share2(4), output_x5_share2(4), output_x4_share2(4), \sbox_input_share3[6](3), \rand_bit_cycle1[34](3), \rand_bit_cycle1[30](3)] -log10(p) = 3.57461 --> OKAY
@[N16(5), \first_module/d_share1(5)] ==> [\sbox_input_share2[3](5), \rand_bit_cycle1[8](5), \rand_bit_cycle1[12](5), \rand_bit_cycle3[7](5), \secon_module/reg_output_ab_stage1_share1(5), \secon_module/reg_output_ac_stage1_share1(5), \secon_module/reg_output_ad_stage1_share1(5), \secon_module/reg_output_bc_stage1_share1(5), \secon_module/reg_output_bd_stage1_share1(5), \secon_module/reg_output_cd_stage1_share1(5), \secon_module/reg_output_abc_stage1_share1(5), \secon_module/reg_output_abd_stage1_share1(5), \secon_module/reg_output_acd_stage1_share1(5), \secon_module/reg_output_bcd_stage1_share1(5), \secon_module/reg_output_abcd_stage1_share1(5), output_x7_share1(5), output_x6_share1(5), output_x5_share1(5), output_x4_share1(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/n170(5), \first_module/reg_output_ab_stage1_share2(5), \first_module/reg_output_ac_stage1_share2(5), \first_module/reg_output_ad_stage1_share2(5), \first_module/reg_output_bc_stage1_share2(5), \first_module/reg_output_bd_stage1_share2(5), \first_module/reg_output_cd_stage1_share2(5), \first_module/reg_output_abc_stage1_share2(5), \first_module/reg_output_abd_stage1_share2(5), \first_module/reg_output_acd_stage1_share2(5), \first_module/reg_output_bcd_stage1_share2(5), \first_module/reg_output_abcd_stage1_share2(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x3_share2(5), output_x1_share2(5), output_x0_share2(5)] -log10(p) = 3.5738 --> OKAY
@[N17(4), \output_sbox_share3[1](5)] ==> [sbox_out_num1_domain_9_reg(5), sbox_out_num1_domain_8_reg(5), sbox_out_num1_domain_7_reg(5), \rand_bit_cycle3[9](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.57284 --> OKAY
@[\first_module/a0c0_stage1_share1(4), \secon_module/a0b0c0_stage1_share1(4)] ==> [\rand_bit_cycle1[50](4), \sbox_input_share1[4](4), \sbox_input_share1[5](4), \sbox_input_share1[6](4), \rand_bit_cycle1[28](4), \rand_bit_cycle1[29](4), \rand_bit_cycle1[30](4), \rand_bit_cycle1[36](4), \rand_bit_cycle1[37](4), \rand_bit_cycle1[38](4), \rand_bit_cycle1[18](4), \sbox_input_share1[0](4), \sbox_input_share1[2](4), \rand_bit_cycle1[1](4), \rand_bit_cycle1[3](4), \rand_bit_cycle1[9](4), \rand_bit_cycle1[11](4)] -log10(p) = 3.56836 --> OKAY
@[\secon_module/wire_output_abd_stage1_share1(2), \secon_module/wire_output_c_stage1_share1(5)] ==> [\secon_module/output_c_stage1_share1(5), \rand_bit_cycle2[33](5), \secon_module/a0b0_stage1_share1_reg(2), \secon_module/a0d0_stage1_share1_reg(2), \secon_module/b0d0_stage1_share1_reg(2), \secon_module/a0b0d0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/output_d_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \rand_bit_cycle2[42](2)] -log10(p) = 3.56745 --> OKAY
@[\first_module/b0d0_stage1_share1(1), N34(5)] ==> [\rand_bit_cycle3[17](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \rand_bit_cycle1[21](1), \sbox_input_share1[1](1), \sbox_input_share1[3](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[4](1), \rand_bit_cycle1[10](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.56526 --> OKAY
@[\secon_module/wire_output_abd_stage1_share2(4), N34(5)] ==> [\rand_bit_cycle3[17](5), \first_module/n158(5), \first_module/reg_output_ab_stage1_share1(5), \first_module/reg_output_ac_stage1_share1(5), \first_module/reg_output_ad_stage1_share1(5), \first_module/reg_output_bc_stage1_share1(5), \first_module/reg_output_bd_stage1_share1(5), \first_module/reg_output_cd_stage1_share1(5), \first_module/reg_output_abc_stage1_share1(5), \first_module/reg_output_abd_stage1_share1(5), \first_module/reg_output_acd_stage1_share1(5), \first_module/reg_output_bcd_stage1_share1(5), \first_module/reg_output_abcd_stage1_share1(5), output_x3_share1(5), output_x1_share1(5), output_x0_share1(5), \secon_module/reg_output_ab_stage1_share3(5), \secon_module/reg_output_ac_stage1_share3(5), \secon_module/reg_output_ad_stage1_share3(5), \secon_module/reg_output_bc_stage1_share3(5), \secon_module/reg_output_bd_stage1_share3(5), \secon_module/reg_output_cd_stage1_share3(5), \secon_module/reg_output_abc_stage1_share3(5), \secon_module/reg_output_abd_stage1_share3(5), \secon_module/reg_output_acd_stage1_share3(5), \secon_module/reg_output_bcd_stage1_share3(5), \secon_module/reg_output_abcd_stage1_share3(5), \secon_module/output_a_stage2_share3(5), \secon_module/output_b_stage2_share3(5), \secon_module/output_c_stage2_share3(5), \secon_module/output_d_stage2_share3(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), \secon_module/a0b0_stage1_share2_reg(4), \secon_module/a0d0_stage1_share2_reg(4), \secon_module/b0d0_stage1_share2_reg(4), \secon_module/a0b0d0_stage1_share2_reg(4), \secon_module/a_pipelined_share1_reg(4), \secon_module/b_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_a_stage1_share2(4), \secon_module/output_b_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[57](4)] -log10(p) = 3.5637 --> OKAY
@[\first_module/wire_output_bd_stage1_share2(3), \secon_module/wire_output_b_stage1_share1(4)] ==> [\secon_module/output_b_stage1_share1(4), \rand_bit_cycle2[32](4), \first_module/b0d0_stage1_share2_reg(3), \first_module/b_pipelined_share1_reg(3), \first_module/d_pipelined_share1_reg(3), \first_module/output_b_stage1_share2(3), \first_module/output_d_stage1_share2(3), \rand_bit_cycle2[24](3)] -log10(p) = 3.56358 --> OKAY
@[\secon_module/wire_output_abcd_stage1_share1(3), \output_sbox_share2[5](4)] ==> [sbox_out_num5_domain_6_reg(4), sbox_out_num5_domain_5_reg(4), sbox_out_num5_domain_4_reg(4), \secon_module/a0b0_stage1_share1_reg(3), \secon_module/a0c0_stage1_share1_reg(3), \secon_module/a0d0_stage1_share1_reg(3), \secon_module/b0c0_stage1_share1_reg(3), \secon_module/b0d0_stage1_share1_reg(3), \secon_module/c0d0_stage1_share1_reg(3), \secon_module/a0b0c0_stage1_share1_reg(3), \secon_module/a0b0d0_stage1_share1_reg(3), \secon_module/a0c0d0_stage1_share1_reg(3), \secon_module/b0c0d0_stage1_share1_reg(3), \secon_module/a0b0c0d0_stage1_share1_reg(3), \secon_module/output_a_stage1_share1(3), \secon_module/output_b_stage1_share1(3), \secon_module/output_c_stage1_share1(3), \secon_module/output_d_stage1_share1(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \rand_bit_cycle2[45](3)] -log10(p) = 3.56088 --> OKAY
@[\output_sbox_share2[6](4), \first_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[3](5), \rand_bit_cycle2[18](5), sbox_out_num6_domain_6_reg(4), sbox_out_num6_domain_5_reg(4), sbox_out_num6_domain_4_reg(4)] -log10(p) = 3.55975 --> OKAY
@[N28(3), \secon_module/wire_output_c_stage1_share3(5)] ==> [\rand_bit_cycle2[33](5), \rand_bit_cycle2[48](5), \rand_bit_cycle3[13](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.55847 --> OKAY
@[\secon_module/a0d0_stage1_share1(1), \first_module/wire_output_c_stage1_share1(3)] ==> [\first_module/output_c_stage1_share1(3), \rand_bit_cycle2[3](3), \rand_bit_cycle1[46](1), \sbox_input_share1[4](1), \sbox_input_share1[7](1), \rand_bit_cycle1[28](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[36](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.5576 --> OKAY
@[\secon_module/c_pipelined_share2_reg(3), N17(4)] ==> [\rand_bit_cycle3[9](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \secon_module/c_pipelined_share2_reg(3)] -log10(p) = 3.55564 --> OKAY
@[\first_module/a_share2(4), \first_module/wire_output_b_stage1_share1(5)] ==> [\first_module/output_b_stage1_share1(5), \rand_bit_cycle2[2](5), \sbox_input_share3[0](4), \rand_bit_cycle1[5](4), \rand_bit_cycle1[1](4)] -log10(p) = 3.55256 --> OKAY
@[N47(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[23](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.54927 --> OKAY
@[N50(1), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), \rand_bit_cycle3[23](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.54927 --> OKAY
@[\secon_module/a0c0d0_stage1_share1(2), \output_sbox_share3[5](4)] ==> [sbox_out_num5_domain_9_reg(4), sbox_out_num5_domain_8_reg(4), sbox_out_num5_domain_7_reg(4), \rand_bit_cycle1[52](2), \sbox_input_share1[4](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[28](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[36](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.54869 --> OKAY
@[\first_module/wire_output_ad_stage1_share2(2), \secon_module/wire_output_abd_stage1_share2(3)] ==> [\secon_module/a0b0_stage1_share2_reg(3), \secon_module/a0d0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/a0b0d0_stage1_share2_reg(3), \secon_module/a_pipelined_share1_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_a_stage1_share2(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[57](3), \first_module/a0d0_stage1_share2_reg(2), \first_module/a_pipelined_share1_reg(2), \first_module/d_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \first_module/output_d_stage1_share2(2), \rand_bit_cycle2[22](2)] -log10(p) = 3.54738 --> OKAY
@[\first_module/wire_output_bd_stage1_share1(1), \output_sbox_share2[2](3)] ==> [sbox_out_num2_domain_6_reg(3), sbox_out_num2_domain_5_reg(3), sbox_out_num2_domain_4_reg(3), \first_module/b0d0_stage1_share1_reg(1), \first_module/output_b_stage1_share1(1), \first_module/output_d_stage1_share1(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \rand_bit_cycle2[9](1)] -log10(p) = 3.54339 --> OKAY
@[N15(1), \first_module/wire_output_abd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.54155 --> OKAY
@[N18(1), \first_module/wire_output_abd_stage1_share2(1)] ==> [\first_module/a0b0_stage1_share2_reg(1), \first_module/a0d0_stage1_share2_reg(1), \first_module/b0d0_stage1_share2_reg(1), \first_module/a0b0d0_stage1_share2_reg(1), \first_module/a_pipelined_share1_reg(1), \first_module/b_pipelined_share1_reg(1), \first_module/d_pipelined_share1_reg(1), \first_module/output_a_stage1_share2(1), \first_module/output_b_stage1_share2(1), \first_module/output_d_stage1_share2(1), \rand_bit_cycle2[27](1), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.54155 --> OKAY
@[\first_module/d_share1(1), \first_module/wire_output_a_stage1_share2(3)] ==> [\first_module/a_pipelined_share1_reg(3), \first_module/output_a_stage1_share2(3), \rand_bit_cycle2[16](3), \sbox_input_share2[3](1), \rand_bit_cycle1[8](1), \rand_bit_cycle1[12](1)] -log10(p) = 3.53946 --> OKAY
@[\output_sbox_share2[5](3), \secon_module/d_share2(5)] ==> [\sbox_input_share3[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[31](5), sbox_out_num5_domain_6_reg(3), sbox_out_num5_domain_5_reg(3), sbox_out_num5_domain_4_reg(3)] -log10(p) = 3.53354 --> OKAY
@[N18(3), \first_module/wire_output_ab_stage1_share2(4)] ==> [\first_module/a0b0_stage1_share2_reg(4), \first_module/a_pipelined_share1_reg(4), \first_module/b_pipelined_share1_reg(4), \first_module/output_a_stage1_share2(4), \first_module/output_b_stage1_share2(4), \rand_bit_cycle2[20](4), \rand_bit_cycle3[8](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \first_module/reg_output_ab_stage1_share3(3), \first_module/reg_output_ac_stage1_share3(3), \first_module/reg_output_ad_stage1_share3(3), \first_module/reg_output_bc_stage1_share3(3), \first_module/reg_output_bd_stage1_share3(3), \first_module/reg_output_cd_stage1_share3(3), \first_module/reg_output_abc_stage1_share3(3), \first_module/reg_output_abd_stage1_share3(3), \first_module/reg_output_acd_stage1_share3(3), \first_module/reg_output_bcd_stage1_share3(3), \first_module/reg_output_abcd_stage1_share3(3), \first_module/output_a_stage2_share3(3), \first_module/output_b_stage2_share3(3), \first_module/output_c_stage2_share3(3), \first_module/output_d_stage2_share3(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3)] -log10(p) = 3.52905 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(3), \secon_module/a_share2(4)] ==> [\sbox_input_share3[4](4), \rand_bit_cycle1[32](4), \rand_bit_cycle1[28](4), \secon_module/b0c0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/b0c0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[59](3)] -log10(p) = 3.52646 --> OKAY
@[\output_sbox_share2[2](5), \first_module/c_share1(5)] ==> [\sbox_input_share2[2](5), \rand_bit_cycle1[7](5), \rand_bit_cycle1[11](5), sbox_out_num2_domain_6_reg(5), sbox_out_num2_domain_5_reg(5), sbox_out_num2_domain_4_reg(5)] -log10(p) = 3.52224 --> OKAY
@[\first_module/wire_output_ad_stage1_share3(2), \secon_module/wire_output_bcd_stage1_share2(3)] ==> [\secon_module/b0c0_stage1_share2_reg(3), \secon_module/b0d0_stage1_share2_reg(3), \secon_module/c0d0_stage1_share2_reg(3), \secon_module/b0c0d0_stage1_share2_reg(3), \secon_module/b_pipelined_share1_reg(3), \secon_module/c_pipelined_share1_reg(3), \secon_module/d_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \secon_module/output_c_stage1_share2(3), \secon_module/output_d_stage1_share2(3), \rand_bit_cycle2[59](3), \rand_bit_cycle2[7](2), \rand_bit_cycle2[22](2)] -log10(p) = 3.51877 --> OKAY
@[\output_sbox_share1[3](2), N48(3)] ==> [\rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), sbox_out_num3_domain_3_reg(2), sbox_out_num3_domain_2_reg(2), sbox_out_num3_domain_1_reg(2)] -log10(p) = 3.51528 --> OKAY
@[\secon_module/wire_output_bcd_stage1_share2(5), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \secon_module/b0c0_stage1_share2_reg(5), \secon_module/b0d0_stage1_share2_reg(5), \secon_module/c0d0_stage1_share2_reg(5), \secon_module/b0c0d0_stage1_share2_reg(5), \secon_module/b_pipelined_share1_reg(5), \secon_module/c_pipelined_share1_reg(5), \secon_module/d_pipelined_share1_reg(5), \secon_module/output_b_stage1_share2(5), \secon_module/output_c_stage1_share2(5), \secon_module/output_d_stage1_share2(5), \rand_bit_cycle2[59](5)] -log10(p) = 3.51252 --> OKAY
@[N31(1), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[15](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.50976 --> OKAY
@[N29(1), \secon_module/d_share1(5)] ==> [\sbox_input_share2[7](5), \rand_bit_cycle1[35](5), \rand_bit_cycle1[39](5), \rand_bit_cycle3[15](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.50976 --> OKAY
@[\secon_module/b0d0_stage1_share1(1), \secon_module/wire_output_bd_stage1_share2(2)] ==> [\secon_module/b0d0_stage1_share2_reg(2), \secon_module/b_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_b_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[54](2), \rand_bit_cycle1[48](1), \sbox_input_share1[5](1), \sbox_input_share1[7](1), \rand_bit_cycle1[29](1), \rand_bit_cycle1[31](1), \rand_bit_cycle1[37](1), \rand_bit_cycle1[39](1)] -log10(p) = 3.50952 --> OKAY
@[N33(1), N11(4)] ==> [\rand_bit_cycle3[6](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[16](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.50731 --> OKAY
@[N35(1), N11(4)] ==> [\rand_bit_cycle3[6](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[16](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.50731 --> OKAY
@[N2(1), N11(4)] ==> [\rand_bit_cycle3[6](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[2](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.50516 --> OKAY
@[N5(1), N11(4)] ==> [\rand_bit_cycle3[6](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[2](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.50516 --> OKAY
@[\first_module/wire_output_bd_stage1_share3(1), \output_sbox_share2[7](3)] ==> [sbox_out_num7_domain_6_reg(3), sbox_out_num7_domain_5_reg(3), sbox_out_num7_domain_4_reg(3), \rand_bit_cycle2[9](1), \rand_bit_cycle2[24](1)] -log10(p) = 3.5026 --> OKAY
@[\first_module/wire_output_a_stage1_share2(2), \secon_module/wire_output_cd_stage1_share2(4)] ==> [\secon_module/c0d0_stage1_share2_reg(4), \secon_module/c_pipelined_share1_reg(4), \secon_module/d_pipelined_share1_reg(4), \secon_module/output_c_stage1_share2(4), \secon_module/output_d_stage1_share2(4), \rand_bit_cycle2[55](4), \first_module/a_pipelined_share1_reg(2), \first_module/output_a_stage1_share2(2), \rand_bit_cycle2[16](2)] -log10(p) = 3.50117 --> OKAY
@[\first_module/a0b0_stage1_share1(1), \secon_module/wire_output_ab_stage1_share1(2)] ==> [\secon_module/a0b0_stage1_share1_reg(2), \secon_module/output_a_stage1_share1(2), \secon_module/output_b_stage1_share1(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/b_pipelined_share1_reg(2), \rand_bit_cycle2[35](2), \rand_bit_cycle1[17](1), \sbox_input_share1[0](1), \sbox_input_share1[1](1), \rand_bit_cycle1[1](1), \rand_bit_cycle1[2](1), \rand_bit_cycle1[9](1), \rand_bit_cycle1[10](1)] -log10(p) = 3.49956 --> OKAY
@[N33(1), \secon_module/wire_output_ad_stage1_share2(2)] ==> [\secon_module/a0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[52](2), \rand_bit_cycle3[16](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.49714 --> OKAY
@[N35(1), \secon_module/wire_output_ad_stage1_share2(2)] ==> [\secon_module/a0d0_stage1_share2_reg(2), \secon_module/a_pipelined_share1_reg(2), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_a_stage1_share2(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[52](2), \rand_bit_cycle3[16](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.49714 --> OKAY
@[N49(4), \first_module/wire_output_ad_stage1_share3(4)] ==> [\rand_bit_cycle2[7](4), \rand_bit_cycle2[22](4), \rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4)] -log10(p) = 3.49562 --> OKAY
@[N31(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \rand_bit_cycle3[15](1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/reg_output_ab_stage1_share2(1), \secon_module/reg_output_ac_stage1_share2(1), \secon_module/reg_output_ad_stage1_share2(1), \secon_module/reg_output_bc_stage1_share2(1), \secon_module/reg_output_bd_stage1_share2(1), \secon_module/reg_output_cd_stage1_share2(1), \secon_module/reg_output_abc_stage1_share2(1), \secon_module/reg_output_abd_stage1_share2(1), \secon_module/reg_output_acd_stage1_share2(1), \secon_module/reg_output_bcd_stage1_share2(1), \secon_module/reg_output_abcd_stage1_share2(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x7_share2(1), output_x6_share2(1), output_x5_share2(1), output_x4_share2(1)] -log10(p) = 3.49397 --> OKAY
@[N29(1), \output_sbox_share1[1](2)] ==> [sbox_out_num1_domain_3_reg(2), sbox_out_num1_domain_2_reg(2), sbox_out_num1_domain_1_reg(2), \rand_bit_cycle3[15](1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/n170(1), \first_module/reg_output_ab_stage1_share2(1), \first_module/reg_output_ac_stage1_share2(1), \first_module/reg_output_ad_stage1_share2(1), \first_module/reg_output_bc_stage1_share2(1), \first_module/reg_output_bd_stage1_share2(1), \first_module/reg_output_cd_stage1_share2(1), \first_module/reg_output_abc_stage1_share2(1), \first_module/reg_output_abd_stage1_share2(1), \first_module/reg_output_acd_stage1_share2(1), \first_module/reg_output_bcd_stage1_share2(1), \first_module/reg_output_abcd_stage1_share2(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1), output_x3_share2(1), output_x1_share2(1), output_x0_share2(1)] -log10(p) = 3.49397 --> OKAY
@[\secon_module/wire_output_ad_stage1_share3(4), \secon_module/a0b0d0_stage1_share1(5)] ==> [\rand_bit_cycle1[51](5), \sbox_input_share1[4](5), \sbox_input_share1[5](5), \sbox_input_share1[7](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[29](5), \rand_bit_cycle1[31](5), \rand_bit_cycle1[36](5), \rand_bit_cycle1[37](5), \rand_bit_cycle1[39](5), \rand_bit_cycle2[37](4), \rand_bit_cycle2[52](4)] -log10(p) = 3.49219 --> OKAY
@[\secon_module/wire_output_d_stage1_share2(2), N48(3)] ==> [\rand_bit_cycle3[22](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3), \secon_module/d_pipelined_share1_reg(2), \secon_module/output_d_stage1_share2(2), \rand_bit_cycle2[49](2)] -log10(p) = 3.48506 --> OKAY
@[\secon_module/b0c0_stage1_share1(2), \secon_module/wire_output_b_stage1_share2(3)] ==> [\secon_module/b_pipelined_share1_reg(3), \secon_module/output_b_stage1_share2(3), \rand_bit_cycle2[47](3), \rand_bit_cycle1[47](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2)] -log10(p) = 3.48373 --> OKAY
@[\secon_module/wire_output_ac_stage1_share3(4), \secon_module/a0_stage1_share1(5)] ==> [\rand_bit_cycle1[40](5), \sbox_input_share1[4](5), \rand_bit_cycle1[28](5), \rand_bit_cycle1[36](5), \rand_bit_cycle2[36](4), \rand_bit_cycle2[51](4)] -log10(p) = 3.48119 --> OKAY
@[\first_module/c0_stage1_share1(1), \secon_module/c_share1(1)] ==> [\sbox_input_share2[6](1), \rand_bit_cycle1[34](1), \rand_bit_cycle1[38](1), \rand_bit_cycle1[15](1), \sbox_input_share1[2](1), \rand_bit_cycle1[3](1), \rand_bit_cycle1[11](1)] -log10(p) = 3.4811 --> OKAY
@[N42(3), \output_sbox_share1[2](4)] ==> [sbox_out_num2_domain_3_reg(4), sbox_out_num2_domain_2_reg(4), sbox_out_num2_domain_1_reg(4), \rand_bit_cycle3[19](3), \secon_module/reg_output_ab_stage1_share1(3), \secon_module/reg_output_ac_stage1_share1(3), \secon_module/reg_output_ad_stage1_share1(3), \secon_module/reg_output_bc_stage1_share1(3), \secon_module/reg_output_bd_stage1_share1(3), \secon_module/reg_output_cd_stage1_share1(3), \secon_module/reg_output_abc_stage1_share1(3), \secon_module/reg_output_abd_stage1_share1(3), \secon_module/reg_output_acd_stage1_share1(3), \secon_module/reg_output_bcd_stage1_share1(3), \secon_module/reg_output_abcd_stage1_share1(3), output_x7_share1(3), output_x6_share1(3), output_x5_share1(3), output_x4_share1(3), \secon_module/a_pipelined2_share2_reg(3), \secon_module/b_pipelined2_share2_reg(3), \secon_module/c_pipelined2_share2_reg(3), \secon_module/d_pipelined2_share2_reg(3), \first_module/n170(3), \first_module/reg_output_ab_stage1_share2(3), \first_module/reg_output_ac_stage1_share2(3), \first_module/reg_output_ad_stage1_share2(3), \first_module/reg_output_bc_stage1_share2(3), \first_module/reg_output_bd_stage1_share2(3), \first_module/reg_output_cd_stage1_share2(3), \first_module/reg_output_abc_stage1_share2(3), \first_module/reg_output_abd_stage1_share2(3), \first_module/reg_output_acd_stage1_share2(3), \first_module/reg_output_bcd_stage1_share2(3), \first_module/reg_output_abcd_stage1_share2(3), \first_module/a_pipelined2_share2_reg(3), \first_module/b_pipelined2_share2_reg(3), \first_module/c_pipelined2_share2_reg(3), \first_module/d_pipelined2_share2_reg(3), output_x3_share2(3), output_x1_share2(3), output_x0_share2(3)] -log10(p) = 3.47309 --> OKAY
@[\secon_module/b0c0d0_stage1_share1(2), N38(5)] ==> [\rand_bit_cycle3[18](5), \first_module/reg_output_ab_stage1_share3(5), \first_module/reg_output_ac_stage1_share3(5), \first_module/reg_output_ad_stage1_share3(5), \first_module/reg_output_bc_stage1_share3(5), \first_module/reg_output_bd_stage1_share3(5), \first_module/reg_output_cd_stage1_share3(5), \first_module/reg_output_abc_stage1_share3(5), \first_module/reg_output_abd_stage1_share3(5), \first_module/reg_output_acd_stage1_share3(5), \first_module/reg_output_bcd_stage1_share3(5), \first_module/reg_output_abcd_stage1_share3(5), \first_module/output_a_stage2_share3(5), \first_module/output_b_stage2_share3(5), \first_module/output_c_stage2_share3(5), \first_module/output_d_stage2_share3(5), \secon_module/reg_output_ab_stage1_share2(5), \secon_module/reg_output_ac_stage1_share2(5), \secon_module/reg_output_ad_stage1_share2(5), \secon_module/reg_output_bc_stage1_share2(5), \secon_module/reg_output_bd_stage1_share2(5), \secon_module/reg_output_cd_stage1_share2(5), \secon_module/reg_output_abc_stage1_share2(5), \secon_module/reg_output_abd_stage1_share2(5), \secon_module/reg_output_acd_stage1_share2(5), \secon_module/reg_output_bcd_stage1_share2(5), \secon_module/reg_output_abcd_stage1_share2(5), \secon_module/a_pipelined2_share2_reg(5), \secon_module/b_pipelined2_share2_reg(5), \secon_module/c_pipelined2_share2_reg(5), \secon_module/d_pipelined2_share2_reg(5), \first_module/a_pipelined2_share2_reg(5), \first_module/b_pipelined2_share2_reg(5), \first_module/c_pipelined2_share2_reg(5), \first_module/d_pipelined2_share2_reg(5), output_x7_share2(5), output_x6_share2(5), output_x5_share2(5), output_x4_share2(5), \rand_bit_cycle1[53](2), \sbox_input_share1[5](2), \sbox_input_share1[6](2), \sbox_input_share1[7](2), \rand_bit_cycle1[29](2), \rand_bit_cycle1[30](2), \rand_bit_cycle1[31](2), \rand_bit_cycle1[37](2), \rand_bit_cycle1[38](2), \rand_bit_cycle1[39](2)] -log10(p) = 3.47221 --> OKAY
@[N15(1), N49(4)] ==> [\rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[8](1), \first_module/n158(1), \first_module/reg_output_ab_stage1_share1(1), \first_module/reg_output_ac_stage1_share1(1), \first_module/reg_output_ad_stage1_share1(1), \first_module/reg_output_bc_stage1_share1(1), \first_module/reg_output_bd_stage1_share1(1), \first_module/reg_output_cd_stage1_share1(1), \first_module/reg_output_abc_stage1_share1(1), \first_module/reg_output_abd_stage1_share1(1), \first_module/reg_output_acd_stage1_share1(1), \first_module/reg_output_bcd_stage1_share1(1), \first_module/reg_output_abcd_stage1_share1(1), output_x3_share1(1), output_x1_share1(1), output_x0_share1(1), \secon_module/reg_output_ab_stage1_share3(1), \secon_module/reg_output_ac_stage1_share3(1), \secon_module/reg_output_ad_stage1_share3(1), \secon_module/reg_output_bc_stage1_share3(1), \secon_module/reg_output_bd_stage1_share3(1), \secon_module/reg_output_cd_stage1_share3(1), \secon_module/reg_output_abc_stage1_share3(1), \secon_module/reg_output_abd_stage1_share3(1), \secon_module/reg_output_acd_stage1_share3(1), \secon_module/reg_output_bcd_stage1_share3(1), \secon_module/reg_output_abcd_stage1_share3(1), \secon_module/output_a_stage2_share3(1), \secon_module/output_b_stage2_share3(1), \secon_module/output_c_stage2_share3(1), \secon_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47151 --> OKAY
@[N18(1), N49(4)] ==> [\rand_bit_cycle3[24](4), \secon_module/reg_output_ab_stage1_share3(4), \secon_module/reg_output_ac_stage1_share3(4), \secon_module/reg_output_ad_stage1_share3(4), \secon_module/reg_output_bc_stage1_share3(4), \secon_module/reg_output_bd_stage1_share3(4), \secon_module/reg_output_cd_stage1_share3(4), \secon_module/reg_output_abc_stage1_share3(4), \secon_module/reg_output_abd_stage1_share3(4), \secon_module/reg_output_acd_stage1_share3(4), \secon_module/reg_output_bcd_stage1_share3(4), \secon_module/reg_output_abcd_stage1_share3(4), \secon_module/output_a_stage2_share3(4), \secon_module/output_b_stage2_share3(4), \secon_module/output_c_stage2_share3(4), \secon_module/output_d_stage2_share3(4), \secon_module/a_pipelined2_share2_reg(4), \secon_module/b_pipelined2_share2_reg(4), \secon_module/c_pipelined2_share2_reg(4), \secon_module/d_pipelined2_share2_reg(4), \first_module/n170(4), \first_module/reg_output_ab_stage1_share2(4), \first_module/reg_output_ac_stage1_share2(4), \first_module/reg_output_ad_stage1_share2(4), \first_module/reg_output_bc_stage1_share2(4), \first_module/reg_output_bd_stage1_share2(4), \first_module/reg_output_cd_stage1_share2(4), \first_module/reg_output_abc_stage1_share2(4), \first_module/reg_output_abd_stage1_share2(4), \first_module/reg_output_acd_stage1_share2(4), \first_module/reg_output_bcd_stage1_share2(4), \first_module/reg_output_abcd_stage1_share2(4), \first_module/a_pipelined2_share2_reg(4), \first_module/b_pipelined2_share2_reg(4), \first_module/c_pipelined2_share2_reg(4), \first_module/d_pipelined2_share2_reg(4), output_x3_share2(4), output_x1_share2(4), output_x0_share2(4), \rand_bit_cycle3[8](1), \secon_module/reg_output_ab_stage1_share1(1), \secon_module/reg_output_ac_stage1_share1(1), \secon_module/reg_output_ad_stage1_share1(1), \secon_module/reg_output_bc_stage1_share1(1), \secon_module/reg_output_bd_stage1_share1(1), \secon_module/reg_output_cd_stage1_share1(1), \secon_module/reg_output_abc_stage1_share1(1), \secon_module/reg_output_abd_stage1_share1(1), \secon_module/reg_output_acd_stage1_share1(1), \secon_module/reg_output_bcd_stage1_share1(1), \secon_module/reg_output_abcd_stage1_share1(1), output_x7_share1(1), output_x6_share1(1), output_x5_share1(1), output_x4_share1(1), \first_module/reg_output_ab_stage1_share3(1), \first_module/reg_output_ac_stage1_share3(1), \first_module/reg_output_ad_stage1_share3(1), \first_module/reg_output_bc_stage1_share3(1), \first_module/reg_output_bd_stage1_share3(1), \first_module/reg_output_cd_stage1_share3(1), \first_module/reg_output_abc_stage1_share3(1), \first_module/reg_output_abd_stage1_share3(1), \first_module/reg_output_acd_stage1_share3(1), \first_module/reg_output_bcd_stage1_share3(1), \first_module/reg_output_abcd_stage1_share3(1), \first_module/output_a_stage2_share3(1), \first_module/output_b_stage2_share3(1), \first_module/output_c_stage2_share3(1), \first_module/output_d_stage2_share3(1), \secon_module/a_pipelined2_share2_reg(1), \secon_module/b_pipelined2_share2_reg(1), \secon_module/c_pipelined2_share2_reg(1), \secon_module/d_pipelined2_share2_reg(1), \first_module/a_pipelined2_share2_reg(1), \first_module/b_pipelined2_share2_reg(1), \first_module/c_pipelined2_share2_reg(1), \first_module/d_pipelined2_share2_reg(1)] -log10(p) = 3.47151 --> OKAY
