

Implementation tool: Xilinx Vivado v.2023.2
Project:             maxpool_CIF_0_3
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Mon Oct 28 11:17:39 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3324
FF:            2126
DSP:              8
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      9.587
Timing met
