chipselect	,	V_138
cpu_to_be32	,	F_15
DIV_ROUND_UP	,	F_34
spi_sirfsoc_cmd_transfer	,	F_13
"SPI reset failed!\n"	,	L_4
SIRFSOC_MAX_CMD_BYTES	,	V_42
SIRFSOC_SPI_FIFO_THD	,	F_35
len	,	V_33
dev	,	V_47
DMA_MEM_TO_DEV	,	V_72
gpio_is_valid	,	F_59
"Speed %d not supported\n"	,	L_3
DMA_FROM_DEVICE	,	V_61
SIRFSOC_SPI_FIFO_START	,	V_38
SIRFSOC_SPI_RX_DMA_IO_LEN	,	V_57
wait_for_completion_timeout	,	F_16
SIRFSOC_SPI_TRAN_MSB	,	V_109
SPI_CS_HIGH	,	V_90
free_master	,	V_134
SIRFSOC_SPI_RX_DMA_FLUSH	,	V_121
spi_bitbang_stop	,	F_69
SIRFSOC_SPI_TX_DMA_IO_LEN	,	V_56
SIRFSOC_SPI_TRAN_DAT_FORMAT_8	,	V_104
SIRFSOC_SPI_CMD_MODE	,	V_118
SIRFSOC_SPI_FRM_END_INT_EN	,	V_44
of_node	,	V_147
GFP_KERNEL	,	V_154
SPI_CPOL	,	V_110
device	,	V_159
spi_master_get_devdata	,	F_14
dmaengine_prep_slave_single	,	F_20
SIRFSOC_SPI_TXFIFO_OP	,	V_37
regval	,	V_88
rx	,	V_4
SIRFSOC_SPI_CMD	,	V_43
SIRFSOC_SPI_TXFIFO_STATUS	,	V_75
SIRFSOC_SPI_RXFIFO_STATUS	,	V_82
devm_gpio_request	,	F_60
hw_cs	,	V_87
min	,	F_26
BUG	,	F_33
spi_sirfsoc_transfer	,	F_27
num_chipselect	,	V_158
setup_transfer	,	V_139
"Unable to allocate SPI master\n"	,	L_5
rx_desc	,	V_49
completion	,	V_26
devm_ioremap_resource	,	F_46
u8	,	T_2
SIRFSOC_SPI_CMD_TX_EN	,	V_45
irq	,	V_11
i	,	V_130
ENOENT	,	V_124
spi_device	,	V_28
spi_master_suspend	,	F_72
sspi	,	V_2
spi_sirfsoc_setup_transfer	,	F_32
SIRFSOC_SPI_FIFO_SC	,	F_36
SIRFSOC_SPI_FIFO_SIZE	,	V_99
t	,	V_31
spi_stat	,	V_13
dma_release_channel	,	F_65
SIRFSOC_SPI_CS_IDLE_STAT	,	V_108
platform_device	,	V_125
tx_buf	,	V_59
SIRFSOC_SPI_MUL_DAT_MODE	,	V_55
tx	,	V_8
spi_sirfsoc_chipselect	,	F_30
cs_gpios	,	V_157
DRIVER_NAME	,	V_136
reinit_completion	,	F_28
word_width	,	V_39
cs_gpio	,	V_93
SIRFSOC_SPI_INT_MASK_ALL	,	V_19
max_speed_hz	,	V_101
SIRFSOC_SPI_RX_IO_DMA	,	V_25
dmaengine_submit	,	F_21
SIRFSOC_SPI_TRAN_DAT_FORMAT_32	,	V_107
free_clk	,	V_155
SIRFSOC_SPI_TX_DMA_IO_CTRL	,	V_120
platform_get_irq	,	F_49
ret	,	V_131
fifo_size	,	V_98
tx_chan	,	V_71
"tx"	,	L_8
clk_get_rate	,	F_55
dma_async_tx_descriptor	,	V_48
spi_sirfsoc_tx_word_u8	,	F_3
dst_start	,	V_58
callback_param	,	V_68
platform_get_resource	,	F_45
dummypage	,	V_85
"can not allocate tx dma channel\n"	,	L_9
txfifo_ctrl	,	V_96
dma_map_single	,	F_19
SIRFSOC_SPI_RXFIFO_OP	,	V_51
SIRFSOC_SPI_FRM_END	,	V_16
timeout	,	V_32
SPI_BPW_MASK	,	F_51
dev_err	,	F_17
kmalloc	,	F_57
SIRFSOC_SPI_TRAN_DAT_FORMAT_12	,	V_105
spi_master_resume	,	F_76
spi_sirfsoc_tx_word_u16	,	F_6
tx_done	,	V_17
SIRFSOC_SPI_TRAN_DAT_FORMAT_16	,	V_106
SIRFSOC_SPI_FIFO_RESET	,	V_36
dma_complete	,	V_27
SIRFSOC_SPI_TX_RX_EN	,	V_46
"transfer timeout\n"	,	L_2
clk_disable_unprepare	,	F_63
txrx_bufs	,	V_140
speed_hz	,	V_100
src_start	,	V_69
SIRFSOC_SPI_RXFIFO_DATA	,	V_6
SIRFSOC_SPI_TXFIFO_LEVEL_CHK	,	V_114
SIRFSOC_SPI_TXFIFO_CTRL	,	V_116
setup	,	V_141
SIRFSOC_SPI_TX_UFLOW	,	V_22
spi_sirfsoc_probe	,	F_41
clk_disable	,	F_73
base	,	V_5
ENOMEM	,	V_132
spi_sirfsoc_rx_word_u16	,	F_5
dev_get_drvdata	,	F_71
SIRFSOC_SPI_FIFO_FULL	,	V_76
dev_info	,	F_61
rxfifo_ctrl	,	V_97
bus_num	,	V_142
spi_master_put	,	F_66
SIRFSOC_SPI_CMD_BYTE_NUM	,	F_39
spi_sirfsoc_tx_word_u32	,	F_8
spi_sirfsoc_dma_fini_callback	,	F_12
hz	,	V_95
spi_master	,	V_127
SIRFSOC_SPI_RX_DMA_IO_CTRL	,	V_122
clk_put	,	F_64
SPI_CPHA	,	V_112
spi_sirfsoc_rx_word_u8	,	F_1
id	,	V_143
DMA_TO_DEVICE	,	V_70
rx_chan	,	V_63
dma_request_slave_channel	,	F_52
left_tx_word	,	V_10
device_reset	,	F_42
clk	,	V_150
free_tx_dma	,	V_151
bitbang	,	V_137
clk_enable	,	F_75
sirfsoc_spi	,	V_1
"cmd transfer timeout\n"	,	L_1
"rx"	,	L_6
IRQ_HANDLED	,	V_20
dma_unmap_single	,	F_24
SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN	,	V_78
"can not allocate rx dma channel\n"	,	L_7
SIRFSOC_SPI_TX_EN	,	V_74
PAGE_SIZE	,	V_153
cmd	,	V_34
spi_bitbang_start	,	F_58
SIRFSOC_SPI_CS_IO_OUT	,	V_91
ENODEV	,	V_148
SIRFSOC_SPI_DRV_POS_EDGE	,	V_113
SIRFSOC_SPI_CTRL	,	V_53
kfree	,	F_62
SIRFSOC_SPI_TXFIFO_EMPTY	,	V_24
init_completion	,	F_56
spi_sirfsoc_resume	,	F_74
SIRFSOC_SPI_FIFO_LC	,	F_37
mode_bits	,	V_144
"registerred, bus number = %d\n"	,	L_12
bits_per_word	,	V_94
BITBANG_CS_INACTIVE	,	V_92
u16	,	T_3
BITBANG_CS_ACTIVE	,	V_89
SIRFSOC_SPI_IO_MODE_SEL	,	V_123
SIRFSOC_SPI_DAT_FRM_LEN_MAX	,	V_52
clk_prepare_enable	,	F_54
gpio_direction_output	,	F_31
spi_sirfsoc_dma_transfer	,	F_18
rx_done	,	V_23
tx_word	,	V_77
EINVAL	,	V_103
DMA_DEV_TO_MEM	,	V_64
ctrl_freq	,	V_102
complete	,	F_10
SIRFSOC_SPI_RX_OFLOW_INT_EN	,	V_80
tx_by_cmd	,	V_15
DMA_BIDIRECTIONAL	,	V_62
IS_DMA_VALID	,	F_29
data	,	V_3
"no valid gpio\n"	,	L_10
SIRFSOC_SPI_INT_EN	,	V_18
spi_sirfsoc_pio_transfer	,	F_25
mode	,	V_40
pdev	,	V_126
left_rx_word	,	V_7
spi_sirfsoc_remove	,	F_67
u32	,	T_1
spi_sirfsoc_irq	,	F_9
SIRFSOC_SPI_TX_UFLOW_INT_EN	,	V_79
SIRFSOC_SPI_CLK_IDLE_STAT	,	V_111
SIRFSOC_SPI_CS_IO_MODE	,	V_119
dma_async_issue_pending	,	F_22
resource	,	V_128
spi_transfer	,	V_30
rx_buf	,	V_60
spi	,	V_29
PTR_ERR	,	F_48
spi_sirfsoc_suspend	,	F_70
SIRFSOC_SPI_FIFO_EMPTY	,	V_83
SIRFSOC_SPI_ENA_AUTO_CLR	,	V_54
SIRFSOC_SPI_RXFIFO_CTRL	,	V_117
SIRFSOC_SPI_TXFIFO_DATA	,	V_9
DMA_PREP_INTERRUPT	,	V_65
mem_res	,	V_129
platform_set_drvdata	,	F_44
SIRFSOC_SPI_INT_STATUS	,	V_14
platform_get_drvdata	,	F_68
SPI_LSB_FIRST	,	V_41
ENXIO	,	V_135
spi_sirfsoc_rx_word_u32	,	F_7
SIRFSOC_SPI_RX_IO_DMA_INT_EN	,	V_81
SIRFSOC_SPI_RX_OFLOW	,	V_21
SIRFSOC_SPI_RXFIFO_LEVEL_CHK	,	V_115
SIRFSOC_SPI_RX_EN	,	V_73
SIRFSOC_SPI_FIFO_HC	,	F_38
free_rx_dma	,	V_149
DMA_CTRL_ACK	,	V_66
IORESOURCE_MEM	,	V_133
rx_word	,	V_84
value	,	V_86
clk_get	,	F_53
spi_sirfsoc_setup	,	F_40
readl	,	F_2
"failed to request gpio\n"	,	L_11
writel	,	F_4
irqreturn_t	,	T_4
SIRFSOC_SPI_DUMMY_DELAY_CTL	,	V_152
tx_desc	,	V_50
bits_per_word_mask	,	V_145
dev_id	,	V_12
master	,	V_35
dmaengine_terminate_all	,	F_23
SIRFSOC_SPI_DEFAULT_FRQ	,	V_146
free_dummypage	,	V_156
callback	,	V_67
cpu_relax	,	F_11
spi_alloc_master	,	F_43
IS_ERR	,	F_47
devm_request_irq	,	F_50
