Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:15:39 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_double_div3_timing_synth.rpt
| Design       : operator_double_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.698ns (60.149%)  route 1.125ns (39.851%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
                         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, unplaced)         0.560     1.513    shift_V_cast_cast_reg_607[1]
                         LUT4 (Prop_lut4_I1_O)        0.165     1.678 r  p_Repl2_1_reg_655[10]_i_11/O
                         net (fo=1, unplaced)         0.000     1.678    p_Repl2_1_reg_655[10]_i_11_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     2.031 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, unplaced)         0.008     2.039    p_Repl2_1_reg_655_reg[10]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.107     2.146 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, unplaced)        0.302     2.448    tmp_1_fu_232_p2
                         LUT6 (Prop_lut6_I5_O)        0.153     2.601 r  p_Repl2_1_reg_655[3]_i_2/O
                         net (fo=1, unplaced)         0.247     2.848    p_Repl2_1_reg_655[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     3.207 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     3.215    p_Repl2_1_reg_655_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.275 r  p_Repl2_1_reg_655_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.275    p_Repl2_1_reg_655_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.495 r  p_Repl2_1_reg_655_reg[10]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.495    p_Repl2_1_reg_655_reg[10]_i_1_n_6
                         FDRE                                         r  p_Repl2_1_reg_655_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
                         FDRE                                         r  p_Repl2_1_reg_655_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.062     3.165    p_Repl2_1_reg_655_reg[9]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                 -0.330    




