
GreenHouse2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004808  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004914  08004914  00005914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049dc  080049dc  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080049dc  080049dc  000059dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080049e4  080049e4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049e4  080049e4  000059e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049e8  080049e8  000059e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080049ec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  2000005c  08004a48  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  08004a48  0000630c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5ae  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002712  00000000  00000000  00013633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  00015d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bff  00000000  00000000  00016cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015bcc  00000000  00000000  000178d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bdd  00000000  00000000  0002d4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00078da3  00000000  00000000  0003f080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7e23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004794  00000000  00000000  000b7e68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000bc5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080048fc 	.word	0x080048fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080048fc 	.word	0x080048fc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_frsub>:
 80004d4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__addsf3>
 80004da:	bf00      	nop

080004dc <__aeabi_fsub>:
 80004dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080004e0 <__addsf3>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	bf1f      	itttt	ne
 80004e4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80004e8:	ea92 0f03 	teqne	r2, r3
 80004ec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80004f0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80004f4:	d06a      	beq.n	80005cc <__addsf3+0xec>
 80004f6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80004fa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80004fe:	bfc1      	itttt	gt
 8000500:	18d2      	addgt	r2, r2, r3
 8000502:	4041      	eorgt	r1, r0
 8000504:	4048      	eorgt	r0, r1
 8000506:	4041      	eorgt	r1, r0
 8000508:	bfb8      	it	lt
 800050a:	425b      	neglt	r3, r3
 800050c:	2b19      	cmp	r3, #25
 800050e:	bf88      	it	hi
 8000510:	4770      	bxhi	lr
 8000512:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000516:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800051a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800051e:	bf18      	it	ne
 8000520:	4240      	negne	r0, r0
 8000522:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000526:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800052a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800052e:	bf18      	it	ne
 8000530:	4249      	negne	r1, r1
 8000532:	ea92 0f03 	teq	r2, r3
 8000536:	d03f      	beq.n	80005b8 <__addsf3+0xd8>
 8000538:	f1a2 0201 	sub.w	r2, r2, #1
 800053c:	fa41 fc03 	asr.w	ip, r1, r3
 8000540:	eb10 000c 	adds.w	r0, r0, ip
 8000544:	f1c3 0320 	rsb	r3, r3, #32
 8000548:	fa01 f103 	lsl.w	r1, r1, r3
 800054c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000550:	d502      	bpl.n	8000558 <__addsf3+0x78>
 8000552:	4249      	negs	r1, r1
 8000554:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000558:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800055c:	d313      	bcc.n	8000586 <__addsf3+0xa6>
 800055e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000562:	d306      	bcc.n	8000572 <__addsf3+0x92>
 8000564:	0840      	lsrs	r0, r0, #1
 8000566:	ea4f 0131 	mov.w	r1, r1, rrx
 800056a:	f102 0201 	add.w	r2, r2, #1
 800056e:	2afe      	cmp	r2, #254	@ 0xfe
 8000570:	d251      	bcs.n	8000616 <__addsf3+0x136>
 8000572:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000576:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800057a:	bf08      	it	eq
 800057c:	f020 0001 	biceq.w	r0, r0, #1
 8000580:	ea40 0003 	orr.w	r0, r0, r3
 8000584:	4770      	bx	lr
 8000586:	0049      	lsls	r1, r1, #1
 8000588:	eb40 0000 	adc.w	r0, r0, r0
 800058c:	3a01      	subs	r2, #1
 800058e:	bf28      	it	cs
 8000590:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000594:	d2ed      	bcs.n	8000572 <__addsf3+0x92>
 8000596:	fab0 fc80 	clz	ip, r0
 800059a:	f1ac 0c08 	sub.w	ip, ip, #8
 800059e:	ebb2 020c 	subs.w	r2, r2, ip
 80005a2:	fa00 f00c 	lsl.w	r0, r0, ip
 80005a6:	bfaa      	itet	ge
 80005a8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80005ac:	4252      	neglt	r2, r2
 80005ae:	4318      	orrge	r0, r3
 80005b0:	bfbc      	itt	lt
 80005b2:	40d0      	lsrlt	r0, r2
 80005b4:	4318      	orrlt	r0, r3
 80005b6:	4770      	bx	lr
 80005b8:	f092 0f00 	teq	r2, #0
 80005bc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80005c0:	bf06      	itte	eq
 80005c2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80005c6:	3201      	addeq	r2, #1
 80005c8:	3b01      	subne	r3, #1
 80005ca:	e7b5      	b.n	8000538 <__addsf3+0x58>
 80005cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80005d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80005d4:	bf18      	it	ne
 80005d6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80005da:	d021      	beq.n	8000620 <__addsf3+0x140>
 80005dc:	ea92 0f03 	teq	r2, r3
 80005e0:	d004      	beq.n	80005ec <__addsf3+0x10c>
 80005e2:	f092 0f00 	teq	r2, #0
 80005e6:	bf08      	it	eq
 80005e8:	4608      	moveq	r0, r1
 80005ea:	4770      	bx	lr
 80005ec:	ea90 0f01 	teq	r0, r1
 80005f0:	bf1c      	itt	ne
 80005f2:	2000      	movne	r0, #0
 80005f4:	4770      	bxne	lr
 80005f6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80005fa:	d104      	bne.n	8000606 <__addsf3+0x126>
 80005fc:	0040      	lsls	r0, r0, #1
 80005fe:	bf28      	it	cs
 8000600:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000604:	4770      	bx	lr
 8000606:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800060a:	bf3c      	itt	cc
 800060c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000610:	4770      	bxcc	lr
 8000612:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000616:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800061a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800061e:	4770      	bx	lr
 8000620:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000624:	bf16      	itet	ne
 8000626:	4608      	movne	r0, r1
 8000628:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800062c:	4601      	movne	r1, r0
 800062e:	0242      	lsls	r2, r0, #9
 8000630:	bf06      	itte	eq
 8000632:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000636:	ea90 0f01 	teqeq	r0, r1
 800063a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800063e:	4770      	bx	lr

08000640 <__aeabi_ui2f>:
 8000640:	f04f 0300 	mov.w	r3, #0
 8000644:	e004      	b.n	8000650 <__aeabi_i2f+0x8>
 8000646:	bf00      	nop

08000648 <__aeabi_i2f>:
 8000648:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	ea5f 0c00 	movs.w	ip, r0
 8000654:	bf08      	it	eq
 8000656:	4770      	bxeq	lr
 8000658:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 800065c:	4601      	mov	r1, r0
 800065e:	f04f 0000 	mov.w	r0, #0
 8000662:	e01c      	b.n	800069e <__aeabi_l2f+0x2a>

08000664 <__aeabi_ul2f>:
 8000664:	ea50 0201 	orrs.w	r2, r0, r1
 8000668:	bf08      	it	eq
 800066a:	4770      	bxeq	lr
 800066c:	f04f 0300 	mov.w	r3, #0
 8000670:	e00a      	b.n	8000688 <__aeabi_l2f+0x14>
 8000672:	bf00      	nop

08000674 <__aeabi_l2f>:
 8000674:	ea50 0201 	orrs.w	r2, r0, r1
 8000678:	bf08      	it	eq
 800067a:	4770      	bxeq	lr
 800067c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000680:	d502      	bpl.n	8000688 <__aeabi_l2f+0x14>
 8000682:	4240      	negs	r0, r0
 8000684:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000688:	ea5f 0c01 	movs.w	ip, r1
 800068c:	bf02      	ittt	eq
 800068e:	4684      	moveq	ip, r0
 8000690:	4601      	moveq	r1, r0
 8000692:	2000      	moveq	r0, #0
 8000694:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000698:	bf08      	it	eq
 800069a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800069e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80006a2:	fabc f28c 	clz	r2, ip
 80006a6:	3a08      	subs	r2, #8
 80006a8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80006ac:	db10      	blt.n	80006d0 <__aeabi_l2f+0x5c>
 80006ae:	fa01 fc02 	lsl.w	ip, r1, r2
 80006b2:	4463      	add	r3, ip
 80006b4:	fa00 fc02 	lsl.w	ip, r0, r2
 80006b8:	f1c2 0220 	rsb	r2, r2, #32
 80006bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80006c0:	fa20 f202 	lsr.w	r2, r0, r2
 80006c4:	eb43 0002 	adc.w	r0, r3, r2
 80006c8:	bf08      	it	eq
 80006ca:	f020 0001 	biceq.w	r0, r0, #1
 80006ce:	4770      	bx	lr
 80006d0:	f102 0220 	add.w	r2, r2, #32
 80006d4:	fa01 fc02 	lsl.w	ip, r1, r2
 80006d8:	f1c2 0220 	rsb	r2, r2, #32
 80006dc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80006e0:	fa21 f202 	lsr.w	r2, r1, r2
 80006e4:	eb43 0002 	adc.w	r0, r3, r2
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80006ee:	4770      	bx	lr

080006f0 <__aeabi_fmul>:
 80006f0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80006f8:	bf1e      	ittt	ne
 80006fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80006fe:	ea92 0f0c 	teqne	r2, ip
 8000702:	ea93 0f0c 	teqne	r3, ip
 8000706:	d06f      	beq.n	80007e8 <__aeabi_fmul+0xf8>
 8000708:	441a      	add	r2, r3
 800070a:	ea80 0c01 	eor.w	ip, r0, r1
 800070e:	0240      	lsls	r0, r0, #9
 8000710:	bf18      	it	ne
 8000712:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000716:	d01e      	beq.n	8000756 <__aeabi_fmul+0x66>
 8000718:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800071c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000720:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000724:	fba0 3101 	umull	r3, r1, r0, r1
 8000728:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800072c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000730:	bf3e      	ittt	cc
 8000732:	0049      	lslcc	r1, r1, #1
 8000734:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000738:	005b      	lslcc	r3, r3, #1
 800073a:	ea40 0001 	orr.w	r0, r0, r1
 800073e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000742:	2afd      	cmp	r2, #253	@ 0xfd
 8000744:	d81d      	bhi.n	8000782 <__aeabi_fmul+0x92>
 8000746:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800074a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800074e:	bf08      	it	eq
 8000750:	f020 0001 	biceq.w	r0, r0, #1
 8000754:	4770      	bx	lr
 8000756:	f090 0f00 	teq	r0, #0
 800075a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	0249      	lsleq	r1, r1, #9
 8000762:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000766:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800076a:	3a7f      	subs	r2, #127	@ 0x7f
 800076c:	bfc2      	ittt	gt
 800076e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000772:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000776:	4770      	bxgt	lr
 8000778:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800077c:	f04f 0300 	mov.w	r3, #0
 8000780:	3a01      	subs	r2, #1
 8000782:	dc5d      	bgt.n	8000840 <__aeabi_fmul+0x150>
 8000784:	f112 0f19 	cmn.w	r2, #25
 8000788:	bfdc      	itt	le
 800078a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800078e:	4770      	bxle	lr
 8000790:	f1c2 0200 	rsb	r2, r2, #0
 8000794:	0041      	lsls	r1, r0, #1
 8000796:	fa21 f102 	lsr.w	r1, r1, r2
 800079a:	f1c2 0220 	rsb	r2, r2, #32
 800079e:	fa00 fc02 	lsl.w	ip, r0, r2
 80007a2:	ea5f 0031 	movs.w	r0, r1, rrx
 80007a6:	f140 0000 	adc.w	r0, r0, #0
 80007aa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80007ae:	bf08      	it	eq
 80007b0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80007b4:	4770      	bx	lr
 80007b6:	f092 0f00 	teq	r2, #0
 80007ba:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80007be:	bf02      	ittt	eq
 80007c0:	0040      	lsleq	r0, r0, #1
 80007c2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80007c6:	3a01      	subeq	r2, #1
 80007c8:	d0f9      	beq.n	80007be <__aeabi_fmul+0xce>
 80007ca:	ea40 000c 	orr.w	r0, r0, ip
 80007ce:	f093 0f00 	teq	r3, #0
 80007d2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007d6:	bf02      	ittt	eq
 80007d8:	0049      	lsleq	r1, r1, #1
 80007da:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80007de:	3b01      	subeq	r3, #1
 80007e0:	d0f9      	beq.n	80007d6 <__aeabi_fmul+0xe6>
 80007e2:	ea41 010c 	orr.w	r1, r1, ip
 80007e6:	e78f      	b.n	8000708 <__aeabi_fmul+0x18>
 80007e8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80007ec:	ea92 0f0c 	teq	r2, ip
 80007f0:	bf18      	it	ne
 80007f2:	ea93 0f0c 	teqne	r3, ip
 80007f6:	d00a      	beq.n	800080e <__aeabi_fmul+0x11e>
 80007f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80007fc:	bf18      	it	ne
 80007fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000802:	d1d8      	bne.n	80007b6 <__aeabi_fmul+0xc6>
 8000804:	ea80 0001 	eor.w	r0, r0, r1
 8000808:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800080c:	4770      	bx	lr
 800080e:	f090 0f00 	teq	r0, #0
 8000812:	bf17      	itett	ne
 8000814:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000818:	4608      	moveq	r0, r1
 800081a:	f091 0f00 	teqne	r1, #0
 800081e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000822:	d014      	beq.n	800084e <__aeabi_fmul+0x15e>
 8000824:	ea92 0f0c 	teq	r2, ip
 8000828:	d101      	bne.n	800082e <__aeabi_fmul+0x13e>
 800082a:	0242      	lsls	r2, r0, #9
 800082c:	d10f      	bne.n	800084e <__aeabi_fmul+0x15e>
 800082e:	ea93 0f0c 	teq	r3, ip
 8000832:	d103      	bne.n	800083c <__aeabi_fmul+0x14c>
 8000834:	024b      	lsls	r3, r1, #9
 8000836:	bf18      	it	ne
 8000838:	4608      	movne	r0, r1
 800083a:	d108      	bne.n	800084e <__aeabi_fmul+0x15e>
 800083c:	ea80 0001 	eor.w	r0, r0, r1
 8000840:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000844:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000848:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800084c:	4770      	bx	lr
 800084e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000852:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000856:	4770      	bx	lr

08000858 <__aeabi_fdiv>:
 8000858:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000860:	bf1e      	ittt	ne
 8000862:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000866:	ea92 0f0c 	teqne	r2, ip
 800086a:	ea93 0f0c 	teqne	r3, ip
 800086e:	d069      	beq.n	8000944 <__aeabi_fdiv+0xec>
 8000870:	eba2 0203 	sub.w	r2, r2, r3
 8000874:	ea80 0c01 	eor.w	ip, r0, r1
 8000878:	0249      	lsls	r1, r1, #9
 800087a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800087e:	d037      	beq.n	80008f0 <__aeabi_fdiv+0x98>
 8000880:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000884:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000888:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800088c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000890:	428b      	cmp	r3, r1
 8000892:	bf38      	it	cc
 8000894:	005b      	lslcc	r3, r3, #1
 8000896:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800089a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800089e:	428b      	cmp	r3, r1
 80008a0:	bf24      	itt	cs
 80008a2:	1a5b      	subcs	r3, r3, r1
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80008ac:	bf24      	itt	cs
 80008ae:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80008b2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80008ba:	bf24      	itt	cs
 80008bc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80008c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80008c8:	bf24      	itt	cs
 80008ca:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80008ce:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d2:	011b      	lsls	r3, r3, #4
 80008d4:	bf18      	it	ne
 80008d6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80008da:	d1e0      	bne.n	800089e <__aeabi_fdiv+0x46>
 80008dc:	2afd      	cmp	r2, #253	@ 0xfd
 80008de:	f63f af50 	bhi.w	8000782 <__aeabi_fmul+0x92>
 80008e2:	428b      	cmp	r3, r1
 80008e4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008e8:	bf08      	it	eq
 80008ea:	f020 0001 	biceq.w	r0, r0, #1
 80008ee:	4770      	bx	lr
 80008f0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80008f4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f8:	327f      	adds	r2, #127	@ 0x7f
 80008fa:	bfc2      	ittt	gt
 80008fc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000900:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000904:	4770      	bxgt	lr
 8000906:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800090a:	f04f 0300 	mov.w	r3, #0
 800090e:	3a01      	subs	r2, #1
 8000910:	e737      	b.n	8000782 <__aeabi_fmul+0x92>
 8000912:	f092 0f00 	teq	r2, #0
 8000916:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800091a:	bf02      	ittt	eq
 800091c:	0040      	lsleq	r0, r0, #1
 800091e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000922:	3a01      	subeq	r2, #1
 8000924:	d0f9      	beq.n	800091a <__aeabi_fdiv+0xc2>
 8000926:	ea40 000c 	orr.w	r0, r0, ip
 800092a:	f093 0f00 	teq	r3, #0
 800092e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000932:	bf02      	ittt	eq
 8000934:	0049      	lsleq	r1, r1, #1
 8000936:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800093a:	3b01      	subeq	r3, #1
 800093c:	d0f9      	beq.n	8000932 <__aeabi_fdiv+0xda>
 800093e:	ea41 010c 	orr.w	r1, r1, ip
 8000942:	e795      	b.n	8000870 <__aeabi_fdiv+0x18>
 8000944:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000948:	ea92 0f0c 	teq	r2, ip
 800094c:	d108      	bne.n	8000960 <__aeabi_fdiv+0x108>
 800094e:	0242      	lsls	r2, r0, #9
 8000950:	f47f af7d 	bne.w	800084e <__aeabi_fmul+0x15e>
 8000954:	ea93 0f0c 	teq	r3, ip
 8000958:	f47f af70 	bne.w	800083c <__aeabi_fmul+0x14c>
 800095c:	4608      	mov	r0, r1
 800095e:	e776      	b.n	800084e <__aeabi_fmul+0x15e>
 8000960:	ea93 0f0c 	teq	r3, ip
 8000964:	d104      	bne.n	8000970 <__aeabi_fdiv+0x118>
 8000966:	024b      	lsls	r3, r1, #9
 8000968:	f43f af4c 	beq.w	8000804 <__aeabi_fmul+0x114>
 800096c:	4608      	mov	r0, r1
 800096e:	e76e      	b.n	800084e <__aeabi_fmul+0x15e>
 8000970:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000974:	bf18      	it	ne
 8000976:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800097a:	d1ca      	bne.n	8000912 <__aeabi_fdiv+0xba>
 800097c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000980:	f47f af5c 	bne.w	800083c <__aeabi_fmul+0x14c>
 8000984:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000988:	f47f af3c 	bne.w	8000804 <__aeabi_fmul+0x114>
 800098c:	e75f      	b.n	800084e <__aeabi_fmul+0x15e>
 800098e:	bf00      	nop

08000990 <__gesf2>:
 8000990:	f04f 3cff 	mov.w	ip, #4294967295
 8000994:	e006      	b.n	80009a4 <__cmpsf2+0x4>
 8000996:	bf00      	nop

08000998 <__lesf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	e002      	b.n	80009a4 <__cmpsf2+0x4>
 800099e:	bf00      	nop

080009a0 <__cmpsf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80009b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009b4:	bf18      	it	ne
 80009b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ba:	d011      	beq.n	80009e0 <__cmpsf2+0x40>
 80009bc:	b001      	add	sp, #4
 80009be:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80009c2:	bf18      	it	ne
 80009c4:	ea90 0f01 	teqne	r0, r1
 80009c8:	bf58      	it	pl
 80009ca:	ebb2 0003 	subspl.w	r0, r2, r3
 80009ce:	bf88      	it	hi
 80009d0:	17c8      	asrhi	r0, r1, #31
 80009d2:	bf38      	it	cc
 80009d4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80009d8:	bf18      	it	ne
 80009da:	f040 0001 	orrne.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009e4:	d102      	bne.n	80009ec <__cmpsf2+0x4c>
 80009e6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80009ea:	d105      	bne.n	80009f8 <__cmpsf2+0x58>
 80009ec:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80009f0:	d1e4      	bne.n	80009bc <__cmpsf2+0x1c>
 80009f2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80009f6:	d0e1      	beq.n	80009bc <__cmpsf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cfrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4608      	mov	r0, r1
 8000a04:	4661      	mov	r1, ip
 8000a06:	e7ff      	b.n	8000a08 <__aeabi_cfcmpeq>

08000a08 <__aeabi_cfcmpeq>:
 8000a08:	b50f      	push	{r0, r1, r2, r3, lr}
 8000a0a:	f7ff ffc9 	bl	80009a0 <__cmpsf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000a18 <__aeabi_fcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cfcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_fcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cfcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_fcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cfcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_fcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffd2 	bl	8000a00 <__aeabi_cfrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_fcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc8 	bl	8000a00 <__aeabi_cfrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a8c:	4b18      	ldr	r3, [pc, #96]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000a8e:	4a19      	ldr	r2, [pc, #100]	@ (8000af4 <MX_ADC1_Init+0x78>)
 8000a90:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a92:	4b17      	ldr	r3, [pc, #92]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a98:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a9e:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000aa4:	4b12      	ldr	r3, [pc, #72]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000aa6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000aaa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aac:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ab8:	480d      	ldr	r0, [pc, #52]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000aba:	f000 fe99 	bl	80017f0 <HAL_ADC_Init>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000ac4:	f000 fbfa 	bl	80012bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000acc:	2301      	movs	r3, #1
 8000ace:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4805      	ldr	r0, [pc, #20]	@ (8000af0 <MX_ADC1_Init+0x74>)
 8000ada:	f001 f941 	bl	8001d60 <HAL_ADC_ConfigChannel>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000ae4:	f000 fbea 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ae8:	bf00      	nop
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000078 	.word	0x20000078
 8000af4:	40012400 	.word	0x40012400

08000af8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a14      	ldr	r2, [pc, #80]	@ (8000b64 <HAL_ADC_MspInit+0x6c>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d121      	bne.n	8000b5c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a12      	ldr	r2, [pc, #72]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	4a0c      	ldr	r2, [pc, #48]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	6193      	str	r3, [r2, #24]
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <HAL_ADC_MspInit+0x70>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	f003 0304 	and.w	r3, r3, #4
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000b48:	2306      	movs	r3, #6
 8000b4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	4619      	mov	r1, r3
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <HAL_ADC_MspInit+0x74>)
 8000b58:	f001 fb6a 	bl	8002230 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	3720      	adds	r7, #32
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40012400 	.word	0x40012400
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40010800 	.word	0x40010800

08000b70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b84:	4b23      	ldr	r3, [pc, #140]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a22      	ldr	r2, [pc, #136]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000b8a:	f043 0320 	orr.w	r3, r3, #32
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0320 	and.w	r3, r3, #32
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b17      	ldr	r3, [pc, #92]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a16      	ldr	r2, [pc, #88]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000bba:	f043 0308 	orr.w	r3, r3, #8
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <MX_GPIO_Init+0xa4>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2138      	movs	r1, #56	@ 0x38
 8000bd0:	4811      	ldr	r0, [pc, #68]	@ (8000c18 <MX_GPIO_Init+0xa8>)
 8000bd2:	f001 fcc8 	bl	8002566 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000bd6:	2338      	movs	r3, #56	@ 0x38
 8000bd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	480a      	ldr	r0, [pc, #40]	@ (8000c18 <MX_GPIO_Init+0xa8>)
 8000bee:	f001 fb1f 	bl	8002230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	4619      	mov	r1, r3
 8000c04:	4805      	ldr	r0, [pc, #20]	@ (8000c1c <MX_GPIO_Init+0xac>)
 8000c06:	f001 fb13 	bl	8002230 <HAL_GPIO_Init>

}
 8000c0a:	bf00      	nop
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010800 	.word	0x40010800
 8000c1c:	40010c00 	.word	0x40010c00

08000c20 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c26:	4a13      	ldr	r2, [pc, #76]	@ (8000c74 <MX_I2C1_Init+0x54>)
 8000c28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c2c:	4a12      	ldr	r2, [pc, #72]	@ (8000c78 <MX_I2C1_Init+0x58>)
 8000c2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c4a:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c50:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c5c:	4804      	ldr	r0, [pc, #16]	@ (8000c70 <MX_I2C1_Init+0x50>)
 8000c5e:	f001 fcb3 	bl	80025c8 <HAL_I2C_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c68:	f000 fb28 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	200000a8 	.word	0x200000a8
 8000c74:	40005400 	.word	0x40005400
 8000c78:	000186a0 	.word	0x000186a0

08000c7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b088      	sub	sp, #32
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 0310 	add.w	r3, r7, #16
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a15      	ldr	r2, [pc, #84]	@ (8000cec <HAL_I2C_MspInit+0x70>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d123      	bne.n	8000ce4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	4a13      	ldr	r2, [pc, #76]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000ca2:	f043 0308 	orr.w	r3, r3, #8
 8000ca6:	6193      	str	r3, [r2, #24]
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	f003 0308 	and.w	r3, r3, #8
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cb4:	23c0      	movs	r3, #192	@ 0xc0
 8000cb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cb8:	2312      	movs	r3, #18
 8000cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	480b      	ldr	r0, [pc, #44]	@ (8000cf4 <HAL_I2C_MspInit+0x78>)
 8000cc8:	f001 fab2 	bl	8002230 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000cce:	69db      	ldr	r3, [r3, #28]
 8000cd0:	4a07      	ldr	r2, [pc, #28]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000cd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cd6:	61d3      	str	r3, [r2, #28]
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <HAL_I2C_MspInit+0x74>)
 8000cda:	69db      	ldr	r3, [r3, #28]
 8000cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	3720      	adds	r7, #32
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40005400 	.word	0x40005400
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	40010c00 	.word	0x40010c00

08000cf8 <delay_us>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//     
void delay_us(uint32_t us) {
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    uint32_t count = us * 8; //   72MHz
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	60fb      	str	r3, [r7, #12]
    while(count--);
 8000d06:	bf00      	nop
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	60fa      	str	r2, [r7, #12]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1fa      	bne.n	8000d08 <delay_us+0x10>
}
 8000d12:	bf00      	nop
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr

08000d1e <Get_Temperature>:

//     (   )
float Get_Temperature(void) {
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
    uint8_t low, high;
    uint16_t temp_raw;
    if (DS18B20_Start()) {
 8000d24:	f000 f9f6 	bl	8001114 <DS18B20_Start>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d02d      	beq.n	8000d8a <Get_Temperature+0x6c>
        DS18B20_Write(0xCC); // Skip ROM
 8000d2e:	20cc      	movs	r0, #204	@ 0xcc
 8000d30:	f000 fa2c 	bl	800118c <DS18B20_Write>
        DS18B20_Write(0x44); // Convert T
 8000d34:	2044      	movs	r0, #68	@ 0x44
 8000d36:	f000 fa29 	bl	800118c <DS18B20_Write>
        HAL_Delay(10);        //       
 8000d3a:	200a      	movs	r0, #10
 8000d3c:	f000 fd34 	bl	80017a8 <HAL_Delay>
        DS18B20_Start();
 8000d40:	f000 f9e8 	bl	8001114 <DS18B20_Start>
        DS18B20_Write(0xCC);
 8000d44:	20cc      	movs	r0, #204	@ 0xcc
 8000d46:	f000 fa21 	bl	800118c <DS18B20_Write>
        DS18B20_Write(0xBE); // Read Scratchpad
 8000d4a:	20be      	movs	r0, #190	@ 0xbe
 8000d4c:	f000 fa1e 	bl	800118c <DS18B20_Write>
        low = DS18B20_Read();
 8000d50:	f000 fa6c 	bl	800122c <DS18B20_Read>
 8000d54:	4603      	mov	r3, r0
 8000d56:	71fb      	strb	r3, [r7, #7]
        high = DS18B20_Read();
 8000d58:	f000 fa68 	bl	800122c <DS18B20_Read>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	71bb      	strb	r3, [r7, #6]
        temp_raw = (high << 8) | low;
 8000d60:	79bb      	ldrb	r3, [r7, #6]
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	021b      	lsls	r3, r3, #8
 8000d66:	b21a      	sxth	r2, r3
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	b21b      	sxth	r3, r3
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	80bb      	strh	r3, [r7, #4]
        return (float)temp_raw / 16.0;
 8000d72:	88bb      	ldrh	r3, [r7, #4]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fc63 	bl	8000640 <__aeabi_ui2f>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fd69 	bl	8000858 <__aeabi_fdiv>
 8000d86:	4603      	mov	r3, r0
 8000d88:	e001      	b.n	8000d8e <Get_Temperature+0x70>
    }
    return 0;
 8000d8a:	f04f 0300 	mov.w	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d9c:	f000 fca2 	bl	80016e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da0:	f000 f836 	bl	8000e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da4:	f7ff fee4 	bl	8000b70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000da8:	f7ff fe68 	bl	8000a7c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000dac:	f7ff ff38 	bl	8000c20 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000db0:	f000 fb52 	bl	8001458 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000db4:	f000 fbfa 	bl	80015ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //  PWM 
 8000db8:	2100      	movs	r1, #0
 8000dba:	4811      	ldr	r0, [pc, #68]	@ (8000e00 <main+0x68>)
 8000dbc:	f002 faf4 	bl	80033a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); //  PWM 
 8000dc0:	2104      	movs	r1, #4
 8000dc2:	480f      	ldr	r0, [pc, #60]	@ (8000e00 <main+0x68>)
 8000dc4:	f002 faf0 	bl	80033a8 <HAL_TIM_PWM_Start>

  sprintf(msg, "System Initialized...\r\n");
 8000dc8:	490e      	ldr	r1, [pc, #56]	@ (8000e04 <main+0x6c>)
 8000dca:	480f      	ldr	r0, [pc, #60]	@ (8000e08 <main+0x70>)
 8000dcc:	f003 f8e6 	bl	8003f9c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000dd0:	480d      	ldr	r0, [pc, #52]	@ (8000e08 <main+0x70>)
 8000dd2:	f7ff f9bb 	bl	800014c <strlen>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	2364      	movs	r3, #100	@ 0x64
 8000ddc:	490a      	ldr	r1, [pc, #40]	@ (8000e08 <main+0x70>)
 8000dde:	480b      	ldr	r0, [pc, #44]	@ (8000e0c <main+0x74>)
 8000de0:	f002 fe79 	bl	8003ad6 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Read_Sensors();            //   
 8000de4:	f000 f870 	bl	8000ec8 <Read_Sensors>
    Process_Serial_Commands(); //      
 8000de8:	f000 f920 	bl	800102c <Process_Serial_Commands>
    Control_Logic();           //   (  )
 8000dec:	f000 f8c2 	bl	8000f74 <Control_Logic>
    Update_Display();          //  OLED  
 8000df0:	f000 f944 	bl	800107c <Update_Display>

    HAL_Delay(500);            //    
 8000df4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000df8:	f000 fcd6 	bl	80017a8 <HAL_Delay>
    Read_Sensors();            //   
 8000dfc:	bf00      	nop
 8000dfe:	e7f1      	b.n	8000de4 <main+0x4c>
 8000e00:	20000140 	.word	0x20000140
 8000e04:	08004914 	.word	0x08004914
 8000e08:	20000108 	.word	0x20000108
 8000e0c:	20000180 	.word	0x20000180

08000e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b094      	sub	sp, #80	@ 0x50
 8000e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e1a:	2228      	movs	r2, #40	@ 0x28
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 f8de 	bl	8003fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e34:	1d3b      	adds	r3, r7, #4
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e40:	2301      	movs	r3, #1
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e52:	2302      	movs	r3, #2
 8000e54:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e5c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e66:	4618      	mov	r0, r3
 8000e68:	f001 fce2 	bl	8002830 <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e72:	f000 fa23 	bl	80012bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e86:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	2102      	movs	r1, #2
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 ff4e 	bl	8002d34 <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000e9e:	f000 fa0d 	bl	80012bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000eaa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f002 f8d8 	bl	8003064 <HAL_RCCEx_PeriphCLKConfig>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000eba:	f000 f9ff 	bl	80012bc <Error_Handler>
  }
}
 8000ebe:	bf00      	nop
 8000ec0:	3750      	adds	r7, #80	@ 0x50
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <Read_Sensors>:

/* USER CODE BEGIN 4 */
void Read_Sensors(void) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
    //  
    temperature = Get_Temperature();
 8000ecc:	f7ff ff27 	bl	8000d1e <Get_Temperature>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	4a21      	ldr	r2, [pc, #132]	@ (8000f58 <Read_Sensors+0x90>)
 8000ed4:	6013      	str	r3, [r2, #0]

    //   ADC:       
    HAL_ADC_Start(&hadc1);
 8000ed6:	4821      	ldr	r0, [pc, #132]	@ (8000f5c <Read_Sensors+0x94>)
 8000ed8:	f000 fd62 	bl	80019a0 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000edc:	210a      	movs	r1, #10
 8000ede:	481f      	ldr	r0, [pc, #124]	@ (8000f5c <Read_Sensors+0x94>)
 8000ee0:	f000 fe38 	bl	8001b54 <HAL_ADC_PollForConversion>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <Read_Sensors+0x30>
        ldr_value = HAL_ADC_GetValue(&hadc1); //   ()
 8000eea:	481c      	ldr	r0, [pc, #112]	@ (8000f5c <Read_Sensors+0x94>)
 8000eec:	f000 ff2c 	bl	8001d48 <HAL_ADC_GetValue>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <Read_Sensors+0x98>)
 8000ef6:	801a      	strh	r2, [r3, #0]
    }
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000ef8:	210a      	movs	r1, #10
 8000efa:	4818      	ldr	r0, [pc, #96]	@ (8000f5c <Read_Sensors+0x94>)
 8000efc:	f000 fe2a 	bl	8001b54 <HAL_ADC_PollForConversion>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d106      	bne.n	8000f14 <Read_Sensors+0x4c>
        soil_value = HAL_ADC_GetValue(&hadc1); //   ()
 8000f06:	4815      	ldr	r0, [pc, #84]	@ (8000f5c <Read_Sensors+0x94>)
 8000f08:	f000 ff1e 	bl	8001d48 <HAL_ADC_GetValue>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b14      	ldr	r3, [pc, #80]	@ (8000f64 <Read_Sensors+0x9c>)
 8000f12:	801a      	strh	r2, [r3, #0]
    }
    HAL_ADC_Stop(&hadc1);
 8000f14:	4811      	ldr	r0, [pc, #68]	@ (8000f5c <Read_Sensors+0x94>)
 8000f16:	f000 fdf1 	bl	8001afc <HAL_ADC_Stop>

    //   (PB0  PB1)
    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4812      	ldr	r0, [pc, #72]	@ (8000f68 <Read_Sensors+0xa0>)
 8000f1e:	f001 fb0b 	bl	8002538 <HAL_GPIO_ReadPin>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d10c      	bne.n	8000f42 <Read_Sensors+0x7a>
        HAL_Delay(200); // Debounce
 8000f28:	20c8      	movs	r0, #200	@ 0xc8
 8000f2a:	f000 fc3d 	bl	80017a8 <HAL_Delay>
        system_mode = !system_mode;
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <Read_Sensors+0xa4>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	bf0c      	ite	eq
 8000f36:	2301      	moveq	r3, #1
 8000f38:	2300      	movne	r3, #0
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <Read_Sensors+0xa4>)
 8000f40:	701a      	strb	r2, [r3, #0]
    }
    door_open = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8000f42:	2102      	movs	r1, #2
 8000f44:	4808      	ldr	r0, [pc, #32]	@ (8000f68 <Read_Sensors+0xa0>)
 8000f46:	f001 faf7 	bl	8002538 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <Read_Sensors+0xa8>)
 8000f50:	701a      	strb	r2, [r3, #0]
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	200000fc 	.word	0x200000fc
 8000f5c:	20000078 	.word	0x20000078
 8000f60:	20000100 	.word	0x20000100
 8000f64:	20000102 	.word	0x20000102
 8000f68:	40010c00 	.word	0x40010c00
 8000f6c:	20000104 	.word	0x20000104
 8000f70:	20000105 	.word	0x20000105

08000f74 <Control_Logic>:

void Control_Logic(void) {
 8000f74:	b598      	push	{r3, r4, r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    if (system_mode == 0) { // AUTO
 8000f78:	4b24      	ldr	r3, [pc, #144]	@ (800100c <Control_Logic+0x98>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d142      	bne.n	8001006 <Control_Logic+0x92>
        //   PA3
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, (temperature > 30.0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f80:	4b23      	ldr	r3, [pc, #140]	@ (8001010 <Control_Logic+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2201      	movs	r2, #1
 8000f86:	4614      	mov	r4, r2
 8000f88:	4922      	ldr	r1, [pc, #136]	@ (8001014 <Control_Logic+0xa0>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fd6c 	bl	8000a68 <__aeabi_fcmpgt>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <Control_Logic+0x26>
 8000f96:	2300      	movs	r3, #0
 8000f98:	461c      	mov	r4, r3
 8000f9a:	b2e3      	uxtb	r3, r4
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2108      	movs	r1, #8
 8000fa0:	481d      	ldr	r0, [pc, #116]	@ (8001018 <Control_Logic+0xa4>)
 8000fa2:	f001 fae0 	bl	8002566 <HAL_GPIO_WritePin>

        //   PA4
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, (soil_value < 1500) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <Control_Logic+0xa8>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	bf94      	ite	ls
 8000fb2:	2301      	movls	r3, #1
 8000fb4:	2300      	movhi	r3, #0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	461a      	mov	r2, r3
 8000fba:	2110      	movs	r1, #16
 8000fbc:	4816      	ldr	r0, [pc, #88]	@ (8001018 <Control_Logic+0xa4>)
 8000fbe:	f001 fad2 	bl	8002566 <HAL_GPIO_WritePin>

        //  PWM  PA6 ( 3  1)
        if (temperature < 20.0) __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 900);
 8000fc2:	4b13      	ldr	r3, [pc, #76]	@ (8001010 <Control_Logic+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4916      	ldr	r1, [pc, #88]	@ (8001020 <Control_Logic+0xac>)
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fd2f 	bl	8000a2c <__aeabi_fcmplt>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <Control_Logic+0x6c>
 8000fd4:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <Control_Logic+0xb0>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000fdc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fde:	e003      	b.n	8000fe8 <Control_Logic+0x74>
        else __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000fe0:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <Control_Logic+0xb0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	635a      	str	r2, [r3, #52]	@ 0x34

        //  PWM  PA7 ( 3  2)
        if (ldr_value < 1000) __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 900);
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <Control_Logic+0xb4>)
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ff0:	d205      	bcs.n	8000ffe <Control_Logic+0x8a>
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <Control_Logic+0xb0>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8000ffa:	639a      	str	r2, [r3, #56]	@ 0x38
        else __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
    }
}
 8000ffc:	e003      	b.n	8001006 <Control_Logic+0x92>
        else __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000ffe:	4b09      	ldr	r3, [pc, #36]	@ (8001024 <Control_Logic+0xb0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2200      	movs	r2, #0
 8001004:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001006:	bf00      	nop
 8001008:	bd98      	pop	{r3, r4, r7, pc}
 800100a:	bf00      	nop
 800100c:	20000104 	.word	0x20000104
 8001010:	200000fc 	.word	0x200000fc
 8001014:	41f00000 	.word	0x41f00000
 8001018:	40010800 	.word	0x40010800
 800101c:	20000102 	.word	0x20000102
 8001020:	41a00000 	.word	0x41a00000
 8001024:	20000140 	.word	0x20000140
 8001028:	20000100 	.word	0x20000100

0800102c <Process_Serial_Commands>:

void Process_Serial_Commands(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
    if (system_mode == 1) { //    MANUAL
 8001032:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <Process_Serial_Commands+0x44>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d116      	bne.n	8001068 <Process_Serial_Commands+0x3c>
        uint8_t rx_data;
        if (HAL_UART_Receive(&huart1, &rx_data, 1, 10) == HAL_OK) {
 800103a:	1df9      	adds	r1, r7, #7
 800103c:	230a      	movs	r3, #10
 800103e:	2201      	movs	r2, #1
 8001040:	480c      	ldr	r0, [pc, #48]	@ (8001074 <Process_Serial_Commands+0x48>)
 8001042:	f002 fde1 	bl	8003c08 <HAL_UART_Receive>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d10d      	bne.n	8001068 <Process_Serial_Commands+0x3c>
            if (rx_data == 'F') HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3); // Toggle Fan
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	2b46      	cmp	r3, #70	@ 0x46
 8001050:	d103      	bne.n	800105a <Process_Serial_Commands+0x2e>
 8001052:	2108      	movs	r1, #8
 8001054:	4808      	ldr	r0, [pc, #32]	@ (8001078 <Process_Serial_Commands+0x4c>)
 8001056:	f001 fa9e 	bl	8002596 <HAL_GPIO_TogglePin>
            if (rx_data == 'P') HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4); // Toggle Pump
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b50      	cmp	r3, #80	@ 0x50
 800105e:	d103      	bne.n	8001068 <Process_Serial_Commands+0x3c>
 8001060:	2110      	movs	r1, #16
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <Process_Serial_Commands+0x4c>)
 8001064:	f001 fa97 	bl	8002596 <HAL_GPIO_TogglePin>
        }
    }
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000104 	.word	0x20000104
 8001074:	20000180 	.word	0x20000180
 8001078:	40010800 	.word	0x40010800

0800107c <Update_Display>:

void Update_Display(void) {
 800107c:	b5b0      	push	{r4, r5, r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af04      	add	r7, sp, #16
    //       
    sprintf(msg, "Temp:%.1f L:%d S:%d Mode:%s Door:%s\r\n",
 8001082:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <Update_Display+0x68>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff f9cc 	bl	8000424 <__aeabi_f2d>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4915      	ldr	r1, [pc, #84]	@ (80010e8 <Update_Display+0x6c>)
 8001092:	8809      	ldrh	r1, [r1, #0]
 8001094:	460c      	mov	r4, r1
 8001096:	4915      	ldr	r1, [pc, #84]	@ (80010ec <Update_Display+0x70>)
 8001098:	8809      	ldrh	r1, [r1, #0]
 800109a:	460d      	mov	r5, r1
            temperature, ldr_value, soil_value,
            system_mode ? "MAN" : "AUTO",
 800109c:	4914      	ldr	r1, [pc, #80]	@ (80010f0 <Update_Display+0x74>)
 800109e:	7809      	ldrb	r1, [r1, #0]
    sprintf(msg, "Temp:%.1f L:%d S:%d Mode:%s Door:%s\r\n",
 80010a0:	2900      	cmp	r1, #0
 80010a2:	d001      	beq.n	80010a8 <Update_Display+0x2c>
 80010a4:	4913      	ldr	r1, [pc, #76]	@ (80010f4 <Update_Display+0x78>)
 80010a6:	e000      	b.n	80010aa <Update_Display+0x2e>
 80010a8:	4913      	ldr	r1, [pc, #76]	@ (80010f8 <Update_Display+0x7c>)
            door_open ? "OPEN" : "CLOSE");
 80010aa:	4814      	ldr	r0, [pc, #80]	@ (80010fc <Update_Display+0x80>)
 80010ac:	7800      	ldrb	r0, [r0, #0]
    sprintf(msg, "Temp:%.1f L:%d S:%d Mode:%s Door:%s\r\n",
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d001      	beq.n	80010b6 <Update_Display+0x3a>
 80010b2:	4813      	ldr	r0, [pc, #76]	@ (8001100 <Update_Display+0x84>)
 80010b4:	e000      	b.n	80010b8 <Update_Display+0x3c>
 80010b6:	4813      	ldr	r0, [pc, #76]	@ (8001104 <Update_Display+0x88>)
 80010b8:	9003      	str	r0, [sp, #12]
 80010ba:	9102      	str	r1, [sp, #8]
 80010bc:	9501      	str	r5, [sp, #4]
 80010be:	9400      	str	r4, [sp, #0]
 80010c0:	4911      	ldr	r1, [pc, #68]	@ (8001108 <Update_Display+0x8c>)
 80010c2:	4812      	ldr	r0, [pc, #72]	@ (800110c <Update_Display+0x90>)
 80010c4:	f002 ff6a 	bl	8003f9c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 80010c8:	4810      	ldr	r0, [pc, #64]	@ (800110c <Update_Display+0x90>)
 80010ca:	f7ff f83f 	bl	800014c <strlen>
 80010ce:	4603      	mov	r3, r0
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	2364      	movs	r3, #100	@ 0x64
 80010d4:	490d      	ldr	r1, [pc, #52]	@ (800110c <Update_Display+0x90>)
 80010d6:	480e      	ldr	r0, [pc, #56]	@ (8001110 <Update_Display+0x94>)
 80010d8:	f002 fcfd 	bl	8003ad6 <HAL_UART_Transmit>

    //    OLED   (      )
    //        OLED SSD1306       .
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bdb0      	pop	{r4, r5, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200000fc 	.word	0x200000fc
 80010e8:	20000100 	.word	0x20000100
 80010ec:	20000102 	.word	0x20000102
 80010f0:	20000104 	.word	0x20000104
 80010f4:	0800492c 	.word	0x0800492c
 80010f8:	08004930 	.word	0x08004930
 80010fc:	20000105 	.word	0x20000105
 8001100:	08004938 	.word	0x08004938
 8001104:	08004940 	.word	0x08004940
 8001108:	08004948 	.word	0x08004948
 800110c:	20000108 	.word	0x20000108
 8001110:	20000180 	.word	0x20000180

08001114 <DS18B20_Start>:

//       1-Wire  
uint8_t DS18B20_Start(void) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_PIN;
 8001126:	2301      	movs	r3, #1
 8001128:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112a:	2301      	movs	r3, #1
 800112c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2302      	movs	r3, #2
 8001130:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4814      	ldr	r0, [pc, #80]	@ (8001188 <DS18B20_Start+0x74>)
 8001138:	f001 f87a 	bl	8002230 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	2101      	movs	r1, #1
 8001140:	4811      	ldr	r0, [pc, #68]	@ (8001188 <DS18B20_Start+0x74>)
 8001142:	f001 fa10 	bl	8002566 <HAL_GPIO_WritePin>
    delay_us(480);
 8001146:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 800114a:	f7ff fdd5 	bl	8000cf8 <delay_us>

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8001152:	463b      	mov	r3, r7
 8001154:	4619      	mov	r1, r3
 8001156:	480c      	ldr	r0, [pc, #48]	@ (8001188 <DS18B20_Start+0x74>)
 8001158:	f001 f86a 	bl	8002230 <HAL_GPIO_Init>
    delay_us(80);
 800115c:	2050      	movs	r0, #80	@ 0x50
 800115e:	f7ff fdcb 	bl	8000cf8 <delay_us>

    if (!(HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN))) {
 8001162:	2101      	movs	r1, #1
 8001164:	4808      	ldr	r0, [pc, #32]	@ (8001188 <DS18B20_Start+0x74>)
 8001166:	f001 f9e7 	bl	8002538 <HAL_GPIO_ReadPin>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d105      	bne.n	800117c <DS18B20_Start+0x68>
        delay_us(400);
 8001170:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001174:	f7ff fdc0 	bl	8000cf8 <delay_us>
        return 1;
 8001178:	2301      	movs	r3, #1
 800117a:	e000      	b.n	800117e <DS18B20_Start+0x6a>
    }
    return 0;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40010800 	.word	0x40010800

0800118c <DS18B20_Write>:

void DS18B20_Write(uint8_t data) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DS18B20_PIN;
 80011a4:	2301      	movs	r3, #1
 80011a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	4619      	mov	r1, r3
 80011b2:	481d      	ldr	r0, [pc, #116]	@ (8001228 <DS18B20_Write+0x9c>)
 80011b4:	f001 f83c 	bl	8002230 <HAL_GPIO_Init>

    for (int i=0; i<8; i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
 80011bc:	e02b      	b.n	8001216 <DS18B20_Write+0x8a>
        if ((data & (1<<i)) != 0) {
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	fa42 f303 	asr.w	r3, r2, r3
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d010      	beq.n	80011f0 <DS18B20_Write+0x64>
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2101      	movs	r1, #1
 80011d2:	4815      	ldr	r0, [pc, #84]	@ (8001228 <DS18B20_Write+0x9c>)
 80011d4:	f001 f9c7 	bl	8002566 <HAL_GPIO_WritePin>
            delay_us(1);
 80011d8:	2001      	movs	r0, #1
 80011da:	f7ff fd8d 	bl	8000cf8 <delay_us>
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2101      	movs	r1, #1
 80011e2:	4811      	ldr	r0, [pc, #68]	@ (8001228 <DS18B20_Write+0x9c>)
 80011e4:	f001 f9bf 	bl	8002566 <HAL_GPIO_WritePin>
            delay_us(60);
 80011e8:	203c      	movs	r0, #60	@ 0x3c
 80011ea:	f7ff fd85 	bl	8000cf8 <delay_us>
 80011ee:	e00f      	b.n	8001210 <DS18B20_Write+0x84>
        } else {
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2101      	movs	r1, #1
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <DS18B20_Write+0x9c>)
 80011f6:	f001 f9b6 	bl	8002566 <HAL_GPIO_WritePin>
            delay_us(60);
 80011fa:	203c      	movs	r0, #60	@ 0x3c
 80011fc:	f7ff fd7c 	bl	8000cf8 <delay_us>
            HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_SET);
 8001200:	2201      	movs	r2, #1
 8001202:	2101      	movs	r1, #1
 8001204:	4808      	ldr	r0, [pc, #32]	@ (8001228 <DS18B20_Write+0x9c>)
 8001206:	f001 f9ae 	bl	8002566 <HAL_GPIO_WritePin>
            delay_us(1);
 800120a:	2001      	movs	r0, #1
 800120c:	f7ff fd74 	bl	8000cf8 <delay_us>
    for (int i=0; i<8; i++) {
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	3301      	adds	r3, #1
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	2b07      	cmp	r3, #7
 800121a:	ddd0      	ble.n	80011be <DS18B20_Write+0x32>
        }
    }
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3720      	adds	r7, #32
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40010800 	.word	0x40010800

0800122c <DS18B20_Read>:

uint8_t DS18B20_Read(void) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	75fb      	strb	r3, [r7, #23]
    for (int i=0; i<8; i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	e034      	b.n	80012a6 <DS18B20_Read+0x7a>
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	463b      	mov	r3, r7
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
        GPIO_InitStruct.Pin = DS18B20_PIN;
 8001248:	2301      	movs	r3, #1
 800124a:	603b      	str	r3, [r7, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	2301      	movs	r3, #1
 800124e:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 8001250:	463b      	mov	r3, r7
 8001252:	4619      	mov	r1, r3
 8001254:	4818      	ldr	r0, [pc, #96]	@ (80012b8 <DS18B20_Read+0x8c>)
 8001256:	f000 ffeb 	bl	8002230 <HAL_GPIO_Init>

        HAL_GPIO_WritePin(DS18B20_PORT, DS18B20_PIN, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	2101      	movs	r1, #1
 800125e:	4816      	ldr	r0, [pc, #88]	@ (80012b8 <DS18B20_Read+0x8c>)
 8001260:	f001 f981 	bl	8002566 <HAL_GPIO_WritePin>
        delay_us(2);
 8001264:	2002      	movs	r0, #2
 8001266:	f7ff fd47 	bl	8000cf8 <delay_us>

        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126a:	2300      	movs	r3, #0
 800126c:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(DS18B20_PORT, &GPIO_InitStruct);
 800126e:	463b      	mov	r3, r7
 8001270:	4619      	mov	r1, r3
 8001272:	4811      	ldr	r0, [pc, #68]	@ (80012b8 <DS18B20_Read+0x8c>)
 8001274:	f000 ffdc 	bl	8002230 <HAL_GPIO_Init>
        if (HAL_GPIO_ReadPin(DS18B20_PORT, DS18B20_PIN)) value |= (1<<i);
 8001278:	2101      	movs	r1, #1
 800127a:	480f      	ldr	r0, [pc, #60]	@ (80012b8 <DS18B20_Read+0x8c>)
 800127c:	f001 f95c 	bl	8002538 <HAL_GPIO_ReadPin>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d009      	beq.n	800129a <DS18B20_Read+0x6e>
 8001286:	2201      	movs	r2, #1
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	b25a      	sxtb	r2, r3
 8001290:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001294:	4313      	orrs	r3, r2
 8001296:	b25b      	sxtb	r3, r3
 8001298:	75fb      	strb	r3, [r7, #23]
        delay_us(60);
 800129a:	203c      	movs	r0, #60	@ 0x3c
 800129c:	f7ff fd2c 	bl	8000cf8 <delay_us>
    for (int i=0; i<8; i++) {
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	3301      	adds	r3, #1
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	2b07      	cmp	r3, #7
 80012aa:	ddc7      	ble.n	800123c <DS18B20_Read+0x10>
    }
    return value;
 80012ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40010800 	.word	0x40010800

080012bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c0:	b672      	cpsid	i
}
 80012c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <Error_Handler+0x8>

080012c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012ce:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <HAL_MspInit+0x5c>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	4a14      	ldr	r2, [pc, #80]	@ (8001324 <HAL_MspInit+0x5c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6193      	str	r3, [r2, #24]
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <HAL_MspInit+0x5c>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <HAL_MspInit+0x5c>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001324 <HAL_MspInit+0x5c>)
 80012ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f0:	61d3      	str	r3, [r2, #28]
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <HAL_MspInit+0x5c>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <HAL_MspInit+0x60>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <HAL_MspInit+0x60>)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131a:	bf00      	nop
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	40021000 	.word	0x40021000
 8001328:	40010000 	.word	0x40010000

0800132c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <NMI_Handler+0x4>

08001334 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <HardFault_Handler+0x4>

0800133c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <MemManage_Handler+0x4>

08001344 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <BusFault_Handler+0x4>

0800134c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <UsageFault_Handler+0x4>

08001354 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800137c:	f000 f9f8 	bl	8001770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}

08001384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800138c:	4a14      	ldr	r2, [pc, #80]	@ (80013e0 <_sbrk+0x5c>)
 800138e:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <_sbrk+0x60>)
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001398:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <_sbrk+0x64>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d102      	bne.n	80013a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <_sbrk+0x64>)
 80013a2:	4a12      	ldr	r2, [pc, #72]	@ (80013ec <_sbrk+0x68>)
 80013a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013a6:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d207      	bcs.n	80013c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b4:	f002 fe1c 	bl	8003ff0 <__errno>
 80013b8:	4603      	mov	r3, r0
 80013ba:	220c      	movs	r2, #12
 80013bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	e009      	b.n	80013d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c4:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <_sbrk+0x64>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	4a05      	ldr	r2, [pc, #20]	@ (80013e8 <_sbrk+0x64>)
 80013d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20005000 	.word	0x20005000
 80013e4:	00000400 	.word	0x00000400
 80013e8:	2000013c 	.word	0x2000013c
 80013ec:	20000310 	.word	0x20000310

080013f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80013f4:	4b15      	ldr	r3, [pc, #84]	@ (800144c <SystemInit+0x5c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a14      	ldr	r2, [pc, #80]	@ (800144c <SystemInit+0x5c>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <SystemInit+0x5c>)
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	4911      	ldr	r1, [pc, #68]	@ (800144c <SystemInit+0x5c>)
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <SystemInit+0x60>)
 8001408:	4013      	ands	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800140c:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <SystemInit+0x5c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a0e      	ldr	r2, [pc, #56]	@ (800144c <SystemInit+0x5c>)
 8001412:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800141a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800141c:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <SystemInit+0x5c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <SystemInit+0x5c>)
 8001422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001426:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <SystemInit+0x5c>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	4a07      	ldr	r2, [pc, #28]	@ (800144c <SystemInit+0x5c>)
 800142e:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001432:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <SystemInit+0x5c>)
 8001436:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 800143a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <SystemInit+0x64>)
 800143e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001442:	609a      	str	r2, [r3, #8]
#endif 
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	40021000 	.word	0x40021000
 8001450:	f8ff0000 	.word	0xf8ff0000
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	@ 0x28
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]
 8001474:	611a      	str	r2, [r3, #16]
 8001476:	615a      	str	r2, [r3, #20]
 8001478:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800147a:	4b22      	ldr	r3, [pc, #136]	@ (8001504 <MX_TIM3_Init+0xac>)
 800147c:	4a22      	ldr	r2, [pc, #136]	@ (8001508 <MX_TIM3_Init+0xb0>)
 800147e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001480:	4b20      	ldr	r3, [pc, #128]	@ (8001504 <MX_TIM3_Init+0xac>)
 8001482:	2247      	movs	r2, #71	@ 0x47
 8001484:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <MX_TIM3_Init+0xac>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800148c:	4b1d      	ldr	r3, [pc, #116]	@ (8001504 <MX_TIM3_Init+0xac>)
 800148e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001492:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b1b      	ldr	r3, [pc, #108]	@ (8001504 <MX_TIM3_Init+0xac>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b1a      	ldr	r3, [pc, #104]	@ (8001504 <MX_TIM3_Init+0xac>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014a0:	4818      	ldr	r0, [pc, #96]	@ (8001504 <MX_TIM3_Init+0xac>)
 80014a2:	f001 ff55 	bl	8003350 <HAL_TIM_PWM_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014ac:	f7ff ff06 	bl	80012bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014b8:	f107 0320 	add.w	r3, r7, #32
 80014bc:	4619      	mov	r1, r3
 80014be:	4811      	ldr	r0, [pc, #68]	@ (8001504 <MX_TIM3_Init+0xac>)
 80014c0:	f002 fa78 	bl	80039b4 <HAL_TIMEx_MasterConfigSynchronization>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014ca:	f7ff fef7 	bl	80012bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ce:	2360      	movs	r3, #96	@ 0x60
 80014d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	2200      	movs	r2, #0
 80014e2:	4619      	mov	r1, r3
 80014e4:	4807      	ldr	r0, [pc, #28]	@ (8001504 <MX_TIM3_Init+0xac>)
 80014e6:	f001 ff91 	bl	800340c <HAL_TIM_PWM_ConfigChannel>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014f0:	f7ff fee4 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <MX_TIM3_Init+0xac>)
 80014f6:	f000 f827 	bl	8001548 <HAL_TIM_MspPostInit>

}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	@ 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000140 	.word	0x20000140
 8001508:	40000400 	.word	0x40000400

0800150c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a09      	ldr	r2, [pc, #36]	@ (8001540 <HAL_TIM_PWM_MspInit+0x34>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d10b      	bne.n	8001536 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <HAL_TIM_PWM_MspInit+0x38>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	4a08      	ldr	r2, [pc, #32]	@ (8001544 <HAL_TIM_PWM_MspInit+0x38>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	61d3      	str	r3, [r2, #28]
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_TIM_PWM_MspInit+0x38>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	40000400 	.word	0x40000400
 8001544:	40021000 	.word	0x40021000

08001548 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a0f      	ldr	r2, [pc, #60]	@ (80015a0 <HAL_TIM_MspPostInit+0x58>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d117      	bne.n	8001598 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001568:	4b0e      	ldr	r3, [pc, #56]	@ (80015a4 <HAL_TIM_MspPostInit+0x5c>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a0d      	ldr	r2, [pc, #52]	@ (80015a4 <HAL_TIM_MspPostInit+0x5c>)
 800156e:	f043 0304 	orr.w	r3, r3, #4
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <HAL_TIM_MspPostInit+0x5c>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001580:	2340      	movs	r3, #64	@ 0x40
 8001582:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2302      	movs	r3, #2
 800158a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0310 	add.w	r3, r7, #16
 8001590:	4619      	mov	r1, r3
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <HAL_TIM_MspPostInit+0x60>)
 8001594:	f000 fe4c 	bl	8002230 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001598:	bf00      	nop
 800159a:	3720      	adds	r7, #32
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40000400 	.word	0x40000400
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40010800 	.word	0x40010800

080015ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015b0:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015b2:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <MX_USART1_UART_Init+0x50>)
 80015b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015b6:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015c4:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ca:	4b0b      	ldr	r3, [pc, #44]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015d2:	220c      	movs	r2, #12
 80015d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d6:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015e2:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <MX_USART1_UART_Init+0x4c>)
 80015e4:	f002 fa2a 	bl	8003a3c <HAL_UART_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015ee:	f7ff fe65 	bl	80012bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000180 	.word	0x20000180
 80015fc:	40013800 	.word	0x40013800

08001600 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a1c      	ldr	r2, [pc, #112]	@ (800168c <HAL_UART_MspInit+0x8c>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d131      	bne.n	8001684 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001620:	4b1b      	ldr	r3, [pc, #108]	@ (8001690 <HAL_UART_MspInit+0x90>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a1a      	ldr	r2, [pc, #104]	@ (8001690 <HAL_UART_MspInit+0x90>)
 8001626:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <HAL_UART_MspInit+0x90>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <HAL_UART_MspInit+0x90>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <HAL_UART_MspInit+0x90>)
 800163e:	f043 0304 	orr.w	r3, r3, #4
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <HAL_UART_MspInit+0x90>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001650:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001654:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165a:	2303      	movs	r3, #3
 800165c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4619      	mov	r1, r3
 8001664:	480b      	ldr	r0, [pc, #44]	@ (8001694 <HAL_UART_MspInit+0x94>)
 8001666:	f000 fde3 	bl	8002230 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800166a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800166e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 0310 	add.w	r3, r7, #16
 800167c:	4619      	mov	r1, r3
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <HAL_UART_MspInit+0x94>)
 8001680:	f000 fdd6 	bl	8002230 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001684:	bf00      	nop
 8001686:	3720      	adds	r7, #32
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40013800 	.word	0x40013800
 8001690:	40021000 	.word	0x40021000
 8001694:	40010800 	.word	0x40010800

08001698 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001698:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800169a:	e003      	b.n	80016a4 <LoopCopyDataInit>

0800169c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800169c:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800169e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80016a0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80016a2:	3104      	adds	r1, #4

080016a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80016a4:	480a      	ldr	r0, [pc, #40]	@ (80016d0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80016a8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80016aa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80016ac:	d3f6      	bcc.n	800169c <CopyDataInit>
  ldr r2, =_sbss
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80016b0:	e002      	b.n	80016b8 <LoopFillZerobss>

080016b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80016b4:	f842 3b04 	str.w	r3, [r2], #4

080016b8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80016ba:	429a      	cmp	r2, r3
  bcc FillZerobss
 80016bc:	d3f9      	bcc.n	80016b2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016be:	f7ff fe97 	bl	80013f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016c2:	f002 fc9b 	bl	8003ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016c6:	f7ff fb67 	bl	8000d98 <main>
  bx lr
 80016ca:	4770      	bx	lr
  ldr r3, =_sidata
 80016cc:	080049ec 	.word	0x080049ec
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80016d4:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 80016d8:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 80016dc:	2000030c 	.word	0x2000030c

080016e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016e0:	e7fe      	b.n	80016e0 <ADC1_2_IRQHandler>
	...

080016e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <HAL_Init+0x28>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a07      	ldr	r2, [pc, #28]	@ (800170c <HAL_Init+0x28>)
 80016ee:	f043 0310 	orr.w	r3, r3, #16
 80016f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f4:	2003      	movs	r0, #3
 80016f6:	f000 fd67 	bl	80021c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016fa:	200f      	movs	r0, #15
 80016fc:	f000 f808 	bl	8001710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001700:	f7ff fde2 	bl	80012c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40022000 	.word	0x40022000

08001710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_InitTick+0x54>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_InitTick+0x58>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	4619      	mov	r1, r3
 8001722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001726:	fbb3 f3f1 	udiv	r3, r3, r1
 800172a:	fbb2 f3f3 	udiv	r3, r2, r3
 800172e:	4618      	mov	r0, r3
 8001730:	f000 fd71 	bl	8002216 <HAL_SYSTICK_Config>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e00e      	b.n	800175c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b0f      	cmp	r3, #15
 8001742:	d80a      	bhi.n	800175a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001744:	2200      	movs	r2, #0
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	f04f 30ff 	mov.w	r0, #4294967295
 800174c:	f000 fd47 	bl	80021de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001750:	4a06      	ldr	r2, [pc, #24]	@ (800176c <HAL_InitTick+0x5c>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e000      	b.n	800175c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000000 	.word	0x20000000
 8001768:	20000008 	.word	0x20000008
 800176c:	20000004 	.word	0x20000004

08001770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <HAL_IncTick+0x1c>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <HAL_IncTick+0x20>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4413      	add	r3, r2
 8001780:	4a03      	ldr	r2, [pc, #12]	@ (8001790 <HAL_IncTick+0x20>)
 8001782:	6013      	str	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	20000008 	.word	0x20000008
 8001790:	200001c0 	.word	0x200001c0

08001794 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  return uwTick;
 8001798:	4b02      	ldr	r3, [pc, #8]	@ (80017a4 <HAL_GetTick+0x10>)
 800179a:	681b      	ldr	r3, [r3, #0]
}
 800179c:	4618      	mov	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	200001c0 	.word	0x200001c0

080017a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017b0:	f7ff fff0 	bl	8001794 <HAL_GetTick>
 80017b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c0:	d005      	beq.n	80017ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <HAL_Delay+0x44>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	461a      	mov	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	4413      	add	r3, r2
 80017cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ce:	bf00      	nop
 80017d0:	f7ff ffe0 	bl	8001794 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d8f7      	bhi.n	80017d0 <HAL_Delay+0x28>
  {
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000008 	.word	0x20000008

080017f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e0be      	b.n	8001990 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800181c:	2b00      	cmp	r3, #0
 800181e:	d109      	bne.n	8001834 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff f962 	bl	8000af8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 fbdd 	bl	8001ff4 <ADC_ConversionStop_Disable>
 800183a:	4603      	mov	r3, r0
 800183c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001842:	f003 0310 	and.w	r3, r3, #16
 8001846:	2b00      	cmp	r3, #0
 8001848:	f040 8099 	bne.w	800197e <HAL_ADC_Init+0x18e>
 800184c:	7dfb      	ldrb	r3, [r7, #23]
 800184e:	2b00      	cmp	r3, #0
 8001850:	f040 8095 	bne.w	800197e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001858:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800185c:	f023 0302 	bic.w	r3, r3, #2
 8001860:	f043 0202 	orr.w	r2, r3, #2
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001870:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7b1b      	ldrb	r3, [r3, #12]
 8001876:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001878:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	4313      	orrs	r3, r2
 800187e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001888:	d003      	beq.n	8001892 <HAL_ADC_Init+0xa2>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d102      	bne.n	8001898 <HAL_ADC_Init+0xa8>
 8001892:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001896:	e000      	b.n	800189a <HAL_ADC_Init+0xaa>
 8001898:	2300      	movs	r3, #0
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7d1b      	ldrb	r3, [r3, #20]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d119      	bne.n	80018dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	7b1b      	ldrb	r3, [r3, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d109      	bne.n	80018c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	035a      	lsls	r2, r3, #13
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	e00b      	b.n	80018dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c8:	f043 0220 	orr.w	r2, r3, #32
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d4:	f043 0201 	orr.w	r2, r3, #1
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689a      	ldr	r2, [r3, #8]
 80018f6:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <HAL_ADC_Init+0x1a8>)
 80018f8:	4013      	ands	r3, r2
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	68b9      	ldr	r1, [r7, #8]
 8001900:	430b      	orrs	r3, r1
 8001902:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800190c:	d003      	beq.n	8001916 <HAL_ADC_Init+0x126>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d104      	bne.n	8001920 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	3b01      	subs	r3, #1
 800191c:	051b      	lsls	r3, r3, #20
 800191e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001926:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	430a      	orrs	r2, r1
 8001932:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <HAL_ADC_Init+0x1ac>)
 800193c:	4013      	ands	r3, r2
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	429a      	cmp	r2, r3
 8001942:	d10b      	bne.n	800195c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194e:	f023 0303 	bic.w	r3, r3, #3
 8001952:	f043 0201 	orr.w	r2, r3, #1
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800195a:	e018      	b.n	800198e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001960:	f023 0312 	bic.w	r3, r3, #18
 8001964:	f043 0210 	orr.w	r2, r3, #16
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001970:	f043 0201 	orr.w	r2, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800197c:	e007      	b.n	800198e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001982:	f043 0210 	orr.w	r2, r3, #16
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800198e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	ffe1f7fd 	.word	0xffe1f7fd
 800199c:	ff1f0efe 	.word	0xff1f0efe

080019a0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019a8:	2300      	movs	r3, #0
 80019aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d101      	bne.n	80019ba <HAL_ADC_Start+0x1a>
 80019b6:	2302      	movs	r3, #2
 80019b8:	e098      	b.n	8001aec <HAL_ADC_Start+0x14c>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 fac4 	bl	8001f50 <ADC_Enable>
 80019c8:	4603      	mov	r3, r0
 80019ca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f040 8087 	bne.w	8001ae2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019dc:	f023 0301 	bic.w	r3, r3, #1
 80019e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a41      	ldr	r2, [pc, #260]	@ (8001af4 <HAL_ADC_Start+0x154>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d105      	bne.n	80019fe <HAL_ADC_Start+0x5e>
 80019f2:	4b41      	ldr	r3, [pc, #260]	@ (8001af8 <HAL_ADC_Start+0x158>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d115      	bne.n	8001a2a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a02:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d026      	beq.n	8001a66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a20:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a28:	e01d      	b.n	8001a66 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001af8 <HAL_ADC_Start+0x158>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d004      	beq.n	8001a4a <HAL_ADC_Start+0xaa>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a2b      	ldr	r2, [pc, #172]	@ (8001af4 <HAL_ADC_Start+0x154>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d10d      	bne.n	8001a66 <HAL_ADC_Start+0xc6>
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <HAL_ADC_Start+0x158>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d007      	beq.n	8001a66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001a5e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d006      	beq.n	8001a80 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a76:	f023 0206 	bic.w	r2, r3, #6
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a7e:	e002      	b.n	8001a86 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f06f 0202 	mvn.w	r2, #2
 8001a96:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001aa2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001aa6:	d113      	bne.n	8001ad0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001aac:	4a11      	ldr	r2, [pc, #68]	@ (8001af4 <HAL_ADC_Start+0x154>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d105      	bne.n	8001abe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ab2:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <HAL_ADC_Start+0x158>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d108      	bne.n	8001ad0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	e00c      	b.n	8001aea <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	e003      	b.n	8001aea <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40012800 	.word	0x40012800
 8001af8:	40012400 	.word	0x40012400

08001afc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d101      	bne.n	8001b16 <HAL_ADC_Stop+0x1a>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e01a      	b.n	8001b4c <HAL_ADC_Stop+0x50>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fa68 	bl	8001ff4 <ADC_ConversionStop_Disable>
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d109      	bne.n	8001b42 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b32:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b36:	f023 0301 	bic.w	r3, r3, #1
 8001b3a:	f043 0201 	orr.w	r2, r3, #1
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b54:	b590      	push	{r4, r7, lr}
 8001b56:	b087      	sub	sp, #28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001b6a:	f7ff fe13 	bl	8001794 <HAL_GetTick>
 8001b6e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00b      	beq.n	8001b96 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b82:	f043 0220 	orr.w	r2, r3, #32
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e0c8      	b.n	8001d28 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d12a      	bne.n	8001bfa <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001baa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d123      	bne.n	8001bfa <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bb2:	e01a      	b.n	8001bea <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bba:	d016      	beq.n	8001bea <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d007      	beq.n	8001bd2 <HAL_ADC_PollForConversion+0x7e>
 8001bc2:	f7ff fde7 	bl	8001794 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d20b      	bcs.n	8001bea <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd6:	f043 0204 	orr.w	r2, r3, #4
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	629a      	str	r2, [r3, #40]	@ 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e09e      	b.n	8001d28 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0dd      	beq.n	8001bb4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001bf8:	e06c      	b.n	8001cd4 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bfa:	4b4d      	ldr	r3, [pc, #308]	@ (8001d30 <HAL_ADC_PollForConversion+0x1dc>)
 8001bfc:	681c      	ldr	r4, [r3, #0]
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f001 fae6 	bl	80031d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001c04:	4603      	mov	r3, r0
 8001c06:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6919      	ldr	r1, [r3, #16]
 8001c10:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <HAL_ADC_PollForConversion+0x1e0>)
 8001c12:	400b      	ands	r3, r1
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d118      	bne.n	8001c4a <HAL_ADC_PollForConversion+0xf6>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68d9      	ldr	r1, [r3, #12]
 8001c1e:	4b46      	ldr	r3, [pc, #280]	@ (8001d38 <HAL_ADC_PollForConversion+0x1e4>)
 8001c20:	400b      	ands	r3, r1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d111      	bne.n	8001c4a <HAL_ADC_PollForConversion+0xf6>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6919      	ldr	r1, [r3, #16]
 8001c2c:	4b43      	ldr	r3, [pc, #268]	@ (8001d3c <HAL_ADC_PollForConversion+0x1e8>)
 8001c2e:	400b      	ands	r3, r1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d108      	bne.n	8001c46 <HAL_ADC_PollForConversion+0xf2>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68d9      	ldr	r1, [r3, #12]
 8001c3a:	4b41      	ldr	r3, [pc, #260]	@ (8001d40 <HAL_ADC_PollForConversion+0x1ec>)
 8001c3c:	400b      	ands	r3, r1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_PollForConversion+0xf2>
 8001c42:	2314      	movs	r3, #20
 8001c44:	e020      	b.n	8001c88 <HAL_ADC_PollForConversion+0x134>
 8001c46:	2329      	movs	r3, #41	@ 0x29
 8001c48:	e01e      	b.n	8001c88 <HAL_ADC_PollForConversion+0x134>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6919      	ldr	r1, [r3, #16]
 8001c50:	4b3a      	ldr	r3, [pc, #232]	@ (8001d3c <HAL_ADC_PollForConversion+0x1e8>)
 8001c52:	400b      	ands	r3, r1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d106      	bne.n	8001c66 <HAL_ADC_PollForConversion+0x112>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68d9      	ldr	r1, [r3, #12]
 8001c5e:	4b38      	ldr	r3, [pc, #224]	@ (8001d40 <HAL_ADC_PollForConversion+0x1ec>)
 8001c60:	400b      	ands	r3, r1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00d      	beq.n	8001c82 <HAL_ADC_PollForConversion+0x12e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	6919      	ldr	r1, [r3, #16]
 8001c6c:	4b35      	ldr	r3, [pc, #212]	@ (8001d44 <HAL_ADC_PollForConversion+0x1f0>)
 8001c6e:	400b      	ands	r3, r1
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d108      	bne.n	8001c86 <HAL_ADC_PollForConversion+0x132>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	68d9      	ldr	r1, [r3, #12]
 8001c7a:	4b32      	ldr	r3, [pc, #200]	@ (8001d44 <HAL_ADC_PollForConversion+0x1f0>)
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_ADC_PollForConversion+0x132>
 8001c82:	2354      	movs	r3, #84	@ 0x54
 8001c84:	e000      	b.n	8001c88 <HAL_ADC_PollForConversion+0x134>
 8001c86:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c88:	fb02 f303 	mul.w	r3, r2, r3
 8001c8c:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c8e:	e01d      	b.n	8001ccc <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c96:	d016      	beq.n	8001cc6 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <HAL_ADC_PollForConversion+0x15a>
 8001c9e:	f7ff fd79 	bl	8001794 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d20b      	bcs.n	8001cc6 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb2:	f043 0204 	orr.w	r2, r3, #4
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	629a      	str	r2, [r3, #40]	@ 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e030      	b.n	8001d28 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d8dd      	bhi.n	8001c90 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f06f 0212 	mvn.w	r2, #18
 8001cdc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001cf4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001cf8:	d115      	bne.n	8001d26 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d111      	bne.n	8001d26 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d06:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d105      	bne.n	8001d26 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d1e:	f043 0201 	orr.w	r2, r3, #1
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd90      	pop	{r4, r7, pc}
 8001d30:	20000000 	.word	0x20000000
 8001d34:	24924924 	.word	0x24924924
 8001d38:	00924924 	.word	0x00924924
 8001d3c:	12492492 	.word	0x12492492
 8001d40:	00492492 	.word	0x00492492
 8001d44:	00249249 	.word	0x00249249

08001d48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d101      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x20>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	e0dc      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x1da>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	2b06      	cmp	r3, #6
 8001d8e:	d81c      	bhi.n	8001dca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	3b05      	subs	r3, #5
 8001da2:	221f      	movs	r2, #31
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	4019      	ands	r1, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4413      	add	r3, r2
 8001dba:	3b05      	subs	r3, #5
 8001dbc:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dc8:	e03c      	b.n	8001e44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b0c      	cmp	r3, #12
 8001dd0:	d81c      	bhi.n	8001e0c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	3b23      	subs	r3, #35	@ 0x23
 8001de4:	221f      	movs	r2, #31
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	4019      	ands	r1, r3
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	6818      	ldr	r0, [r3, #0]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	3b23      	subs	r3, #35	@ 0x23
 8001dfe:	fa00 f203 	lsl.w	r2, r0, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e0a:	e01b      	b.n	8001e44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3b41      	subs	r3, #65	@ 0x41
 8001e1e:	221f      	movs	r2, #31
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	4019      	ands	r1, r3
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	4613      	mov	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	3b41      	subs	r3, #65	@ 0x41
 8001e38:	fa00 f203 	lsl.w	r2, r0, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b09      	cmp	r3, #9
 8001e4a:	d91c      	bls.n	8001e86 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68d9      	ldr	r1, [r3, #12]
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	4613      	mov	r3, r2
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3b1e      	subs	r3, #30
 8001e5e:	2207      	movs	r2, #7
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	4019      	ands	r1, r3
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	6898      	ldr	r0, [r3, #8]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	3b1e      	subs	r3, #30
 8001e78:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	60da      	str	r2, [r3, #12]
 8001e84:	e019      	b.n	8001eba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6919      	ldr	r1, [r3, #16]
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4613      	mov	r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4413      	add	r3, r2
 8001e96:	2207      	movs	r2, #7
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	4019      	ands	r1, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	6898      	ldr	r0, [r3, #8]
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	4413      	add	r3, r2
 8001eae:	fa00 f203 	lsl.w	r2, r0, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2b10      	cmp	r3, #16
 8001ec0:	d003      	beq.n	8001eca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ec6:	2b11      	cmp	r3, #17
 8001ec8:	d132      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a1d      	ldr	r2, [pc, #116]	@ (8001f44 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d125      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d126      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ef0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2b10      	cmp	r3, #16
 8001ef8:	d11a      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001efa:	4b13      	ldr	r3, [pc, #76]	@ (8001f48 <HAL_ADC_ConfigChannel+0x1e8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a13      	ldr	r2, [pc, #76]	@ (8001f4c <HAL_ADC_ConfigChannel+0x1ec>)
 8001f00:	fba2 2303 	umull	r2, r3, r2, r3
 8001f04:	0c9a      	lsrs	r2, r3, #18
 8001f06:	4613      	mov	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f10:	e002      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f9      	bne.n	8001f12 <HAL_ADC_ConfigChannel+0x1b2>
 8001f1e:	e007      	b.n	8001f30 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	f043 0220 	orr.w	r2, r3, #32
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3714      	adds	r7, #20
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr
 8001f44:	40012400 	.word	0x40012400
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	431bde83 	.word	0x431bde83

08001f50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d039      	beq.n	8001fe2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f042 0201 	orr.w	r2, r2, #1
 8001f7c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <ADC_Enable+0x9c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff0 <ADC_Enable+0xa0>)
 8001f84:	fba2 2303 	umull	r2, r3, r2, r3
 8001f88:	0c9b      	lsrs	r3, r3, #18
 8001f8a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f8c:	e002      	b.n	8001f94 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	3b01      	subs	r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f9      	bne.n	8001f8e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f9a:	f7ff fbfb 	bl	8001794 <HAL_GetTick>
 8001f9e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fa0:	e018      	b.n	8001fd4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001fa2:	f7ff fbf7 	bl	8001794 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d911      	bls.n	8001fd4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb4:	f043 0210 	orr.w	r2, r3, #16
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	@ 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc0:	f043 0201 	orr.w	r2, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e007      	b.n	8001fe4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d1df      	bne.n	8001fa2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	431bde83 	.word	0x431bde83

08001ff4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b01      	cmp	r3, #1
 800200c:	d127      	bne.n	800205e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800201e:	f7ff fbb9 	bl	8001794 <HAL_GetTick>
 8002022:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002024:	e014      	b.n	8002050 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002026:	f7ff fbb5 	bl	8001794 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d90d      	bls.n	8002050 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002038:	f043 0210 	orr.w	r2, r3, #16
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	f043 0201 	orr.w	r2, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e007      	b.n	8002060 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b01      	cmp	r3, #1
 800205c:	d0e3      	beq.n	8002026 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002078:	4b0c      	ldr	r3, [pc, #48]	@ (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002084:	4013      	ands	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002090:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800209a:	4a04      	ldr	r2, [pc, #16]	@ (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	60d3      	str	r3, [r2, #12]
}
 80020a0:	bf00      	nop
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b4:	4b04      	ldr	r3, [pc, #16]	@ (80020c8 <__NVIC_GetPriorityGrouping+0x18>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	0a1b      	lsrs	r3, r3, #8
 80020ba:	f003 0307 	and.w	r3, r3, #7
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bc80      	pop	{r7}
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	6039      	str	r1, [r7, #0]
 80020d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	db0a      	blt.n	80020f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	490c      	ldr	r1, [pc, #48]	@ (8002118 <__NVIC_SetPriority+0x4c>)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	0112      	lsls	r2, r2, #4
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	440b      	add	r3, r1
 80020f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f4:	e00a      	b.n	800210c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	4908      	ldr	r1, [pc, #32]	@ (800211c <__NVIC_SetPriority+0x50>)
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	3b04      	subs	r3, #4
 8002104:	0112      	lsls	r2, r2, #4
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	440b      	add	r3, r1
 800210a:	761a      	strb	r2, [r3, #24]
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000e100 	.word	0xe000e100
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002120:	b480      	push	{r7}
 8002122:	b089      	sub	sp, #36	@ 0x24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f1c3 0307 	rsb	r3, r3, #7
 800213a:	2b04      	cmp	r3, #4
 800213c:	bf28      	it	cs
 800213e:	2304      	movcs	r3, #4
 8002140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3304      	adds	r3, #4
 8002146:	2b06      	cmp	r3, #6
 8002148:	d902      	bls.n	8002150 <NVIC_EncodePriority+0x30>
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3b03      	subs	r3, #3
 800214e:	e000      	b.n	8002152 <NVIC_EncodePriority+0x32>
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	f04f 32ff 	mov.w	r2, #4294967295
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43da      	mvns	r2, r3
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	401a      	ands	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002168:	f04f 31ff 	mov.w	r1, #4294967295
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa01 f303 	lsl.w	r3, r1, r3
 8002172:	43d9      	mvns	r1, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	4313      	orrs	r3, r2
         );
}
 800217a:	4618      	mov	r0, r3
 800217c:	3724      	adds	r7, #36	@ 0x24
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3b01      	subs	r3, #1
 8002190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002194:	d301      	bcc.n	800219a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002196:	2301      	movs	r3, #1
 8002198:	e00f      	b.n	80021ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800219a:	4a0a      	ldr	r2, [pc, #40]	@ (80021c4 <SysTick_Config+0x40>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a2:	210f      	movs	r1, #15
 80021a4:	f04f 30ff 	mov.w	r0, #4294967295
 80021a8:	f7ff ff90 	bl	80020cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ac:	4b05      	ldr	r3, [pc, #20]	@ (80021c4 <SysTick_Config+0x40>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b2:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <SysTick_Config+0x40>)
 80021b4:	2207      	movs	r2, #7
 80021b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	e000e010 	.word	0xe000e010

080021c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff ff49 	bl	8002068 <__NVIC_SetPriorityGrouping>
}
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021de:	b580      	push	{r7, lr}
 80021e0:	b086      	sub	sp, #24
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021f0:	f7ff ff5e 	bl	80020b0 <__NVIC_GetPriorityGrouping>
 80021f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	6978      	ldr	r0, [r7, #20]
 80021fc:	f7ff ff90 	bl	8002120 <NVIC_EncodePriority>
 8002200:	4602      	mov	r2, r0
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff5f 	bl	80020cc <__NVIC_SetPriority>
}
 800220e:	bf00      	nop
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ffb0 	bl	8002184 <SysTick_Config>
 8002224:	4603      	mov	r3, r0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002230:	b480      	push	{r7}
 8002232:	b08b      	sub	sp, #44	@ 0x2c
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800223a:	2300      	movs	r3, #0
 800223c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800223e:	2300      	movs	r3, #0
 8002240:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002242:	e169      	b.n	8002518 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002244:	2201      	movs	r2, #1
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	69fa      	ldr	r2, [r7, #28]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	429a      	cmp	r2, r3
 800225e:	f040 8158 	bne.w	8002512 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	4a9a      	ldr	r2, [pc, #616]	@ (80024d0 <HAL_GPIO_Init+0x2a0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d05e      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 800226c:	4a98      	ldr	r2, [pc, #608]	@ (80024d0 <HAL_GPIO_Init+0x2a0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d875      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 8002272:	4a98      	ldr	r2, [pc, #608]	@ (80024d4 <HAL_GPIO_Init+0x2a4>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d058      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002278:	4a96      	ldr	r2, [pc, #600]	@ (80024d4 <HAL_GPIO_Init+0x2a4>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d86f      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 800227e:	4a96      	ldr	r2, [pc, #600]	@ (80024d8 <HAL_GPIO_Init+0x2a8>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d052      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002284:	4a94      	ldr	r2, [pc, #592]	@ (80024d8 <HAL_GPIO_Init+0x2a8>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d869      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 800228a:	4a94      	ldr	r2, [pc, #592]	@ (80024dc <HAL_GPIO_Init+0x2ac>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d04c      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 8002290:	4a92      	ldr	r2, [pc, #584]	@ (80024dc <HAL_GPIO_Init+0x2ac>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d863      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 8002296:	4a92      	ldr	r2, [pc, #584]	@ (80024e0 <HAL_GPIO_Init+0x2b0>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d046      	beq.n	800232a <HAL_GPIO_Init+0xfa>
 800229c:	4a90      	ldr	r2, [pc, #576]	@ (80024e0 <HAL_GPIO_Init+0x2b0>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d85d      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 80022a2:	2b12      	cmp	r3, #18
 80022a4:	d82a      	bhi.n	80022fc <HAL_GPIO_Init+0xcc>
 80022a6:	2b12      	cmp	r3, #18
 80022a8:	d859      	bhi.n	800235e <HAL_GPIO_Init+0x12e>
 80022aa:	a201      	add	r2, pc, #4	@ (adr r2, 80022b0 <HAL_GPIO_Init+0x80>)
 80022ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b0:	0800232b 	.word	0x0800232b
 80022b4:	08002305 	.word	0x08002305
 80022b8:	08002317 	.word	0x08002317
 80022bc:	08002359 	.word	0x08002359
 80022c0:	0800235f 	.word	0x0800235f
 80022c4:	0800235f 	.word	0x0800235f
 80022c8:	0800235f 	.word	0x0800235f
 80022cc:	0800235f 	.word	0x0800235f
 80022d0:	0800235f 	.word	0x0800235f
 80022d4:	0800235f 	.word	0x0800235f
 80022d8:	0800235f 	.word	0x0800235f
 80022dc:	0800235f 	.word	0x0800235f
 80022e0:	0800235f 	.word	0x0800235f
 80022e4:	0800235f 	.word	0x0800235f
 80022e8:	0800235f 	.word	0x0800235f
 80022ec:	0800235f 	.word	0x0800235f
 80022f0:	0800235f 	.word	0x0800235f
 80022f4:	0800230d 	.word	0x0800230d
 80022f8:	08002321 	.word	0x08002321
 80022fc:	4a79      	ldr	r2, [pc, #484]	@ (80024e4 <HAL_GPIO_Init+0x2b4>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d013      	beq.n	800232a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002302:	e02c      	b.n	800235e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	623b      	str	r3, [r7, #32]
          break;
 800230a:	e029      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	3304      	adds	r3, #4
 8002312:	623b      	str	r3, [r7, #32]
          break;
 8002314:	e024      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	3308      	adds	r3, #8
 800231c:	623b      	str	r3, [r7, #32]
          break;
 800231e:	e01f      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	330c      	adds	r3, #12
 8002326:	623b      	str	r3, [r7, #32]
          break;
 8002328:	e01a      	b.n	8002360 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d102      	bne.n	8002338 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002332:	2304      	movs	r3, #4
 8002334:	623b      	str	r3, [r7, #32]
          break;
 8002336:	e013      	b.n	8002360 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d105      	bne.n	800234c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002340:	2308      	movs	r3, #8
 8002342:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	611a      	str	r2, [r3, #16]
          break;
 800234a:	e009      	b.n	8002360 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800234c:	2308      	movs	r3, #8
 800234e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69fa      	ldr	r2, [r7, #28]
 8002354:	615a      	str	r2, [r3, #20]
          break;
 8002356:	e003      	b.n	8002360 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e000      	b.n	8002360 <HAL_GPIO_Init+0x130>
          break;
 800235e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2bff      	cmp	r3, #255	@ 0xff
 8002364:	d801      	bhi.n	800236a <HAL_GPIO_Init+0x13a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	e001      	b.n	800236e <HAL_GPIO_Init+0x13e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3304      	adds	r3, #4
 800236e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2bff      	cmp	r3, #255	@ 0xff
 8002374:	d802      	bhi.n	800237c <HAL_GPIO_Init+0x14c>
 8002376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	e002      	b.n	8002382 <HAL_GPIO_Init+0x152>
 800237c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237e:	3b08      	subs	r3, #8
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	210f      	movs	r1, #15
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	401a      	ands	r2, r3
 8002394:	6a39      	ldr	r1, [r7, #32]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	fa01 f303 	lsl.w	r3, r1, r3
 800239c:	431a      	orrs	r2, r3
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80b1 	beq.w	8002512 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023b0:	4b4d      	ldr	r3, [pc, #308]	@ (80024e8 <HAL_GPIO_Init+0x2b8>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	4a4c      	ldr	r2, [pc, #304]	@ (80024e8 <HAL_GPIO_Init+0x2b8>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6193      	str	r3, [r2, #24]
 80023bc:	4b4a      	ldr	r3, [pc, #296]	@ (80024e8 <HAL_GPIO_Init+0x2b8>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023c8:	4a48      	ldr	r2, [pc, #288]	@ (80024ec <HAL_GPIO_Init+0x2bc>)
 80023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	4013      	ands	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a40      	ldr	r2, [pc, #256]	@ (80024f0 <HAL_GPIO_Init+0x2c0>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d013      	beq.n	800241c <HAL_GPIO_Init+0x1ec>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a3f      	ldr	r2, [pc, #252]	@ (80024f4 <HAL_GPIO_Init+0x2c4>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d00d      	beq.n	8002418 <HAL_GPIO_Init+0x1e8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a3e      	ldr	r2, [pc, #248]	@ (80024f8 <HAL_GPIO_Init+0x2c8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d007      	beq.n	8002414 <HAL_GPIO_Init+0x1e4>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a3d      	ldr	r2, [pc, #244]	@ (80024fc <HAL_GPIO_Init+0x2cc>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d101      	bne.n	8002410 <HAL_GPIO_Init+0x1e0>
 800240c:	2303      	movs	r3, #3
 800240e:	e006      	b.n	800241e <HAL_GPIO_Init+0x1ee>
 8002410:	2304      	movs	r3, #4
 8002412:	e004      	b.n	800241e <HAL_GPIO_Init+0x1ee>
 8002414:	2302      	movs	r3, #2
 8002416:	e002      	b.n	800241e <HAL_GPIO_Init+0x1ee>
 8002418:	2301      	movs	r3, #1
 800241a:	e000      	b.n	800241e <HAL_GPIO_Init+0x1ee>
 800241c:	2300      	movs	r3, #0
 800241e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002420:	f002 0203 	and.w	r2, r2, #3
 8002424:	0092      	lsls	r2, r2, #2
 8002426:	4093      	lsls	r3, r2
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	4313      	orrs	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800242e:	492f      	ldr	r1, [pc, #188]	@ (80024ec <HAL_GPIO_Init+0x2bc>)
 8002430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002432:	089b      	lsrs	r3, r3, #2
 8002434:	3302      	adds	r3, #2
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d006      	beq.n	8002456 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002448:	4b2d      	ldr	r3, [pc, #180]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	492c      	ldr	r1, [pc, #176]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	600b      	str	r3, [r1, #0]
 8002454:	e006      	b.n	8002464 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002456:	4b2a      	ldr	r3, [pc, #168]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	43db      	mvns	r3, r3
 800245e:	4928      	ldr	r1, [pc, #160]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002460:	4013      	ands	r3, r2
 8002462:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d006      	beq.n	800247e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002470:	4b23      	ldr	r3, [pc, #140]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	4922      	ldr	r1, [pc, #136]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
 800247c:	e006      	b.n	800248c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800247e:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	43db      	mvns	r3, r3
 8002486:	491e      	ldr	r1, [pc, #120]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 8002488:	4013      	ands	r3, r2
 800248a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d006      	beq.n	80024a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002498:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	4918      	ldr	r1, [pc, #96]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	608b      	str	r3, [r1, #8]
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024a6:	4b16      	ldr	r3, [pc, #88]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4914      	ldr	r1, [pc, #80]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d021      	beq.n	8002504 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	490e      	ldr	r1, [pc, #56]	@ (8002500 <HAL_GPIO_Init+0x2d0>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	60cb      	str	r3, [r1, #12]
 80024cc:	e021      	b.n	8002512 <HAL_GPIO_Init+0x2e2>
 80024ce:	bf00      	nop
 80024d0:	10320000 	.word	0x10320000
 80024d4:	10310000 	.word	0x10310000
 80024d8:	10220000 	.word	0x10220000
 80024dc:	10210000 	.word	0x10210000
 80024e0:	10120000 	.word	0x10120000
 80024e4:	10110000 	.word	0x10110000
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40010000 	.word	0x40010000
 80024f0:	40010800 	.word	0x40010800
 80024f4:	40010c00 	.word	0x40010c00
 80024f8:	40011000 	.word	0x40011000
 80024fc:	40011400 	.word	0x40011400
 8002500:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002504:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <HAL_GPIO_Init+0x304>)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	43db      	mvns	r3, r3
 800250c:	4909      	ldr	r1, [pc, #36]	@ (8002534 <HAL_GPIO_Init+0x304>)
 800250e:	4013      	ands	r3, r2
 8002510:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	3301      	adds	r3, #1
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	fa22 f303 	lsr.w	r3, r2, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	f47f ae8e 	bne.w	8002244 <HAL_GPIO_Init+0x14>
  }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	372c      	adds	r7, #44	@ 0x2c
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	40010400 	.word	0x40010400

08002538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	4013      	ands	r3, r2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d002      	beq.n	8002556 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	e001      	b.n	800255a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002556:	2300      	movs	r3, #0
 8002558:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800255a:	7bfb      	ldrb	r3, [r7, #15]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr

08002566 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	460b      	mov	r3, r1
 8002570:	807b      	strh	r3, [r7, #2]
 8002572:	4613      	mov	r3, r2
 8002574:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002576:	787b      	ldrb	r3, [r7, #1]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800257c:	887a      	ldrh	r2, [r7, #2]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002582:	e003      	b.n	800258c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002584:	887b      	ldrh	r3, [r7, #2]
 8002586:	041a      	lsls	r2, r3, #16
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	611a      	str	r2, [r3, #16]
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	460b      	mov	r3, r1
 80025a0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025ae:	887a      	ldrh	r2, [r7, #2]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025b4:	e002      	b.n	80025bc <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025b6:	887a      	ldrh	r2, [r7, #2]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	611a      	str	r2, [r3, #16]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
	...

080025c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e11b      	b.n	8002812 <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d106      	bne.n	80025f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7fe fb44 	bl	8000c7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2224      	movs	r2, #36	@ 0x24
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 0201 	bic.w	r2, r2, #1
 800260a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800260c:	f000 fce4 	bl	8002fd8 <HAL_RCC_GetPCLK1Freq>
 8002610:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	4a81      	ldr	r2, [pc, #516]	@ (800281c <HAL_I2C_Init+0x254>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d807      	bhi.n	800262c <HAL_I2C_Init+0x64>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4a80      	ldr	r2, [pc, #512]	@ (8002820 <HAL_I2C_Init+0x258>)
 8002620:	4293      	cmp	r3, r2
 8002622:	bf94      	ite	ls
 8002624:	2301      	movls	r3, #1
 8002626:	2300      	movhi	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	e006      	b.n	800263a <HAL_I2C_Init+0x72>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4a7d      	ldr	r2, [pc, #500]	@ (8002824 <HAL_I2C_Init+0x25c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	bf94      	ite	ls
 8002634:	2301      	movls	r3, #1
 8002636:	2300      	movhi	r3, #0
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e0e7      	b.n	8002812 <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4a78      	ldr	r2, [pc, #480]	@ (8002828 <HAL_I2C_Init+0x260>)
 8002646:	fba2 2303 	umull	r2, r3, r2, r3
 800264a:	0c9b      	lsrs	r3, r3, #18
 800264c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	4a6a      	ldr	r2, [pc, #424]	@ (800281c <HAL_I2C_Init+0x254>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d802      	bhi.n	800267c <HAL_I2C_Init+0xb4>
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	3301      	adds	r3, #1
 800267a:	e009      	b.n	8002690 <HAL_I2C_Init+0xc8>
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002682:	fb02 f303 	mul.w	r3, r2, r3
 8002686:	4a69      	ldr	r2, [pc, #420]	@ (800282c <HAL_I2C_Init+0x264>)
 8002688:	fba2 2303 	umull	r2, r3, r2, r3
 800268c:	099b      	lsrs	r3, r3, #6
 800268e:	3301      	adds	r3, #1
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	430b      	orrs	r3, r1
 8002696:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	495c      	ldr	r1, [pc, #368]	@ (800281c <HAL_I2C_Init+0x254>)
 80026ac:	428b      	cmp	r3, r1
 80026ae:	d819      	bhi.n	80026e4 <HAL_I2C_Init+0x11c>
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	1e59      	subs	r1, r3, #1
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80026be:	1c59      	adds	r1, r3, #1
 80026c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026c4:	400b      	ands	r3, r1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00a      	beq.n	80026e0 <HAL_I2C_Init+0x118>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	1e59      	subs	r1, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80026d8:	3301      	adds	r3, #1
 80026da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026de:	e051      	b.n	8002784 <HAL_I2C_Init+0x1bc>
 80026e0:	2304      	movs	r3, #4
 80026e2:	e04f      	b.n	8002784 <HAL_I2C_Init+0x1bc>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d111      	bne.n	8002710 <HAL_I2C_Init+0x148>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1e58      	subs	r0, r3, #1
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6859      	ldr	r1, [r3, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	440b      	add	r3, r1
 80026fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80026fe:	3301      	adds	r3, #1
 8002700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002704:	2b00      	cmp	r3, #0
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	e012      	b.n	8002736 <HAL_I2C_Init+0x16e>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	1e58      	subs	r0, r3, #1
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6859      	ldr	r1, [r3, #4]
 8002718:	460b      	mov	r3, r1
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	0099      	lsls	r1, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	fbb0 f3f3 	udiv	r3, r0, r3
 8002726:	3301      	adds	r3, #1
 8002728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272c:	2b00      	cmp	r3, #0
 800272e:	bf0c      	ite	eq
 8002730:	2301      	moveq	r3, #1
 8002732:	2300      	movne	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_I2C_Init+0x176>
 800273a:	2301      	movs	r3, #1
 800273c:	e022      	b.n	8002784 <HAL_I2C_Init+0x1bc>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10e      	bne.n	8002764 <HAL_I2C_Init+0x19c>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1e58      	subs	r0, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6859      	ldr	r1, [r3, #4]
 800274e:	460b      	mov	r3, r1
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	440b      	add	r3, r1
 8002754:	fbb0 f3f3 	udiv	r3, r0, r3
 8002758:	3301      	adds	r3, #1
 800275a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002762:	e00f      	b.n	8002784 <HAL_I2C_Init+0x1bc>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	1e58      	subs	r0, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6859      	ldr	r1, [r3, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	0099      	lsls	r1, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	fbb0 f3f3 	udiv	r3, r0, r3
 800277a:	3301      	adds	r3, #1
 800277c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002780:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	6809      	ldr	r1, [r1, #0]
 8002788:	4313      	orrs	r3, r2
 800278a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6911      	ldr	r1, [r2, #16]
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68d2      	ldr	r2, [r2, #12]
 80027be:	4311      	orrs	r1, r2
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	695a      	ldr	r2, [r3, #20]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	431a      	orrs	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2220      	movs	r2, #32
 80027fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	000186a0 	.word	0x000186a0
 8002820:	001e847f 	.word	0x001e847f
 8002824:	003d08ff 	.word	0x003d08ff
 8002828:	431bde83 	.word	0x431bde83
 800282c:	10624dd3 	.word	0x10624dd3

08002830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e272      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8087 	beq.w	800295e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002850:	4b92      	ldr	r3, [pc, #584]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 030c 	and.w	r3, r3, #12
 8002858:	2b04      	cmp	r3, #4
 800285a:	d00c      	beq.n	8002876 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800285c:	4b8f      	ldr	r3, [pc, #572]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 030c 	and.w	r3, r3, #12
 8002864:	2b08      	cmp	r3, #8
 8002866:	d112      	bne.n	800288e <HAL_RCC_OscConfig+0x5e>
 8002868:	4b8c      	ldr	r3, [pc, #560]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002874:	d10b      	bne.n	800288e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002876:	4b89      	ldr	r3, [pc, #548]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d06c      	beq.n	800295c <HAL_RCC_OscConfig+0x12c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d168      	bne.n	800295c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e24c      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002896:	d106      	bne.n	80028a6 <HAL_RCC_OscConfig+0x76>
 8002898:	4b80      	ldr	r3, [pc, #512]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800289e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a2:	6013      	str	r3, [r2, #0]
 80028a4:	e02e      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x98>
 80028ae:	4b7b      	ldr	r3, [pc, #492]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a7a      	ldr	r2, [pc, #488]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	4b78      	ldr	r3, [pc, #480]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a77      	ldr	r2, [pc, #476]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e01d      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0xbc>
 80028d2:	4b72      	ldr	r3, [pc, #456]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a71      	ldr	r2, [pc, #452]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	4b6f      	ldr	r3, [pc, #444]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a6e      	ldr	r2, [pc, #440]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e00b      	b.n	8002904 <HAL_RCC_OscConfig+0xd4>
 80028ec:	4b6b      	ldr	r3, [pc, #428]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a6a      	ldr	r2, [pc, #424]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b68      	ldr	r3, [pc, #416]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a67      	ldr	r2, [pc, #412]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80028fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002902:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d013      	beq.n	8002934 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7fe ff42 	bl	8001794 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002914:	f7fe ff3e 	bl	8001794 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	@ 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e200      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002926:	4b5d      	ldr	r3, [pc, #372]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0xe4>
 8002932:	e014      	b.n	800295e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002934:	f7fe ff2e 	bl	8001794 <HAL_GetTick>
 8002938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293c:	f7fe ff2a 	bl	8001794 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b64      	cmp	r3, #100	@ 0x64
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e1ec      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800294e:	4b53      	ldr	r3, [pc, #332]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f0      	bne.n	800293c <HAL_RCC_OscConfig+0x10c>
 800295a:	e000      	b.n	800295e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800295c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d063      	beq.n	8002a32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800296a:	4b4c      	ldr	r3, [pc, #304]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00b      	beq.n	800298e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002976:	4b49      	ldr	r3, [pc, #292]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b08      	cmp	r3, #8
 8002980:	d11c      	bne.n	80029bc <HAL_RCC_OscConfig+0x18c>
 8002982:	4b46      	ldr	r3, [pc, #280]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d116      	bne.n	80029bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	4b43      	ldr	r3, [pc, #268]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x176>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d001      	beq.n	80029a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e1c0      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b3d      	ldr	r3, [pc, #244]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	4939      	ldr	r1, [pc, #228]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ba:	e03a      	b.n	8002a32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d020      	beq.n	8002a06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c4:	4b36      	ldr	r3, [pc, #216]	@ (8002aa0 <HAL_RCC_OscConfig+0x270>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ca:	f7fe fee3 	bl	8001794 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d2:	f7fe fedf 	bl	8001794 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e1a1      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	4927      	ldr	r1, [pc, #156]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e015      	b.n	8002a32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	4b26      	ldr	r3, [pc, #152]	@ (8002aa0 <HAL_RCC_OscConfig+0x270>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fec2 	bl	8001794 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a14:	f7fe febe 	bl	8001794 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e180      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a26:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d03a      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d019      	beq.n	8002a7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a46:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <HAL_RCC_OscConfig+0x274>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe fea2 	bl	8001794 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a54:	f7fe fe9e 	bl	8001794 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e160      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a66:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_RCC_OscConfig+0x26c>)
 8002a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a72:	2001      	movs	r0, #1
 8002a74:	f000 fad8 	bl	8003028 <RCC_Delay>
 8002a78:	e01c      	b.n	8002ab4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <HAL_RCC_OscConfig+0x274>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a80:	f7fe fe88 	bl	8001794 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a86:	e00f      	b.n	8002aa8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a88:	f7fe fe84 	bl	8001794 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d908      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e146      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	42420000 	.word	0x42420000
 8002aa4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa8:	4b92      	ldr	r3, [pc, #584]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e9      	bne.n	8002a88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 80a6 	beq.w	8002c0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4b8b      	ldr	r3, [pc, #556]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10d      	bne.n	8002aee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad2:	4b88      	ldr	r3, [pc, #544]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	4a87      	ldr	r2, [pc, #540]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002adc:	61d3      	str	r3, [r2, #28]
 8002ade:	4b85      	ldr	r3, [pc, #532]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	4b82      	ldr	r3, [pc, #520]	@ (8002cf8 <HAL_RCC_OscConfig+0x4c8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d118      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afa:	4b7f      	ldr	r3, [pc, #508]	@ (8002cf8 <HAL_RCC_OscConfig+0x4c8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a7e      	ldr	r2, [pc, #504]	@ (8002cf8 <HAL_RCC_OscConfig+0x4c8>)
 8002b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b06:	f7fe fe45 	bl	8001794 <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0e:	f7fe fe41 	bl	8001794 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b64      	cmp	r3, #100	@ 0x64
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e103      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b20:	4b75      	ldr	r3, [pc, #468]	@ (8002cf8 <HAL_RCC_OscConfig+0x4c8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0f0      	beq.n	8002b0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x312>
 8002b34:	4b6f      	ldr	r3, [pc, #444]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4a6e      	ldr	r2, [pc, #440]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6213      	str	r3, [r2, #32]
 8002b40:	e02d      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x334>
 8002b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	4a69      	ldr	r2, [pc, #420]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	6213      	str	r3, [r2, #32]
 8002b56:	4b67      	ldr	r3, [pc, #412]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	4a66      	ldr	r2, [pc, #408]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	f023 0304 	bic.w	r3, r3, #4
 8002b60:	6213      	str	r3, [r2, #32]
 8002b62:	e01c      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2b05      	cmp	r3, #5
 8002b6a:	d10c      	bne.n	8002b86 <HAL_RCC_OscConfig+0x356>
 8002b6c:	4b61      	ldr	r3, [pc, #388]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a60      	ldr	r2, [pc, #384]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	6213      	str	r3, [r2, #32]
 8002b78:	4b5e      	ldr	r3, [pc, #376]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4a5d      	ldr	r2, [pc, #372]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6213      	str	r3, [r2, #32]
 8002b84:	e00b      	b.n	8002b9e <HAL_RCC_OscConfig+0x36e>
 8002b86:	4b5b      	ldr	r3, [pc, #364]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4a5a      	ldr	r2, [pc, #360]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	6213      	str	r3, [r2, #32]
 8002b92:	4b58      	ldr	r3, [pc, #352]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	4a57      	ldr	r2, [pc, #348]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002b98:	f023 0304 	bic.w	r3, r3, #4
 8002b9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d015      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba6:	f7fe fdf5 	bl	8001794 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bac:	e00a      	b.n	8002bc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bae:	f7fe fdf1 	bl	8001794 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e0b1      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc4:	4b4b      	ldr	r3, [pc, #300]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0ee      	beq.n	8002bae <HAL_RCC_OscConfig+0x37e>
 8002bd0:	e014      	b.n	8002bfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd2:	f7fe fddf 	bl	8001794 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bda:	f7fe fddb 	bl	8001794 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e09b      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bf0:	4b40      	ldr	r3, [pc, #256]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1ee      	bne.n	8002bda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d105      	bne.n	8002c0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c02:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4a3b      	ldr	r2, [pc, #236]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8087 	beq.w	8002d26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c18:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 030c 	and.w	r3, r3, #12
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d061      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d146      	bne.n	8002cba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2c:	4b33      	ldr	r3, [pc, #204]	@ (8002cfc <HAL_RCC_OscConfig+0x4cc>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c32:	f7fe fdaf 	bl	8001794 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3a:	f7fe fdab 	bl	8001794 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e06d      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c4c:	4b29      	ldr	r3, [pc, #164]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1f0      	bne.n	8002c3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c60:	d108      	bne.n	8002c74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c62:	4b24      	ldr	r3, [pc, #144]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	4921      	ldr	r1, [pc, #132]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c74:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a19      	ldr	r1, [r3, #32]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	430b      	orrs	r3, r1
 8002c86:	491b      	ldr	r1, [pc, #108]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_OscConfig+0x4cc>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c92:	f7fe fd7f 	bl	8001794 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c9a:	f7fe fd7b 	bl	8001794 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e03d      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x46a>
 8002cb8:	e035      	b.n	8002d26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b10      	ldr	r3, [pc, #64]	@ (8002cfc <HAL_RCC_OscConfig+0x4cc>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fd68 	bl	8001794 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc8:	f7fe fd64 	bl	8001794 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e026      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <HAL_RCC_OscConfig+0x4c4>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f0      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x498>
 8002ce6:	e01e      	b.n	8002d26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d107      	bne.n	8002d00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e019      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40007000 	.word	0x40007000
 8002cfc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d00:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <HAL_RCC_OscConfig+0x500>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d106      	bne.n	8002d22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d001      	beq.n	8002d26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0d0      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d48:	4b6a      	ldr	r3, [pc, #424]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d910      	bls.n	8002d78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	4b67      	ldr	r3, [pc, #412]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f023 0207 	bic.w	r2, r3, #7
 8002d5e:	4965      	ldr	r1, [pc, #404]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d66:	4b63      	ldr	r3, [pc, #396]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e0b8      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d020      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d005      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d90:	4b59      	ldr	r3, [pc, #356]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4a58      	ldr	r2, [pc, #352]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0308 	and.w	r3, r3, #8
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d005      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002da8:	4b53      	ldr	r3, [pc, #332]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	4a52      	ldr	r2, [pc, #328]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002db2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db4:	4b50      	ldr	r3, [pc, #320]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	494d      	ldr	r1, [pc, #308]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d040      	beq.n	8002e54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d107      	bne.n	8002dea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dda:	4b47      	ldr	r3, [pc, #284]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d115      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e07f      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d107      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df2:	4b41      	ldr	r3, [pc, #260]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e073      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e06b      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e12:	4b39      	ldr	r3, [pc, #228]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f023 0203 	bic.w	r2, r3, #3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4936      	ldr	r1, [pc, #216]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e24:	f7fe fcb6 	bl	8001794 <HAL_GetTick>
 8002e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2a:	e00a      	b.n	8002e42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e2c:	f7fe fcb2 	bl	8001794 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e053      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e42:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 020c 	and.w	r2, r3, #12
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d1eb      	bne.n	8002e2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e54:	4b27      	ldr	r3, [pc, #156]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d210      	bcs.n	8002e84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b24      	ldr	r3, [pc, #144]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 0207 	bic.w	r2, r3, #7
 8002e6a:	4922      	ldr	r1, [pc, #136]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e72:	4b20      	ldr	r3, [pc, #128]	@ (8002ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e032      	b.n	8002eea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e90:	4b19      	ldr	r3, [pc, #100]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	4916      	ldr	r1, [pc, #88]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0308 	and.w	r3, r3, #8
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002eae:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	490e      	ldr	r1, [pc, #56]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ec2:	f000 f821 	bl	8002f08 <HAL_RCC_GetSysClockFreq>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	091b      	lsrs	r3, r3, #4
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	490a      	ldr	r1, [pc, #40]	@ (8002efc <HAL_RCC_ClockConfig+0x1c8>)
 8002ed4:	5ccb      	ldrb	r3, [r1, r3]
 8002ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eda:	4a09      	ldr	r2, [pc, #36]	@ (8002f00 <HAL_RCC_ClockConfig+0x1cc>)
 8002edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ede:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <HAL_RCC_ClockConfig+0x1d0>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fe fc14 	bl	8001710 <HAL_InitTick>

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40022000 	.word	0x40022000
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	08004990 	.word	0x08004990
 8002f00:	20000000 	.word	0x20000000
 8002f04:	20000004 	.word	0x20000004

08002f08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f08:	b490      	push	{r4, r7}
 8002f0a:	b08a      	sub	sp, #40	@ 0x28
 8002f0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f0e:	4b29      	ldr	r3, [pc, #164]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002f10:	1d3c      	adds	r4, r7, #4
 8002f12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f18:	f240 2301 	movw	r3, #513	@ 0x201
 8002f1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	2300      	movs	r3, #0
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f32:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d002      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x40>
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d003      	beq.n	8002f4e <HAL_RCC_GetSysClockFreq+0x46>
 8002f46:	e02b      	b.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f48:	4b1c      	ldr	r3, [pc, #112]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f4a:	623b      	str	r3, [r7, #32]
      break;
 8002f4c:	e02b      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	0c9b      	lsrs	r3, r3, #18
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	3328      	adds	r3, #40	@ 0x28
 8002f58:	443b      	add	r3, r7
 8002f5a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f5e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d012      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f6a:	4b13      	ldr	r3, [pc, #76]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	0c5b      	lsrs	r3, r3, #17
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	3328      	adds	r3, #40	@ 0x28
 8002f76:	443b      	add	r3, r7
 8002f78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	4a0e      	ldr	r2, [pc, #56]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f82:	fb03 f202 	mul.w	r2, r3, r2
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f8e:	e004      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f94:	fb02 f303 	mul.w	r3, r2, r3
 8002f98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	623b      	str	r3, [r7, #32]
      break;
 8002f9e:	e002      	b.n	8002fa6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fa0:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002fa2:	623b      	str	r3, [r7, #32]
      break;
 8002fa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fa6:	6a3b      	ldr	r3, [r7, #32]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3728      	adds	r7, #40	@ 0x28
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc90      	pop	{r4, r7}
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	08004970 	.word	0x08004970
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	007a1200 	.word	0x007a1200
 8002fc0:	003d0900 	.word	0x003d0900

08002fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc8:	4b02      	ldr	r3, [pc, #8]	@ (8002fd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002fca:	681b      	ldr	r3, [r3, #0]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	20000000 	.word	0x20000000

08002fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fdc:	f7ff fff2 	bl	8002fc4 <HAL_RCC_GetHCLKFreq>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	0a1b      	lsrs	r3, r3, #8
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	4903      	ldr	r1, [pc, #12]	@ (8002ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fee:	5ccb      	ldrb	r3, [r1, r3]
 8002ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	080049a0 	.word	0x080049a0

08003000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003004:	f7ff ffde 	bl	8002fc4 <HAL_RCC_GetHCLKFreq>
 8003008:	4602      	mov	r2, r0
 800300a:	4b05      	ldr	r3, [pc, #20]	@ (8003020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	0adb      	lsrs	r3, r3, #11
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	4903      	ldr	r1, [pc, #12]	@ (8003024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003016:	5ccb      	ldrb	r3, [r1, r3]
 8003018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800301c:	4618      	mov	r0, r3
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40021000 	.word	0x40021000
 8003024:	080049a0 	.word	0x080049a0

08003028 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003030:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <RCC_Delay+0x34>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <RCC_Delay+0x38>)
 8003036:	fba2 2303 	umull	r2, r3, r2, r3
 800303a:	0a5b      	lsrs	r3, r3, #9
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003044:	bf00      	nop
  }
  while (Delay --);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	1e5a      	subs	r2, r3, #1
 800304a:	60fa      	str	r2, [r7, #12]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1f9      	bne.n	8003044 <RCC_Delay+0x1c>
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr
 800305c:	20000000 	.word	0x20000000
 8003060:	10624dd3 	.word	0x10624dd3

08003064 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	613b      	str	r3, [r7, #16]
 8003070:	2300      	movs	r3, #0
 8003072:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d07d      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003080:	2300      	movs	r3, #0
 8003082:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003084:	4b4f      	ldr	r3, [pc, #316]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10d      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003090:	4b4c      	ldr	r3, [pc, #304]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	4a4b      	ldr	r2, [pc, #300]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800309a:	61d3      	str	r3, [r2, #28]
 800309c:	4b49      	ldr	r3, [pc, #292]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a8:	2301      	movs	r3, #1
 80030aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ac:	4b46      	ldr	r3, [pc, #280]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d118      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b8:	4b43      	ldr	r3, [pc, #268]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a42      	ldr	r2, [pc, #264]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030c4:	f7fe fb66 	bl	8001794 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ca:	e008      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030cc:	f7fe fb62 	bl	8001794 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b64      	cmp	r3, #100	@ 0x64
 80030d8:	d901      	bls.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e06d      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030de:	4b3a      	ldr	r3, [pc, #232]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f0      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030ea:	4b36      	ldr	r3, [pc, #216]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d02e      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	429a      	cmp	r2, r3
 8003106:	d027      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003108:	4b2e      	ldr	r3, [pc, #184]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003110:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003112:	4b2e      	ldr	r3, [pc, #184]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003114:	2201      	movs	r2, #1
 8003116:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003118:	4b2c      	ldr	r3, [pc, #176]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800311a:	2200      	movs	r2, #0
 800311c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800311e:	4a29      	ldr	r2, [pc, #164]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d014      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312e:	f7fe fb31 	bl	8001794 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003134:	e00a      	b.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003136:	f7fe fb2d 	bl	8001794 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003144:	4293      	cmp	r3, r2
 8003146:	d901      	bls.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e036      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800314c:	4b1d      	ldr	r3, [pc, #116]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0ee      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003158:	4b1a      	ldr	r3, [pc, #104]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	4917      	ldr	r1, [pc, #92]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003166:	4313      	orrs	r3, r2
 8003168:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800316a:	7dfb      	ldrb	r3, [r7, #23]
 800316c:	2b01      	cmp	r3, #1
 800316e:	d105      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003170:	4b14      	ldr	r3, [pc, #80]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	4a13      	ldr	r2, [pc, #76]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003176:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800317a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d008      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003188:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	490b      	ldr	r1, [pc, #44]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003196:	4313      	orrs	r3, r2
 8003198:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0310 	and.w	r3, r3, #16
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d008      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	4904      	ldr	r1, [pc, #16]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40007000 	.word	0x40007000
 80031cc:	42420440 	.word	0x42420440

080031d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b08d      	sub	sp, #52	@ 0x34
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031d8:	4b58      	ldr	r3, [pc, #352]	@ (800333c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80031da:	f107 040c 	add.w	r4, r7, #12
 80031de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031e4:	f240 2301 	movw	r3, #513	@ 0x201
 80031e8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ee:	2300      	movs	r3, #0
 80031f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031f2:	2300      	movs	r3, #0
 80031f4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80031f6:	2300      	movs	r3, #0
 80031f8:	61fb      	str	r3, [r7, #28]
 80031fa:	2300      	movs	r3, #0
 80031fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b10      	cmp	r3, #16
 8003202:	d00a      	beq.n	800321a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b10      	cmp	r3, #16
 8003208:	f200 808e 	bhi.w	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d049      	beq.n	80032a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d079      	beq.n	800330c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003218:	e086      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800321a:	4b49      	ldr	r3, [pc, #292]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003220:	4b47      	ldr	r3, [pc, #284]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d07f      	beq.n	800332c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	0c9b      	lsrs	r3, r3, #18
 8003230:	f003 030f 	and.w	r3, r3, #15
 8003234:	3330      	adds	r3, #48	@ 0x30
 8003236:	443b      	add	r3, r7
 8003238:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800323c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d017      	beq.n	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003248:	4b3d      	ldr	r3, [pc, #244]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	0c5b      	lsrs	r3, r3, #17
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	3330      	adds	r3, #48	@ 0x30
 8003254:	443b      	add	r3, r7
 8003256:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800325a:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00d      	beq.n	8003282 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003266:	4a37      	ldr	r2, [pc, #220]	@ (8003344 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326a:	fbb2 f2f3 	udiv	r2, r2, r3
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	fb02 f303 	mul.w	r3, r2, r3
 8003274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003276:	e004      	b.n	8003282 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	4a33      	ldr	r2, [pc, #204]	@ (8003348 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800327c:	fb02 f303 	mul.w	r3, r2, r3
 8003280:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003282:	4b2f      	ldr	r3, [pc, #188]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800328a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800328e:	d102      	bne.n	8003296 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003292:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8003294:	e04a      	b.n	800332c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	4a2c      	ldr	r2, [pc, #176]	@ (800334c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800329c:	fba2 2303 	umull	r2, r3, r2, r3
 80032a0:	085b      	lsrs	r3, r3, #1
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80032a4:	e042      	b.n	800332c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80032a6:	4b26      	ldr	r3, [pc, #152]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b6:	d108      	bne.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80032c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032c8:	e01f      	b.n	800330a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032d4:	d109      	bne.n	80032ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80032d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80032e2:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80032e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032e8:	e00f      	b.n	800330a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032f4:	d11c      	bne.n	8003330 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80032f6:	4b12      	ldr	r3, [pc, #72]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d016      	beq.n	8003330 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003302:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003306:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8003308:	e012      	b.n	8003330 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800330a:	e011      	b.n	8003330 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800330c:	f7ff fe78 	bl	8003000 <HAL_RCC_GetPCLK2Freq>
 8003310:	4602      	mov	r2, r0
 8003312:	4b0b      	ldr	r3, [pc, #44]	@ (8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	0b9b      	lsrs	r3, r3, #14
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	3301      	adds	r3, #1
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	fbb2 f3f3 	udiv	r3, r2, r3
 8003324:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8003326:	e004      	b.n	8003332 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003328:	bf00      	nop
 800332a:	e002      	b.n	8003332 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800332c:	bf00      	nop
 800332e:	e000      	b.n	8003332 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003330:	bf00      	nop
    }
  }
  return (frequency);
 8003332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8003334:	4618      	mov	r0, r3
 8003336:	3734      	adds	r7, #52	@ 0x34
 8003338:	46bd      	mov	sp, r7
 800333a:	bd90      	pop	{r4, r7, pc}
 800333c:	08004980 	.word	0x08004980
 8003340:	40021000 	.word	0x40021000
 8003344:	007a1200 	.word	0x007a1200
 8003348:	003d0900 	.word	0x003d0900
 800334c:	aaaaaaab 	.word	0xaaaaaaab

08003350 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e01d      	b.n	800339e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d106      	bne.n	800337c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7fe f8c8 	bl	800150c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2202      	movs	r2, #2
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3304      	adds	r3, #4
 800338c:	4619      	mov	r1, r3
 800338e:	4610      	mov	r0, r2
 8003390:	f000 f902 	bl	8003598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2201      	movs	r2, #1
 80033b8:	6839      	ldr	r1, [r7, #0]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fad6 	bl	800396c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a10      	ldr	r2, [pc, #64]	@ (8003408 <HAL_TIM_PWM_Start+0x60>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d107      	bne.n	80033da <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2b06      	cmp	r3, #6
 80033ea:	d007      	beq.n	80033fc <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40012c00 	.word	0x40012c00

0800340c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003422:	2302      	movs	r3, #2
 8003424:	e0b4      	b.n	8003590 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2202      	movs	r2, #2
 8003432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b0c      	cmp	r3, #12
 800343a:	f200 809f 	bhi.w	800357c <HAL_TIM_PWM_ConfigChannel+0x170>
 800343e:	a201      	add	r2, pc, #4	@ (adr r2, 8003444 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003444:	08003479 	.word	0x08003479
 8003448:	0800357d 	.word	0x0800357d
 800344c:	0800357d 	.word	0x0800357d
 8003450:	0800357d 	.word	0x0800357d
 8003454:	080034b9 	.word	0x080034b9
 8003458:	0800357d 	.word	0x0800357d
 800345c:	0800357d 	.word	0x0800357d
 8003460:	0800357d 	.word	0x0800357d
 8003464:	080034fb 	.word	0x080034fb
 8003468:	0800357d 	.word	0x0800357d
 800346c:	0800357d 	.word	0x0800357d
 8003470:	0800357d 	.word	0x0800357d
 8003474:	0800353b 	.word	0x0800353b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68b9      	ldr	r1, [r7, #8]
 800347e:	4618      	mov	r0, r3
 8003480:	f000 f8ec 	bl	800365c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699a      	ldr	r2, [r3, #24]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0208 	orr.w	r2, r2, #8
 8003492:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699a      	ldr	r2, [r3, #24]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0204 	bic.w	r2, r2, #4
 80034a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6999      	ldr	r1, [r3, #24]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	619a      	str	r2, [r3, #24]
      break;
 80034b6:	e062      	b.n	800357e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	4618      	mov	r0, r3
 80034c0:	f000 f932 	bl	8003728 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	699a      	ldr	r2, [r3, #24]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699a      	ldr	r2, [r3, #24]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6999      	ldr	r1, [r3, #24]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	021a      	lsls	r2, r3, #8
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	619a      	str	r2, [r3, #24]
      break;
 80034f8:	e041      	b.n	800357e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	4618      	mov	r0, r3
 8003502:	f000 f97b 	bl	80037fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	69da      	ldr	r2, [r3, #28]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f042 0208 	orr.w	r2, r2, #8
 8003514:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	69da      	ldr	r2, [r3, #28]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0204 	bic.w	r2, r2, #4
 8003524:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	69d9      	ldr	r1, [r3, #28]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	691a      	ldr	r2, [r3, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	61da      	str	r2, [r3, #28]
      break;
 8003538:	e021      	b.n	800357e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68b9      	ldr	r1, [r7, #8]
 8003540:	4618      	mov	r0, r3
 8003542:	f000 f9c5 	bl	80038d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	69da      	ldr	r2, [r3, #28]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003554:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	69da      	ldr	r2, [r3, #28]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003564:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	69d9      	ldr	r1, [r3, #28]
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	021a      	lsls	r2, r3, #8
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	61da      	str	r2, [r3, #28]
      break;
 800357a:	e000      	b.n	800357e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800357c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a29      	ldr	r2, [pc, #164]	@ (8003650 <TIM_Base_SetConfig+0xb8>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d00b      	beq.n	80035c8 <TIM_Base_SetConfig+0x30>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035b6:	d007      	beq.n	80035c8 <TIM_Base_SetConfig+0x30>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a26      	ldr	r2, [pc, #152]	@ (8003654 <TIM_Base_SetConfig+0xbc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d003      	beq.n	80035c8 <TIM_Base_SetConfig+0x30>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a25      	ldr	r2, [pc, #148]	@ (8003658 <TIM_Base_SetConfig+0xc0>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d108      	bne.n	80035da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003650 <TIM_Base_SetConfig+0xb8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00b      	beq.n	80035fa <TIM_Base_SetConfig+0x62>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035e8:	d007      	beq.n	80035fa <TIM_Base_SetConfig+0x62>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a19      	ldr	r2, [pc, #100]	@ (8003654 <TIM_Base_SetConfig+0xbc>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d003      	beq.n	80035fa <TIM_Base_SetConfig+0x62>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a18      	ldr	r2, [pc, #96]	@ (8003658 <TIM_Base_SetConfig+0xc0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d108      	bne.n	800360c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4313      	orrs	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a07      	ldr	r2, [pc, #28]	@ (8003650 <TIM_Base_SetConfig+0xb8>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d103      	bne.n	8003640 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	615a      	str	r2, [r3, #20]
}
 8003646:	bf00      	nop
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	40012c00 	.word	0x40012c00
 8003654:	40000400 	.word	0x40000400
 8003658:	40000800 	.word	0x40000800

0800365c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	f023 0201 	bic.w	r2, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800368a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f023 0303 	bic.w	r3, r3, #3
 8003692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f023 0302 	bic.w	r3, r3, #2
 80036a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003724 <TIM_OC1_SetConfig+0xc8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d10c      	bne.n	80036d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f023 0308 	bic.w	r3, r3, #8
 80036be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f023 0304 	bic.w	r3, r3, #4
 80036d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a13      	ldr	r2, [pc, #76]	@ (8003724 <TIM_OC1_SetConfig+0xc8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d111      	bne.n	80036fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80036e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	621a      	str	r2, [r3, #32]
}
 8003718:	bf00      	nop
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40012c00 	.word	0x40012c00

08003728 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	f023 0210 	bic.w	r2, r3, #16
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800375e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	021b      	lsls	r3, r3, #8
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	4313      	orrs	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f023 0320 	bic.w	r3, r3, #32
 8003772:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4313      	orrs	r3, r2
 800377e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a1d      	ldr	r2, [pc, #116]	@ (80037f8 <TIM_OC2_SetConfig+0xd0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d10d      	bne.n	80037a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800378e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	4313      	orrs	r3, r2
 800379a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a14      	ldr	r2, [pc, #80]	@ (80037f8 <TIM_OC2_SetConfig+0xd0>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d113      	bne.n	80037d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80037b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80037ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685a      	ldr	r2, [r3, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	621a      	str	r2, [r3, #32]
}
 80037ee:	bf00      	nop
 80037f0:	371c      	adds	r7, #28
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	40012c00 	.word	0x40012c00

080037fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b087      	sub	sp, #28
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800382a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f023 0303 	bic.w	r3, r3, #3
 8003832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	021b      	lsls	r3, r3, #8
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	4313      	orrs	r3, r2
 8003850:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a1d      	ldr	r2, [pc, #116]	@ (80038cc <TIM_OC3_SetConfig+0xd0>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d10d      	bne.n	8003876 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	021b      	lsls	r3, r3, #8
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	4313      	orrs	r3, r2
 800386c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a14      	ldr	r2, [pc, #80]	@ (80038cc <TIM_OC3_SetConfig+0xd0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d113      	bne.n	80038a6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800388c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	621a      	str	r2, [r3, #32]
}
 80038c0:	bf00      	nop
 80038c2:	371c      	adds	r7, #28
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40012c00 	.word	0x40012c00

080038d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800391a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	031b      	lsls	r3, r3, #12
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a0f      	ldr	r2, [pc, #60]	@ (8003968 <TIM_OC4_SetConfig+0x98>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d109      	bne.n	8003944 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	019b      	lsls	r3, r3, #6
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	4313      	orrs	r3, r2
 8003942:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	621a      	str	r2, [r3, #32]
}
 800395e:	bf00      	nop
 8003960:	371c      	adds	r7, #28
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	40012c00 	.word	0x40012c00

0800396c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f003 031f 	and.w	r3, r3, #31
 800397e:	2201      	movs	r2, #1
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a1a      	ldr	r2, [r3, #32]
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	43db      	mvns	r3, r3
 800398e:	401a      	ands	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a1a      	ldr	r2, [r3, #32]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	431a      	orrs	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	621a      	str	r2, [r3, #32]
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d101      	bne.n	80039cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039c8:	2302      	movs	r3, #2
 80039ca:	e032      	b.n	8003a32 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a04:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3714      	adds	r7, #20
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bc80      	pop	{r7}
 8003a3a:	4770      	bx	lr

08003a3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e03f      	b.n	8003ace <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d106      	bne.n	8003a68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7fd fdcc 	bl	8001600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2224      	movs	r2, #36	@ 0x24
 8003a6c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68da      	ldr	r2, [r3, #12]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 f9b1 	bl	8003de8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	691a      	ldr	r2, [r3, #16]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003aa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ab4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b088      	sub	sp, #32
 8003ada:	af02      	add	r7, sp, #8
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b20      	cmp	r3, #32
 8003af4:	f040 8083 	bne.w	8003bfe <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d002      	beq.n	8003b04 <HAL_UART_Transmit+0x2e>
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e07b      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <HAL_UART_Transmit+0x40>
 8003b12:	2302      	movs	r3, #2
 8003b14:	e074      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2221      	movs	r2, #33	@ 0x21
 8003b28:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003b2c:	f7fd fe32 	bl	8001794 <HAL_GetTick>
 8003b30:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	88fa      	ldrh	r2, [r7, #6]
 8003b36:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	88fa      	ldrh	r2, [r7, #6]
 8003b3c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b3e:	e042      	b.n	8003bc6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b56:	d122      	bne.n	8003b9e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2180      	movs	r1, #128	@ 0x80
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f8f6 	bl	8003d54 <UART_WaitOnFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e046      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b84:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d103      	bne.n	8003b96 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	3302      	adds	r3, #2
 8003b92:	60bb      	str	r3, [r7, #8]
 8003b94:	e017      	b.n	8003bc6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	e013      	b.n	8003bc6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2180      	movs	r1, #128	@ 0x80
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f8d3 	bl	8003d54 <UART_WaitOnFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e023      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	60ba      	str	r2, [r7, #8]
 8003bbe:	781a      	ldrb	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1b7      	bne.n	8003b40 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2140      	movs	r1, #64	@ 0x40
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f8ba 	bl	8003d54 <UART_WaitOnFlagUntilTimeout>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e00a      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	e000      	b.n	8003c00 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003bfe:	2302      	movs	r3, #2
  }
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	4613      	mov	r3, r2
 8003c16:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b20      	cmp	r3, #32
 8003c26:	f040 8090 	bne.w	8003d4a <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d002      	beq.n	8003c36 <HAL_UART_Receive+0x2e>
 8003c30:	88fb      	ldrh	r3, [r7, #6]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e088      	b.n	8003d4c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d101      	bne.n	8003c48 <HAL_UART_Receive+0x40>
 8003c44:	2302      	movs	r3, #2
 8003c46:	e081      	b.n	8003d4c <HAL_UART_Receive+0x144>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2222      	movs	r2, #34	@ 0x22
 8003c5a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003c5e:	f7fd fd99 	bl	8001794 <HAL_GetTick>
 8003c62:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	88fa      	ldrh	r2, [r7, #6]
 8003c68:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	88fa      	ldrh	r2, [r7, #6]
 8003c6e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003c70:	e05c      	b.n	8003d2c <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	85da      	strh	r2, [r3, #46]	@ 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c88:	d12b      	bne.n	8003ce2 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2200      	movs	r2, #0
 8003c92:	2120      	movs	r1, #32
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f85d 	bl	8003d54 <UART_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e053      	b.n	8003d4c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10c      	bne.n	8003cca <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	3302      	adds	r3, #2
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	e030      	b.n	8003d2c <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	60bb      	str	r3, [r7, #8]
 8003ce0:	e024      	b.n	8003d2c <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2120      	movs	r1, #32
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f831 	bl	8003d54 <UART_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e027      	b.n	8003d4c <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d108      	bne.n	8003d16 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6859      	ldr	r1, [r3, #4]
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	60ba      	str	r2, [r7, #8]
 8003d10:	b2ca      	uxtb	r2, r1
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e00a      	b.n	8003d2c <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	1c59      	adds	r1, r3, #1
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d28:	b2d2      	uxtb	r2, r2
 8003d2a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d19d      	bne.n	8003c72 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	e000      	b.n	8003d4c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8003d4a:	2302      	movs	r3, #2
  }
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3718      	adds	r7, #24
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	603b      	str	r3, [r7, #0]
 8003d60:	4613      	mov	r3, r2
 8003d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d64:	e02c      	b.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6c:	d028      	beq.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d007      	beq.n	8003d84 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d74:	f7fd fd0e 	bl	8001794 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d21d      	bcs.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8003d92:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0201 	bic.w	r2, r2, #1
 8003da2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2220      	movs	r2, #32
 8003db0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e00f      	b.n	8003de0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d0c3      	beq.n	8003d66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003e22:	f023 030c 	bic.w	r3, r3, #12
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	68f9      	ldr	r1, [r7, #12]
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a52      	ldr	r2, [pc, #328]	@ (8003f94 <UART_SetConfig+0x1ac>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d14e      	bne.n	8003eee <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e50:	f7ff f8d6 	bl	8003000 <HAL_RCC_GetPCLK2Freq>
 8003e54:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009a      	lsls	r2, r3, #2
 8003e60:	441a      	add	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	4a4a      	ldr	r2, [pc, #296]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	0119      	lsls	r1, r3, #4
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009a      	lsls	r2, r3, #2
 8003e80:	441a      	add	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e8c:	4b42      	ldr	r3, [pc, #264]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003e8e:	fba3 0302 	umull	r0, r3, r3, r2
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	2064      	movs	r0, #100	@ 0x64
 8003e96:	fb00 f303 	mul.w	r3, r0, r3
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	3332      	adds	r3, #50	@ 0x32
 8003ea0:	4a3d      	ldr	r2, [pc, #244]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	095b      	lsrs	r3, r3, #5
 8003ea8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003eac:	4419      	add	r1, r3
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009a      	lsls	r2, r3, #2
 8003eb8:	441a      	add	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ec4:	4b34      	ldr	r3, [pc, #208]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003ec6:	fba3 0302 	umull	r0, r3, r3, r2
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	2064      	movs	r0, #100	@ 0x64
 8003ece:	fb00 f303 	mul.w	r3, r0, r3
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	011b      	lsls	r3, r3, #4
 8003ed6:	3332      	adds	r3, #50	@ 0x32
 8003ed8:	4a2f      	ldr	r2, [pc, #188]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003eda:	fba2 2303 	umull	r2, r3, r2, r3
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	f003 020f 	and.w	r2, r3, #15
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	440a      	add	r2, r1
 8003eea:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003eec:	e04d      	b.n	8003f8a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003eee:	f7ff f873 	bl	8002fd8 <HAL_RCC_GetPCLK1Freq>
 8003ef2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	009a      	lsls	r2, r3, #2
 8003efe:	441a      	add	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0a:	4a23      	ldr	r2, [pc, #140]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f10:	095b      	lsrs	r3, r3, #5
 8003f12:	0119      	lsls	r1, r3, #4
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	4613      	mov	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	009a      	lsls	r2, r3, #2
 8003f1e:	441a      	add	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003f2c:	fba3 0302 	umull	r0, r3, r3, r2
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	2064      	movs	r0, #100	@ 0x64
 8003f34:	fb00 f303 	mul.w	r3, r0, r3
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	3332      	adds	r3, #50	@ 0x32
 8003f3e:	4a16      	ldr	r2, [pc, #88]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	095b      	lsrs	r3, r3, #5
 8003f46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f4a:	4419      	add	r1, r3
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	4413      	add	r3, r2
 8003f54:	009a      	lsls	r2, r3, #2
 8003f56:	441a      	add	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f62:	4b0d      	ldr	r3, [pc, #52]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003f64:	fba3 0302 	umull	r0, r3, r3, r2
 8003f68:	095b      	lsrs	r3, r3, #5
 8003f6a:	2064      	movs	r0, #100	@ 0x64
 8003f6c:	fb00 f303 	mul.w	r3, r0, r3
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	3332      	adds	r3, #50	@ 0x32
 8003f76:	4a08      	ldr	r2, [pc, #32]	@ (8003f98 <UART_SetConfig+0x1b0>)
 8003f78:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7c:	095b      	lsrs	r3, r3, #5
 8003f7e:	f003 020f 	and.w	r2, r3, #15
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	440a      	add	r2, r1
 8003f88:	609a      	str	r2, [r3, #8]
}
 8003f8a:	bf00      	nop
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40013800 	.word	0x40013800
 8003f98:	51eb851f 	.word	0x51eb851f

08003f9c <siprintf>:
 8003f9c:	b40e      	push	{r1, r2, r3}
 8003f9e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fa2:	b510      	push	{r4, lr}
 8003fa4:	2400      	movs	r4, #0
 8003fa6:	b09d      	sub	sp, #116	@ 0x74
 8003fa8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003faa:	9002      	str	r0, [sp, #8]
 8003fac:	9006      	str	r0, [sp, #24]
 8003fae:	9107      	str	r1, [sp, #28]
 8003fb0:	9104      	str	r1, [sp, #16]
 8003fb2:	4809      	ldr	r0, [pc, #36]	@ (8003fd8 <siprintf+0x3c>)
 8003fb4:	4909      	ldr	r1, [pc, #36]	@ (8003fdc <siprintf+0x40>)
 8003fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fba:	9105      	str	r1, [sp, #20]
 8003fbc:	6800      	ldr	r0, [r0, #0]
 8003fbe:	a902      	add	r1, sp, #8
 8003fc0:	9301      	str	r3, [sp, #4]
 8003fc2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003fc4:	f000 f992 	bl	80042ec <_svfiprintf_r>
 8003fc8:	9b02      	ldr	r3, [sp, #8]
 8003fca:	701c      	strb	r4, [r3, #0]
 8003fcc:	b01d      	add	sp, #116	@ 0x74
 8003fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fd2:	b003      	add	sp, #12
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	2000000c 	.word	0x2000000c
 8003fdc:	ffff0208 	.word	0xffff0208

08003fe0 <memset>:
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	4402      	add	r2, r0
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d100      	bne.n	8003fea <memset+0xa>
 8003fe8:	4770      	bx	lr
 8003fea:	f803 1b01 	strb.w	r1, [r3], #1
 8003fee:	e7f9      	b.n	8003fe4 <memset+0x4>

08003ff0 <__errno>:
 8003ff0:	4b01      	ldr	r3, [pc, #4]	@ (8003ff8 <__errno+0x8>)
 8003ff2:	6818      	ldr	r0, [r3, #0]
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	2000000c 	.word	0x2000000c

08003ffc <__libc_init_array>:
 8003ffc:	b570      	push	{r4, r5, r6, lr}
 8003ffe:	2600      	movs	r6, #0
 8004000:	4d0c      	ldr	r5, [pc, #48]	@ (8004034 <__libc_init_array+0x38>)
 8004002:	4c0d      	ldr	r4, [pc, #52]	@ (8004038 <__libc_init_array+0x3c>)
 8004004:	1b64      	subs	r4, r4, r5
 8004006:	10a4      	asrs	r4, r4, #2
 8004008:	42a6      	cmp	r6, r4
 800400a:	d109      	bne.n	8004020 <__libc_init_array+0x24>
 800400c:	f000 fc76 	bl	80048fc <_init>
 8004010:	2600      	movs	r6, #0
 8004012:	4d0a      	ldr	r5, [pc, #40]	@ (800403c <__libc_init_array+0x40>)
 8004014:	4c0a      	ldr	r4, [pc, #40]	@ (8004040 <__libc_init_array+0x44>)
 8004016:	1b64      	subs	r4, r4, r5
 8004018:	10a4      	asrs	r4, r4, #2
 800401a:	42a6      	cmp	r6, r4
 800401c:	d105      	bne.n	800402a <__libc_init_array+0x2e>
 800401e:	bd70      	pop	{r4, r5, r6, pc}
 8004020:	f855 3b04 	ldr.w	r3, [r5], #4
 8004024:	4798      	blx	r3
 8004026:	3601      	adds	r6, #1
 8004028:	e7ee      	b.n	8004008 <__libc_init_array+0xc>
 800402a:	f855 3b04 	ldr.w	r3, [r5], #4
 800402e:	4798      	blx	r3
 8004030:	3601      	adds	r6, #1
 8004032:	e7f2      	b.n	800401a <__libc_init_array+0x1e>
 8004034:	080049e4 	.word	0x080049e4
 8004038:	080049e4 	.word	0x080049e4
 800403c:	080049e4 	.word	0x080049e4
 8004040:	080049e8 	.word	0x080049e8

08004044 <__retarget_lock_acquire_recursive>:
 8004044:	4770      	bx	lr

08004046 <__retarget_lock_release_recursive>:
 8004046:	4770      	bx	lr

08004048 <_free_r>:
 8004048:	b538      	push	{r3, r4, r5, lr}
 800404a:	4605      	mov	r5, r0
 800404c:	2900      	cmp	r1, #0
 800404e:	d040      	beq.n	80040d2 <_free_r+0x8a>
 8004050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004054:	1f0c      	subs	r4, r1, #4
 8004056:	2b00      	cmp	r3, #0
 8004058:	bfb8      	it	lt
 800405a:	18e4      	addlt	r4, r4, r3
 800405c:	f000 f8de 	bl	800421c <__malloc_lock>
 8004060:	4a1c      	ldr	r2, [pc, #112]	@ (80040d4 <_free_r+0x8c>)
 8004062:	6813      	ldr	r3, [r2, #0]
 8004064:	b933      	cbnz	r3, 8004074 <_free_r+0x2c>
 8004066:	6063      	str	r3, [r4, #4]
 8004068:	6014      	str	r4, [r2, #0]
 800406a:	4628      	mov	r0, r5
 800406c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004070:	f000 b8da 	b.w	8004228 <__malloc_unlock>
 8004074:	42a3      	cmp	r3, r4
 8004076:	d908      	bls.n	800408a <_free_r+0x42>
 8004078:	6820      	ldr	r0, [r4, #0]
 800407a:	1821      	adds	r1, r4, r0
 800407c:	428b      	cmp	r3, r1
 800407e:	bf01      	itttt	eq
 8004080:	6819      	ldreq	r1, [r3, #0]
 8004082:	685b      	ldreq	r3, [r3, #4]
 8004084:	1809      	addeq	r1, r1, r0
 8004086:	6021      	streq	r1, [r4, #0]
 8004088:	e7ed      	b.n	8004066 <_free_r+0x1e>
 800408a:	461a      	mov	r2, r3
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	b10b      	cbz	r3, 8004094 <_free_r+0x4c>
 8004090:	42a3      	cmp	r3, r4
 8004092:	d9fa      	bls.n	800408a <_free_r+0x42>
 8004094:	6811      	ldr	r1, [r2, #0]
 8004096:	1850      	adds	r0, r2, r1
 8004098:	42a0      	cmp	r0, r4
 800409a:	d10b      	bne.n	80040b4 <_free_r+0x6c>
 800409c:	6820      	ldr	r0, [r4, #0]
 800409e:	4401      	add	r1, r0
 80040a0:	1850      	adds	r0, r2, r1
 80040a2:	4283      	cmp	r3, r0
 80040a4:	6011      	str	r1, [r2, #0]
 80040a6:	d1e0      	bne.n	800406a <_free_r+0x22>
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	4408      	add	r0, r1
 80040ae:	6010      	str	r0, [r2, #0]
 80040b0:	6053      	str	r3, [r2, #4]
 80040b2:	e7da      	b.n	800406a <_free_r+0x22>
 80040b4:	d902      	bls.n	80040bc <_free_r+0x74>
 80040b6:	230c      	movs	r3, #12
 80040b8:	602b      	str	r3, [r5, #0]
 80040ba:	e7d6      	b.n	800406a <_free_r+0x22>
 80040bc:	6820      	ldr	r0, [r4, #0]
 80040be:	1821      	adds	r1, r4, r0
 80040c0:	428b      	cmp	r3, r1
 80040c2:	bf01      	itttt	eq
 80040c4:	6819      	ldreq	r1, [r3, #0]
 80040c6:	685b      	ldreq	r3, [r3, #4]
 80040c8:	1809      	addeq	r1, r1, r0
 80040ca:	6021      	streq	r1, [r4, #0]
 80040cc:	6063      	str	r3, [r4, #4]
 80040ce:	6054      	str	r4, [r2, #4]
 80040d0:	e7cb      	b.n	800406a <_free_r+0x22>
 80040d2:	bd38      	pop	{r3, r4, r5, pc}
 80040d4:	20000308 	.word	0x20000308

080040d8 <sbrk_aligned>:
 80040d8:	b570      	push	{r4, r5, r6, lr}
 80040da:	4e0f      	ldr	r6, [pc, #60]	@ (8004118 <sbrk_aligned+0x40>)
 80040dc:	460c      	mov	r4, r1
 80040de:	6831      	ldr	r1, [r6, #0]
 80040e0:	4605      	mov	r5, r0
 80040e2:	b911      	cbnz	r1, 80040ea <sbrk_aligned+0x12>
 80040e4:	f000 fba8 	bl	8004838 <_sbrk_r>
 80040e8:	6030      	str	r0, [r6, #0]
 80040ea:	4621      	mov	r1, r4
 80040ec:	4628      	mov	r0, r5
 80040ee:	f000 fba3 	bl	8004838 <_sbrk_r>
 80040f2:	1c43      	adds	r3, r0, #1
 80040f4:	d103      	bne.n	80040fe <sbrk_aligned+0x26>
 80040f6:	f04f 34ff 	mov.w	r4, #4294967295
 80040fa:	4620      	mov	r0, r4
 80040fc:	bd70      	pop	{r4, r5, r6, pc}
 80040fe:	1cc4      	adds	r4, r0, #3
 8004100:	f024 0403 	bic.w	r4, r4, #3
 8004104:	42a0      	cmp	r0, r4
 8004106:	d0f8      	beq.n	80040fa <sbrk_aligned+0x22>
 8004108:	1a21      	subs	r1, r4, r0
 800410a:	4628      	mov	r0, r5
 800410c:	f000 fb94 	bl	8004838 <_sbrk_r>
 8004110:	3001      	adds	r0, #1
 8004112:	d1f2      	bne.n	80040fa <sbrk_aligned+0x22>
 8004114:	e7ef      	b.n	80040f6 <sbrk_aligned+0x1e>
 8004116:	bf00      	nop
 8004118:	20000304 	.word	0x20000304

0800411c <_malloc_r>:
 800411c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004120:	1ccd      	adds	r5, r1, #3
 8004122:	f025 0503 	bic.w	r5, r5, #3
 8004126:	3508      	adds	r5, #8
 8004128:	2d0c      	cmp	r5, #12
 800412a:	bf38      	it	cc
 800412c:	250c      	movcc	r5, #12
 800412e:	2d00      	cmp	r5, #0
 8004130:	4606      	mov	r6, r0
 8004132:	db01      	blt.n	8004138 <_malloc_r+0x1c>
 8004134:	42a9      	cmp	r1, r5
 8004136:	d904      	bls.n	8004142 <_malloc_r+0x26>
 8004138:	230c      	movs	r3, #12
 800413a:	6033      	str	r3, [r6, #0]
 800413c:	2000      	movs	r0, #0
 800413e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004142:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004218 <_malloc_r+0xfc>
 8004146:	f000 f869 	bl	800421c <__malloc_lock>
 800414a:	f8d8 3000 	ldr.w	r3, [r8]
 800414e:	461c      	mov	r4, r3
 8004150:	bb44      	cbnz	r4, 80041a4 <_malloc_r+0x88>
 8004152:	4629      	mov	r1, r5
 8004154:	4630      	mov	r0, r6
 8004156:	f7ff ffbf 	bl	80040d8 <sbrk_aligned>
 800415a:	1c43      	adds	r3, r0, #1
 800415c:	4604      	mov	r4, r0
 800415e:	d158      	bne.n	8004212 <_malloc_r+0xf6>
 8004160:	f8d8 4000 	ldr.w	r4, [r8]
 8004164:	4627      	mov	r7, r4
 8004166:	2f00      	cmp	r7, #0
 8004168:	d143      	bne.n	80041f2 <_malloc_r+0xd6>
 800416a:	2c00      	cmp	r4, #0
 800416c:	d04b      	beq.n	8004206 <_malloc_r+0xea>
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	4639      	mov	r1, r7
 8004172:	4630      	mov	r0, r6
 8004174:	eb04 0903 	add.w	r9, r4, r3
 8004178:	f000 fb5e 	bl	8004838 <_sbrk_r>
 800417c:	4581      	cmp	r9, r0
 800417e:	d142      	bne.n	8004206 <_malloc_r+0xea>
 8004180:	6821      	ldr	r1, [r4, #0]
 8004182:	4630      	mov	r0, r6
 8004184:	1a6d      	subs	r5, r5, r1
 8004186:	4629      	mov	r1, r5
 8004188:	f7ff ffa6 	bl	80040d8 <sbrk_aligned>
 800418c:	3001      	adds	r0, #1
 800418e:	d03a      	beq.n	8004206 <_malloc_r+0xea>
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	442b      	add	r3, r5
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	f8d8 3000 	ldr.w	r3, [r8]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	bb62      	cbnz	r2, 80041f8 <_malloc_r+0xdc>
 800419e:	f8c8 7000 	str.w	r7, [r8]
 80041a2:	e00f      	b.n	80041c4 <_malloc_r+0xa8>
 80041a4:	6822      	ldr	r2, [r4, #0]
 80041a6:	1b52      	subs	r2, r2, r5
 80041a8:	d420      	bmi.n	80041ec <_malloc_r+0xd0>
 80041aa:	2a0b      	cmp	r2, #11
 80041ac:	d917      	bls.n	80041de <_malloc_r+0xc2>
 80041ae:	1961      	adds	r1, r4, r5
 80041b0:	42a3      	cmp	r3, r4
 80041b2:	6025      	str	r5, [r4, #0]
 80041b4:	bf18      	it	ne
 80041b6:	6059      	strne	r1, [r3, #4]
 80041b8:	6863      	ldr	r3, [r4, #4]
 80041ba:	bf08      	it	eq
 80041bc:	f8c8 1000 	streq.w	r1, [r8]
 80041c0:	5162      	str	r2, [r4, r5]
 80041c2:	604b      	str	r3, [r1, #4]
 80041c4:	4630      	mov	r0, r6
 80041c6:	f000 f82f 	bl	8004228 <__malloc_unlock>
 80041ca:	f104 000b 	add.w	r0, r4, #11
 80041ce:	1d23      	adds	r3, r4, #4
 80041d0:	f020 0007 	bic.w	r0, r0, #7
 80041d4:	1ac2      	subs	r2, r0, r3
 80041d6:	bf1c      	itt	ne
 80041d8:	1a1b      	subne	r3, r3, r0
 80041da:	50a3      	strne	r3, [r4, r2]
 80041dc:	e7af      	b.n	800413e <_malloc_r+0x22>
 80041de:	6862      	ldr	r2, [r4, #4]
 80041e0:	42a3      	cmp	r3, r4
 80041e2:	bf0c      	ite	eq
 80041e4:	f8c8 2000 	streq.w	r2, [r8]
 80041e8:	605a      	strne	r2, [r3, #4]
 80041ea:	e7eb      	b.n	80041c4 <_malloc_r+0xa8>
 80041ec:	4623      	mov	r3, r4
 80041ee:	6864      	ldr	r4, [r4, #4]
 80041f0:	e7ae      	b.n	8004150 <_malloc_r+0x34>
 80041f2:	463c      	mov	r4, r7
 80041f4:	687f      	ldr	r7, [r7, #4]
 80041f6:	e7b6      	b.n	8004166 <_malloc_r+0x4a>
 80041f8:	461a      	mov	r2, r3
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	42a3      	cmp	r3, r4
 80041fe:	d1fb      	bne.n	80041f8 <_malloc_r+0xdc>
 8004200:	2300      	movs	r3, #0
 8004202:	6053      	str	r3, [r2, #4]
 8004204:	e7de      	b.n	80041c4 <_malloc_r+0xa8>
 8004206:	230c      	movs	r3, #12
 8004208:	4630      	mov	r0, r6
 800420a:	6033      	str	r3, [r6, #0]
 800420c:	f000 f80c 	bl	8004228 <__malloc_unlock>
 8004210:	e794      	b.n	800413c <_malloc_r+0x20>
 8004212:	6005      	str	r5, [r0, #0]
 8004214:	e7d6      	b.n	80041c4 <_malloc_r+0xa8>
 8004216:	bf00      	nop
 8004218:	20000308 	.word	0x20000308

0800421c <__malloc_lock>:
 800421c:	4801      	ldr	r0, [pc, #4]	@ (8004224 <__malloc_lock+0x8>)
 800421e:	f7ff bf11 	b.w	8004044 <__retarget_lock_acquire_recursive>
 8004222:	bf00      	nop
 8004224:	20000300 	.word	0x20000300

08004228 <__malloc_unlock>:
 8004228:	4801      	ldr	r0, [pc, #4]	@ (8004230 <__malloc_unlock+0x8>)
 800422a:	f7ff bf0c 	b.w	8004046 <__retarget_lock_release_recursive>
 800422e:	bf00      	nop
 8004230:	20000300 	.word	0x20000300

08004234 <__ssputs_r>:
 8004234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004238:	461f      	mov	r7, r3
 800423a:	688e      	ldr	r6, [r1, #8]
 800423c:	4682      	mov	sl, r0
 800423e:	42be      	cmp	r6, r7
 8004240:	460c      	mov	r4, r1
 8004242:	4690      	mov	r8, r2
 8004244:	680b      	ldr	r3, [r1, #0]
 8004246:	d82d      	bhi.n	80042a4 <__ssputs_r+0x70>
 8004248:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800424c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004250:	d026      	beq.n	80042a0 <__ssputs_r+0x6c>
 8004252:	6965      	ldr	r5, [r4, #20]
 8004254:	6909      	ldr	r1, [r1, #16]
 8004256:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800425a:	eba3 0901 	sub.w	r9, r3, r1
 800425e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004262:	1c7b      	adds	r3, r7, #1
 8004264:	444b      	add	r3, r9
 8004266:	106d      	asrs	r5, r5, #1
 8004268:	429d      	cmp	r5, r3
 800426a:	bf38      	it	cc
 800426c:	461d      	movcc	r5, r3
 800426e:	0553      	lsls	r3, r2, #21
 8004270:	d527      	bpl.n	80042c2 <__ssputs_r+0x8e>
 8004272:	4629      	mov	r1, r5
 8004274:	f7ff ff52 	bl	800411c <_malloc_r>
 8004278:	4606      	mov	r6, r0
 800427a:	b360      	cbz	r0, 80042d6 <__ssputs_r+0xa2>
 800427c:	464a      	mov	r2, r9
 800427e:	6921      	ldr	r1, [r4, #16]
 8004280:	f000 faf8 	bl	8004874 <memcpy>
 8004284:	89a3      	ldrh	r3, [r4, #12]
 8004286:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800428a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800428e:	81a3      	strh	r3, [r4, #12]
 8004290:	6126      	str	r6, [r4, #16]
 8004292:	444e      	add	r6, r9
 8004294:	6026      	str	r6, [r4, #0]
 8004296:	463e      	mov	r6, r7
 8004298:	6165      	str	r5, [r4, #20]
 800429a:	eba5 0509 	sub.w	r5, r5, r9
 800429e:	60a5      	str	r5, [r4, #8]
 80042a0:	42be      	cmp	r6, r7
 80042a2:	d900      	bls.n	80042a6 <__ssputs_r+0x72>
 80042a4:	463e      	mov	r6, r7
 80042a6:	4632      	mov	r2, r6
 80042a8:	4641      	mov	r1, r8
 80042aa:	6820      	ldr	r0, [r4, #0]
 80042ac:	f000 faaa 	bl	8004804 <memmove>
 80042b0:	2000      	movs	r0, #0
 80042b2:	68a3      	ldr	r3, [r4, #8]
 80042b4:	1b9b      	subs	r3, r3, r6
 80042b6:	60a3      	str	r3, [r4, #8]
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	4433      	add	r3, r6
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042c2:	462a      	mov	r2, r5
 80042c4:	f000 fae4 	bl	8004890 <_realloc_r>
 80042c8:	4606      	mov	r6, r0
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d1e0      	bne.n	8004290 <__ssputs_r+0x5c>
 80042ce:	4650      	mov	r0, sl
 80042d0:	6921      	ldr	r1, [r4, #16]
 80042d2:	f7ff feb9 	bl	8004048 <_free_r>
 80042d6:	230c      	movs	r3, #12
 80042d8:	f8ca 3000 	str.w	r3, [sl]
 80042dc:	89a3      	ldrh	r3, [r4, #12]
 80042de:	f04f 30ff 	mov.w	r0, #4294967295
 80042e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042e6:	81a3      	strh	r3, [r4, #12]
 80042e8:	e7e9      	b.n	80042be <__ssputs_r+0x8a>
	...

080042ec <_svfiprintf_r>:
 80042ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f0:	4698      	mov	r8, r3
 80042f2:	898b      	ldrh	r3, [r1, #12]
 80042f4:	4607      	mov	r7, r0
 80042f6:	061b      	lsls	r3, r3, #24
 80042f8:	460d      	mov	r5, r1
 80042fa:	4614      	mov	r4, r2
 80042fc:	b09d      	sub	sp, #116	@ 0x74
 80042fe:	d510      	bpl.n	8004322 <_svfiprintf_r+0x36>
 8004300:	690b      	ldr	r3, [r1, #16]
 8004302:	b973      	cbnz	r3, 8004322 <_svfiprintf_r+0x36>
 8004304:	2140      	movs	r1, #64	@ 0x40
 8004306:	f7ff ff09 	bl	800411c <_malloc_r>
 800430a:	6028      	str	r0, [r5, #0]
 800430c:	6128      	str	r0, [r5, #16]
 800430e:	b930      	cbnz	r0, 800431e <_svfiprintf_r+0x32>
 8004310:	230c      	movs	r3, #12
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	f04f 30ff 	mov.w	r0, #4294967295
 8004318:	b01d      	add	sp, #116	@ 0x74
 800431a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431e:	2340      	movs	r3, #64	@ 0x40
 8004320:	616b      	str	r3, [r5, #20]
 8004322:	2300      	movs	r3, #0
 8004324:	9309      	str	r3, [sp, #36]	@ 0x24
 8004326:	2320      	movs	r3, #32
 8004328:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800432c:	2330      	movs	r3, #48	@ 0x30
 800432e:	f04f 0901 	mov.w	r9, #1
 8004332:	f8cd 800c 	str.w	r8, [sp, #12]
 8004336:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80044d0 <_svfiprintf_r+0x1e4>
 800433a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800433e:	4623      	mov	r3, r4
 8004340:	469a      	mov	sl, r3
 8004342:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004346:	b10a      	cbz	r2, 800434c <_svfiprintf_r+0x60>
 8004348:	2a25      	cmp	r2, #37	@ 0x25
 800434a:	d1f9      	bne.n	8004340 <_svfiprintf_r+0x54>
 800434c:	ebba 0b04 	subs.w	fp, sl, r4
 8004350:	d00b      	beq.n	800436a <_svfiprintf_r+0x7e>
 8004352:	465b      	mov	r3, fp
 8004354:	4622      	mov	r2, r4
 8004356:	4629      	mov	r1, r5
 8004358:	4638      	mov	r0, r7
 800435a:	f7ff ff6b 	bl	8004234 <__ssputs_r>
 800435e:	3001      	adds	r0, #1
 8004360:	f000 80a7 	beq.w	80044b2 <_svfiprintf_r+0x1c6>
 8004364:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004366:	445a      	add	r2, fp
 8004368:	9209      	str	r2, [sp, #36]	@ 0x24
 800436a:	f89a 3000 	ldrb.w	r3, [sl]
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 809f 	beq.w	80044b2 <_svfiprintf_r+0x1c6>
 8004374:	2300      	movs	r3, #0
 8004376:	f04f 32ff 	mov.w	r2, #4294967295
 800437a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800437e:	f10a 0a01 	add.w	sl, sl, #1
 8004382:	9304      	str	r3, [sp, #16]
 8004384:	9307      	str	r3, [sp, #28]
 8004386:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800438a:	931a      	str	r3, [sp, #104]	@ 0x68
 800438c:	4654      	mov	r4, sl
 800438e:	2205      	movs	r2, #5
 8004390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004394:	484e      	ldr	r0, [pc, #312]	@ (80044d0 <_svfiprintf_r+0x1e4>)
 8004396:	f000 fa5f 	bl	8004858 <memchr>
 800439a:	9a04      	ldr	r2, [sp, #16]
 800439c:	b9d8      	cbnz	r0, 80043d6 <_svfiprintf_r+0xea>
 800439e:	06d0      	lsls	r0, r2, #27
 80043a0:	bf44      	itt	mi
 80043a2:	2320      	movmi	r3, #32
 80043a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043a8:	0711      	lsls	r1, r2, #28
 80043aa:	bf44      	itt	mi
 80043ac:	232b      	movmi	r3, #43	@ 0x2b
 80043ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043b2:	f89a 3000 	ldrb.w	r3, [sl]
 80043b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80043b8:	d015      	beq.n	80043e6 <_svfiprintf_r+0xfa>
 80043ba:	4654      	mov	r4, sl
 80043bc:	2000      	movs	r0, #0
 80043be:	f04f 0c0a 	mov.w	ip, #10
 80043c2:	9a07      	ldr	r2, [sp, #28]
 80043c4:	4621      	mov	r1, r4
 80043c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043ca:	3b30      	subs	r3, #48	@ 0x30
 80043cc:	2b09      	cmp	r3, #9
 80043ce:	d94b      	bls.n	8004468 <_svfiprintf_r+0x17c>
 80043d0:	b1b0      	cbz	r0, 8004400 <_svfiprintf_r+0x114>
 80043d2:	9207      	str	r2, [sp, #28]
 80043d4:	e014      	b.n	8004400 <_svfiprintf_r+0x114>
 80043d6:	eba0 0308 	sub.w	r3, r0, r8
 80043da:	fa09 f303 	lsl.w	r3, r9, r3
 80043de:	4313      	orrs	r3, r2
 80043e0:	46a2      	mov	sl, r4
 80043e2:	9304      	str	r3, [sp, #16]
 80043e4:	e7d2      	b.n	800438c <_svfiprintf_r+0xa0>
 80043e6:	9b03      	ldr	r3, [sp, #12]
 80043e8:	1d19      	adds	r1, r3, #4
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	9103      	str	r1, [sp, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	bfbb      	ittet	lt
 80043f2:	425b      	neglt	r3, r3
 80043f4:	f042 0202 	orrlt.w	r2, r2, #2
 80043f8:	9307      	strge	r3, [sp, #28]
 80043fa:	9307      	strlt	r3, [sp, #28]
 80043fc:	bfb8      	it	lt
 80043fe:	9204      	strlt	r2, [sp, #16]
 8004400:	7823      	ldrb	r3, [r4, #0]
 8004402:	2b2e      	cmp	r3, #46	@ 0x2e
 8004404:	d10a      	bne.n	800441c <_svfiprintf_r+0x130>
 8004406:	7863      	ldrb	r3, [r4, #1]
 8004408:	2b2a      	cmp	r3, #42	@ 0x2a
 800440a:	d132      	bne.n	8004472 <_svfiprintf_r+0x186>
 800440c:	9b03      	ldr	r3, [sp, #12]
 800440e:	3402      	adds	r4, #2
 8004410:	1d1a      	adds	r2, r3, #4
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	9203      	str	r2, [sp, #12]
 8004416:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800441a:	9305      	str	r3, [sp, #20]
 800441c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80044d4 <_svfiprintf_r+0x1e8>
 8004420:	2203      	movs	r2, #3
 8004422:	4650      	mov	r0, sl
 8004424:	7821      	ldrb	r1, [r4, #0]
 8004426:	f000 fa17 	bl	8004858 <memchr>
 800442a:	b138      	cbz	r0, 800443c <_svfiprintf_r+0x150>
 800442c:	2240      	movs	r2, #64	@ 0x40
 800442e:	9b04      	ldr	r3, [sp, #16]
 8004430:	eba0 000a 	sub.w	r0, r0, sl
 8004434:	4082      	lsls	r2, r0
 8004436:	4313      	orrs	r3, r2
 8004438:	3401      	adds	r4, #1
 800443a:	9304      	str	r3, [sp, #16]
 800443c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004440:	2206      	movs	r2, #6
 8004442:	4825      	ldr	r0, [pc, #148]	@ (80044d8 <_svfiprintf_r+0x1ec>)
 8004444:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004448:	f000 fa06 	bl	8004858 <memchr>
 800444c:	2800      	cmp	r0, #0
 800444e:	d036      	beq.n	80044be <_svfiprintf_r+0x1d2>
 8004450:	4b22      	ldr	r3, [pc, #136]	@ (80044dc <_svfiprintf_r+0x1f0>)
 8004452:	bb1b      	cbnz	r3, 800449c <_svfiprintf_r+0x1b0>
 8004454:	9b03      	ldr	r3, [sp, #12]
 8004456:	3307      	adds	r3, #7
 8004458:	f023 0307 	bic.w	r3, r3, #7
 800445c:	3308      	adds	r3, #8
 800445e:	9303      	str	r3, [sp, #12]
 8004460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004462:	4433      	add	r3, r6
 8004464:	9309      	str	r3, [sp, #36]	@ 0x24
 8004466:	e76a      	b.n	800433e <_svfiprintf_r+0x52>
 8004468:	460c      	mov	r4, r1
 800446a:	2001      	movs	r0, #1
 800446c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004470:	e7a8      	b.n	80043c4 <_svfiprintf_r+0xd8>
 8004472:	2300      	movs	r3, #0
 8004474:	f04f 0c0a 	mov.w	ip, #10
 8004478:	4619      	mov	r1, r3
 800447a:	3401      	adds	r4, #1
 800447c:	9305      	str	r3, [sp, #20]
 800447e:	4620      	mov	r0, r4
 8004480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004484:	3a30      	subs	r2, #48	@ 0x30
 8004486:	2a09      	cmp	r2, #9
 8004488:	d903      	bls.n	8004492 <_svfiprintf_r+0x1a6>
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0c6      	beq.n	800441c <_svfiprintf_r+0x130>
 800448e:	9105      	str	r1, [sp, #20]
 8004490:	e7c4      	b.n	800441c <_svfiprintf_r+0x130>
 8004492:	4604      	mov	r4, r0
 8004494:	2301      	movs	r3, #1
 8004496:	fb0c 2101 	mla	r1, ip, r1, r2
 800449a:	e7f0      	b.n	800447e <_svfiprintf_r+0x192>
 800449c:	ab03      	add	r3, sp, #12
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	462a      	mov	r2, r5
 80044a2:	4638      	mov	r0, r7
 80044a4:	4b0e      	ldr	r3, [pc, #56]	@ (80044e0 <_svfiprintf_r+0x1f4>)
 80044a6:	a904      	add	r1, sp, #16
 80044a8:	f3af 8000 	nop.w
 80044ac:	1c42      	adds	r2, r0, #1
 80044ae:	4606      	mov	r6, r0
 80044b0:	d1d6      	bne.n	8004460 <_svfiprintf_r+0x174>
 80044b2:	89ab      	ldrh	r3, [r5, #12]
 80044b4:	065b      	lsls	r3, r3, #25
 80044b6:	f53f af2d 	bmi.w	8004314 <_svfiprintf_r+0x28>
 80044ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044bc:	e72c      	b.n	8004318 <_svfiprintf_r+0x2c>
 80044be:	ab03      	add	r3, sp, #12
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	462a      	mov	r2, r5
 80044c4:	4638      	mov	r0, r7
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <_svfiprintf_r+0x1f4>)
 80044c8:	a904      	add	r1, sp, #16
 80044ca:	f000 f87d 	bl	80045c8 <_printf_i>
 80044ce:	e7ed      	b.n	80044ac <_svfiprintf_r+0x1c0>
 80044d0:	080049a8 	.word	0x080049a8
 80044d4:	080049ae 	.word	0x080049ae
 80044d8:	080049b2 	.word	0x080049b2
 80044dc:	00000000 	.word	0x00000000
 80044e0:	08004235 	.word	0x08004235

080044e4 <_printf_common>:
 80044e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e8:	4616      	mov	r6, r2
 80044ea:	4698      	mov	r8, r3
 80044ec:	688a      	ldr	r2, [r1, #8]
 80044ee:	690b      	ldr	r3, [r1, #16]
 80044f0:	4607      	mov	r7, r0
 80044f2:	4293      	cmp	r3, r2
 80044f4:	bfb8      	it	lt
 80044f6:	4613      	movlt	r3, r2
 80044f8:	6033      	str	r3, [r6, #0]
 80044fa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80044fe:	460c      	mov	r4, r1
 8004500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004504:	b10a      	cbz	r2, 800450a <_printf_common+0x26>
 8004506:	3301      	adds	r3, #1
 8004508:	6033      	str	r3, [r6, #0]
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	0699      	lsls	r1, r3, #26
 800450e:	bf42      	ittt	mi
 8004510:	6833      	ldrmi	r3, [r6, #0]
 8004512:	3302      	addmi	r3, #2
 8004514:	6033      	strmi	r3, [r6, #0]
 8004516:	6825      	ldr	r5, [r4, #0]
 8004518:	f015 0506 	ands.w	r5, r5, #6
 800451c:	d106      	bne.n	800452c <_printf_common+0x48>
 800451e:	f104 0a19 	add.w	sl, r4, #25
 8004522:	68e3      	ldr	r3, [r4, #12]
 8004524:	6832      	ldr	r2, [r6, #0]
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	42ab      	cmp	r3, r5
 800452a:	dc2b      	bgt.n	8004584 <_printf_common+0xa0>
 800452c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004530:	6822      	ldr	r2, [r4, #0]
 8004532:	3b00      	subs	r3, #0
 8004534:	bf18      	it	ne
 8004536:	2301      	movne	r3, #1
 8004538:	0692      	lsls	r2, r2, #26
 800453a:	d430      	bmi.n	800459e <_printf_common+0xba>
 800453c:	4641      	mov	r1, r8
 800453e:	4638      	mov	r0, r7
 8004540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004544:	47c8      	blx	r9
 8004546:	3001      	adds	r0, #1
 8004548:	d023      	beq.n	8004592 <_printf_common+0xae>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	6922      	ldr	r2, [r4, #16]
 800454e:	f003 0306 	and.w	r3, r3, #6
 8004552:	2b04      	cmp	r3, #4
 8004554:	bf14      	ite	ne
 8004556:	2500      	movne	r5, #0
 8004558:	6833      	ldreq	r3, [r6, #0]
 800455a:	f04f 0600 	mov.w	r6, #0
 800455e:	bf08      	it	eq
 8004560:	68e5      	ldreq	r5, [r4, #12]
 8004562:	f104 041a 	add.w	r4, r4, #26
 8004566:	bf08      	it	eq
 8004568:	1aed      	subeq	r5, r5, r3
 800456a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800456e:	bf08      	it	eq
 8004570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004574:	4293      	cmp	r3, r2
 8004576:	bfc4      	itt	gt
 8004578:	1a9b      	subgt	r3, r3, r2
 800457a:	18ed      	addgt	r5, r5, r3
 800457c:	42b5      	cmp	r5, r6
 800457e:	d11a      	bne.n	80045b6 <_printf_common+0xd2>
 8004580:	2000      	movs	r0, #0
 8004582:	e008      	b.n	8004596 <_printf_common+0xb2>
 8004584:	2301      	movs	r3, #1
 8004586:	4652      	mov	r2, sl
 8004588:	4641      	mov	r1, r8
 800458a:	4638      	mov	r0, r7
 800458c:	47c8      	blx	r9
 800458e:	3001      	adds	r0, #1
 8004590:	d103      	bne.n	800459a <_printf_common+0xb6>
 8004592:	f04f 30ff 	mov.w	r0, #4294967295
 8004596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800459a:	3501      	adds	r5, #1
 800459c:	e7c1      	b.n	8004522 <_printf_common+0x3e>
 800459e:	2030      	movs	r0, #48	@ 0x30
 80045a0:	18e1      	adds	r1, r4, r3
 80045a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045ac:	4422      	add	r2, r4
 80045ae:	3302      	adds	r3, #2
 80045b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045b4:	e7c2      	b.n	800453c <_printf_common+0x58>
 80045b6:	2301      	movs	r3, #1
 80045b8:	4622      	mov	r2, r4
 80045ba:	4641      	mov	r1, r8
 80045bc:	4638      	mov	r0, r7
 80045be:	47c8      	blx	r9
 80045c0:	3001      	adds	r0, #1
 80045c2:	d0e6      	beq.n	8004592 <_printf_common+0xae>
 80045c4:	3601      	adds	r6, #1
 80045c6:	e7d9      	b.n	800457c <_printf_common+0x98>

080045c8 <_printf_i>:
 80045c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045cc:	7e0f      	ldrb	r7, [r1, #24]
 80045ce:	4691      	mov	r9, r2
 80045d0:	2f78      	cmp	r7, #120	@ 0x78
 80045d2:	4680      	mov	r8, r0
 80045d4:	460c      	mov	r4, r1
 80045d6:	469a      	mov	sl, r3
 80045d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80045de:	d807      	bhi.n	80045f0 <_printf_i+0x28>
 80045e0:	2f62      	cmp	r7, #98	@ 0x62
 80045e2:	d80a      	bhi.n	80045fa <_printf_i+0x32>
 80045e4:	2f00      	cmp	r7, #0
 80045e6:	f000 80d1 	beq.w	800478c <_printf_i+0x1c4>
 80045ea:	2f58      	cmp	r7, #88	@ 0x58
 80045ec:	f000 80b8 	beq.w	8004760 <_printf_i+0x198>
 80045f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80045f8:	e03a      	b.n	8004670 <_printf_i+0xa8>
 80045fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80045fe:	2b15      	cmp	r3, #21
 8004600:	d8f6      	bhi.n	80045f0 <_printf_i+0x28>
 8004602:	a101      	add	r1, pc, #4	@ (adr r1, 8004608 <_printf_i+0x40>)
 8004604:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004608:	08004661 	.word	0x08004661
 800460c:	08004675 	.word	0x08004675
 8004610:	080045f1 	.word	0x080045f1
 8004614:	080045f1 	.word	0x080045f1
 8004618:	080045f1 	.word	0x080045f1
 800461c:	080045f1 	.word	0x080045f1
 8004620:	08004675 	.word	0x08004675
 8004624:	080045f1 	.word	0x080045f1
 8004628:	080045f1 	.word	0x080045f1
 800462c:	080045f1 	.word	0x080045f1
 8004630:	080045f1 	.word	0x080045f1
 8004634:	08004773 	.word	0x08004773
 8004638:	0800469f 	.word	0x0800469f
 800463c:	0800472d 	.word	0x0800472d
 8004640:	080045f1 	.word	0x080045f1
 8004644:	080045f1 	.word	0x080045f1
 8004648:	08004795 	.word	0x08004795
 800464c:	080045f1 	.word	0x080045f1
 8004650:	0800469f 	.word	0x0800469f
 8004654:	080045f1 	.word	0x080045f1
 8004658:	080045f1 	.word	0x080045f1
 800465c:	08004735 	.word	0x08004735
 8004660:	6833      	ldr	r3, [r6, #0]
 8004662:	1d1a      	adds	r2, r3, #4
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6032      	str	r2, [r6, #0]
 8004668:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800466c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004670:	2301      	movs	r3, #1
 8004672:	e09c      	b.n	80047ae <_printf_i+0x1e6>
 8004674:	6833      	ldr	r3, [r6, #0]
 8004676:	6820      	ldr	r0, [r4, #0]
 8004678:	1d19      	adds	r1, r3, #4
 800467a:	6031      	str	r1, [r6, #0]
 800467c:	0606      	lsls	r6, r0, #24
 800467e:	d501      	bpl.n	8004684 <_printf_i+0xbc>
 8004680:	681d      	ldr	r5, [r3, #0]
 8004682:	e003      	b.n	800468c <_printf_i+0xc4>
 8004684:	0645      	lsls	r5, r0, #25
 8004686:	d5fb      	bpl.n	8004680 <_printf_i+0xb8>
 8004688:	f9b3 5000 	ldrsh.w	r5, [r3]
 800468c:	2d00      	cmp	r5, #0
 800468e:	da03      	bge.n	8004698 <_printf_i+0xd0>
 8004690:	232d      	movs	r3, #45	@ 0x2d
 8004692:	426d      	negs	r5, r5
 8004694:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004698:	230a      	movs	r3, #10
 800469a:	4858      	ldr	r0, [pc, #352]	@ (80047fc <_printf_i+0x234>)
 800469c:	e011      	b.n	80046c2 <_printf_i+0xfa>
 800469e:	6821      	ldr	r1, [r4, #0]
 80046a0:	6833      	ldr	r3, [r6, #0]
 80046a2:	0608      	lsls	r0, r1, #24
 80046a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80046a8:	d402      	bmi.n	80046b0 <_printf_i+0xe8>
 80046aa:	0649      	lsls	r1, r1, #25
 80046ac:	bf48      	it	mi
 80046ae:	b2ad      	uxthmi	r5, r5
 80046b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80046b2:	6033      	str	r3, [r6, #0]
 80046b4:	bf14      	ite	ne
 80046b6:	230a      	movne	r3, #10
 80046b8:	2308      	moveq	r3, #8
 80046ba:	4850      	ldr	r0, [pc, #320]	@ (80047fc <_printf_i+0x234>)
 80046bc:	2100      	movs	r1, #0
 80046be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046c2:	6866      	ldr	r6, [r4, #4]
 80046c4:	2e00      	cmp	r6, #0
 80046c6:	60a6      	str	r6, [r4, #8]
 80046c8:	db05      	blt.n	80046d6 <_printf_i+0x10e>
 80046ca:	6821      	ldr	r1, [r4, #0]
 80046cc:	432e      	orrs	r6, r5
 80046ce:	f021 0104 	bic.w	r1, r1, #4
 80046d2:	6021      	str	r1, [r4, #0]
 80046d4:	d04b      	beq.n	800476e <_printf_i+0x1a6>
 80046d6:	4616      	mov	r6, r2
 80046d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80046dc:	fb03 5711 	mls	r7, r3, r1, r5
 80046e0:	5dc7      	ldrb	r7, [r0, r7]
 80046e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046e6:	462f      	mov	r7, r5
 80046e8:	42bb      	cmp	r3, r7
 80046ea:	460d      	mov	r5, r1
 80046ec:	d9f4      	bls.n	80046d8 <_printf_i+0x110>
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d10b      	bne.n	800470a <_printf_i+0x142>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	07df      	lsls	r7, r3, #31
 80046f6:	d508      	bpl.n	800470a <_printf_i+0x142>
 80046f8:	6923      	ldr	r3, [r4, #16]
 80046fa:	6861      	ldr	r1, [r4, #4]
 80046fc:	4299      	cmp	r1, r3
 80046fe:	bfde      	ittt	le
 8004700:	2330      	movle	r3, #48	@ 0x30
 8004702:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004706:	f106 36ff 	addle.w	r6, r6, #4294967295
 800470a:	1b92      	subs	r2, r2, r6
 800470c:	6122      	str	r2, [r4, #16]
 800470e:	464b      	mov	r3, r9
 8004710:	4621      	mov	r1, r4
 8004712:	4640      	mov	r0, r8
 8004714:	f8cd a000 	str.w	sl, [sp]
 8004718:	aa03      	add	r2, sp, #12
 800471a:	f7ff fee3 	bl	80044e4 <_printf_common>
 800471e:	3001      	adds	r0, #1
 8004720:	d14a      	bne.n	80047b8 <_printf_i+0x1f0>
 8004722:	f04f 30ff 	mov.w	r0, #4294967295
 8004726:	b004      	add	sp, #16
 8004728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	f043 0320 	orr.w	r3, r3, #32
 8004732:	6023      	str	r3, [r4, #0]
 8004734:	2778      	movs	r7, #120	@ 0x78
 8004736:	4832      	ldr	r0, [pc, #200]	@ (8004800 <_printf_i+0x238>)
 8004738:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800473c:	6823      	ldr	r3, [r4, #0]
 800473e:	6831      	ldr	r1, [r6, #0]
 8004740:	061f      	lsls	r7, r3, #24
 8004742:	f851 5b04 	ldr.w	r5, [r1], #4
 8004746:	d402      	bmi.n	800474e <_printf_i+0x186>
 8004748:	065f      	lsls	r7, r3, #25
 800474a:	bf48      	it	mi
 800474c:	b2ad      	uxthmi	r5, r5
 800474e:	6031      	str	r1, [r6, #0]
 8004750:	07d9      	lsls	r1, r3, #31
 8004752:	bf44      	itt	mi
 8004754:	f043 0320 	orrmi.w	r3, r3, #32
 8004758:	6023      	strmi	r3, [r4, #0]
 800475a:	b11d      	cbz	r5, 8004764 <_printf_i+0x19c>
 800475c:	2310      	movs	r3, #16
 800475e:	e7ad      	b.n	80046bc <_printf_i+0xf4>
 8004760:	4826      	ldr	r0, [pc, #152]	@ (80047fc <_printf_i+0x234>)
 8004762:	e7e9      	b.n	8004738 <_printf_i+0x170>
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	f023 0320 	bic.w	r3, r3, #32
 800476a:	6023      	str	r3, [r4, #0]
 800476c:	e7f6      	b.n	800475c <_printf_i+0x194>
 800476e:	4616      	mov	r6, r2
 8004770:	e7bd      	b.n	80046ee <_printf_i+0x126>
 8004772:	6833      	ldr	r3, [r6, #0]
 8004774:	6825      	ldr	r5, [r4, #0]
 8004776:	1d18      	adds	r0, r3, #4
 8004778:	6961      	ldr	r1, [r4, #20]
 800477a:	6030      	str	r0, [r6, #0]
 800477c:	062e      	lsls	r6, r5, #24
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	d501      	bpl.n	8004786 <_printf_i+0x1be>
 8004782:	6019      	str	r1, [r3, #0]
 8004784:	e002      	b.n	800478c <_printf_i+0x1c4>
 8004786:	0668      	lsls	r0, r5, #25
 8004788:	d5fb      	bpl.n	8004782 <_printf_i+0x1ba>
 800478a:	8019      	strh	r1, [r3, #0]
 800478c:	2300      	movs	r3, #0
 800478e:	4616      	mov	r6, r2
 8004790:	6123      	str	r3, [r4, #16]
 8004792:	e7bc      	b.n	800470e <_printf_i+0x146>
 8004794:	6833      	ldr	r3, [r6, #0]
 8004796:	2100      	movs	r1, #0
 8004798:	1d1a      	adds	r2, r3, #4
 800479a:	6032      	str	r2, [r6, #0]
 800479c:	681e      	ldr	r6, [r3, #0]
 800479e:	6862      	ldr	r2, [r4, #4]
 80047a0:	4630      	mov	r0, r6
 80047a2:	f000 f859 	bl	8004858 <memchr>
 80047a6:	b108      	cbz	r0, 80047ac <_printf_i+0x1e4>
 80047a8:	1b80      	subs	r0, r0, r6
 80047aa:	6060      	str	r0, [r4, #4]
 80047ac:	6863      	ldr	r3, [r4, #4]
 80047ae:	6123      	str	r3, [r4, #16]
 80047b0:	2300      	movs	r3, #0
 80047b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047b6:	e7aa      	b.n	800470e <_printf_i+0x146>
 80047b8:	4632      	mov	r2, r6
 80047ba:	4649      	mov	r1, r9
 80047bc:	4640      	mov	r0, r8
 80047be:	6923      	ldr	r3, [r4, #16]
 80047c0:	47d0      	blx	sl
 80047c2:	3001      	adds	r0, #1
 80047c4:	d0ad      	beq.n	8004722 <_printf_i+0x15a>
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	079b      	lsls	r3, r3, #30
 80047ca:	d413      	bmi.n	80047f4 <_printf_i+0x22c>
 80047cc:	68e0      	ldr	r0, [r4, #12]
 80047ce:	9b03      	ldr	r3, [sp, #12]
 80047d0:	4298      	cmp	r0, r3
 80047d2:	bfb8      	it	lt
 80047d4:	4618      	movlt	r0, r3
 80047d6:	e7a6      	b.n	8004726 <_printf_i+0x15e>
 80047d8:	2301      	movs	r3, #1
 80047da:	4632      	mov	r2, r6
 80047dc:	4649      	mov	r1, r9
 80047de:	4640      	mov	r0, r8
 80047e0:	47d0      	blx	sl
 80047e2:	3001      	adds	r0, #1
 80047e4:	d09d      	beq.n	8004722 <_printf_i+0x15a>
 80047e6:	3501      	adds	r5, #1
 80047e8:	68e3      	ldr	r3, [r4, #12]
 80047ea:	9903      	ldr	r1, [sp, #12]
 80047ec:	1a5b      	subs	r3, r3, r1
 80047ee:	42ab      	cmp	r3, r5
 80047f0:	dcf2      	bgt.n	80047d8 <_printf_i+0x210>
 80047f2:	e7eb      	b.n	80047cc <_printf_i+0x204>
 80047f4:	2500      	movs	r5, #0
 80047f6:	f104 0619 	add.w	r6, r4, #25
 80047fa:	e7f5      	b.n	80047e8 <_printf_i+0x220>
 80047fc:	080049b9 	.word	0x080049b9
 8004800:	080049ca 	.word	0x080049ca

08004804 <memmove>:
 8004804:	4288      	cmp	r0, r1
 8004806:	b510      	push	{r4, lr}
 8004808:	eb01 0402 	add.w	r4, r1, r2
 800480c:	d902      	bls.n	8004814 <memmove+0x10>
 800480e:	4284      	cmp	r4, r0
 8004810:	4623      	mov	r3, r4
 8004812:	d807      	bhi.n	8004824 <memmove+0x20>
 8004814:	1e43      	subs	r3, r0, #1
 8004816:	42a1      	cmp	r1, r4
 8004818:	d008      	beq.n	800482c <memmove+0x28>
 800481a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800481e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004822:	e7f8      	b.n	8004816 <memmove+0x12>
 8004824:	4601      	mov	r1, r0
 8004826:	4402      	add	r2, r0
 8004828:	428a      	cmp	r2, r1
 800482a:	d100      	bne.n	800482e <memmove+0x2a>
 800482c:	bd10      	pop	{r4, pc}
 800482e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004836:	e7f7      	b.n	8004828 <memmove+0x24>

08004838 <_sbrk_r>:
 8004838:	b538      	push	{r3, r4, r5, lr}
 800483a:	2300      	movs	r3, #0
 800483c:	4d05      	ldr	r5, [pc, #20]	@ (8004854 <_sbrk_r+0x1c>)
 800483e:	4604      	mov	r4, r0
 8004840:	4608      	mov	r0, r1
 8004842:	602b      	str	r3, [r5, #0]
 8004844:	f7fc fd9e 	bl	8001384 <_sbrk>
 8004848:	1c43      	adds	r3, r0, #1
 800484a:	d102      	bne.n	8004852 <_sbrk_r+0x1a>
 800484c:	682b      	ldr	r3, [r5, #0]
 800484e:	b103      	cbz	r3, 8004852 <_sbrk_r+0x1a>
 8004850:	6023      	str	r3, [r4, #0]
 8004852:	bd38      	pop	{r3, r4, r5, pc}
 8004854:	200002fc 	.word	0x200002fc

08004858 <memchr>:
 8004858:	4603      	mov	r3, r0
 800485a:	b510      	push	{r4, lr}
 800485c:	b2c9      	uxtb	r1, r1
 800485e:	4402      	add	r2, r0
 8004860:	4293      	cmp	r3, r2
 8004862:	4618      	mov	r0, r3
 8004864:	d101      	bne.n	800486a <memchr+0x12>
 8004866:	2000      	movs	r0, #0
 8004868:	e003      	b.n	8004872 <memchr+0x1a>
 800486a:	7804      	ldrb	r4, [r0, #0]
 800486c:	3301      	adds	r3, #1
 800486e:	428c      	cmp	r4, r1
 8004870:	d1f6      	bne.n	8004860 <memchr+0x8>
 8004872:	bd10      	pop	{r4, pc}

08004874 <memcpy>:
 8004874:	440a      	add	r2, r1
 8004876:	4291      	cmp	r1, r2
 8004878:	f100 33ff 	add.w	r3, r0, #4294967295
 800487c:	d100      	bne.n	8004880 <memcpy+0xc>
 800487e:	4770      	bx	lr
 8004880:	b510      	push	{r4, lr}
 8004882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004886:	4291      	cmp	r1, r2
 8004888:	f803 4f01 	strb.w	r4, [r3, #1]!
 800488c:	d1f9      	bne.n	8004882 <memcpy+0xe>
 800488e:	bd10      	pop	{r4, pc}

08004890 <_realloc_r>:
 8004890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004894:	4607      	mov	r7, r0
 8004896:	4614      	mov	r4, r2
 8004898:	460d      	mov	r5, r1
 800489a:	b921      	cbnz	r1, 80048a6 <_realloc_r+0x16>
 800489c:	4611      	mov	r1, r2
 800489e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048a2:	f7ff bc3b 	b.w	800411c <_malloc_r>
 80048a6:	b92a      	cbnz	r2, 80048b4 <_realloc_r+0x24>
 80048a8:	f7ff fbce 	bl	8004048 <_free_r>
 80048ac:	4625      	mov	r5, r4
 80048ae:	4628      	mov	r0, r5
 80048b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b4:	f000 f81a 	bl	80048ec <_malloc_usable_size_r>
 80048b8:	4284      	cmp	r4, r0
 80048ba:	4606      	mov	r6, r0
 80048bc:	d802      	bhi.n	80048c4 <_realloc_r+0x34>
 80048be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048c2:	d8f4      	bhi.n	80048ae <_realloc_r+0x1e>
 80048c4:	4621      	mov	r1, r4
 80048c6:	4638      	mov	r0, r7
 80048c8:	f7ff fc28 	bl	800411c <_malloc_r>
 80048cc:	4680      	mov	r8, r0
 80048ce:	b908      	cbnz	r0, 80048d4 <_realloc_r+0x44>
 80048d0:	4645      	mov	r5, r8
 80048d2:	e7ec      	b.n	80048ae <_realloc_r+0x1e>
 80048d4:	42b4      	cmp	r4, r6
 80048d6:	4622      	mov	r2, r4
 80048d8:	4629      	mov	r1, r5
 80048da:	bf28      	it	cs
 80048dc:	4632      	movcs	r2, r6
 80048de:	f7ff ffc9 	bl	8004874 <memcpy>
 80048e2:	4629      	mov	r1, r5
 80048e4:	4638      	mov	r0, r7
 80048e6:	f7ff fbaf 	bl	8004048 <_free_r>
 80048ea:	e7f1      	b.n	80048d0 <_realloc_r+0x40>

080048ec <_malloc_usable_size_r>:
 80048ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048f0:	1f18      	subs	r0, r3, #4
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	bfbc      	itt	lt
 80048f6:	580b      	ldrlt	r3, [r1, r0]
 80048f8:	18c0      	addlt	r0, r0, r3
 80048fa:	4770      	bx	lr

080048fc <_init>:
 80048fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fe:	bf00      	nop
 8004900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004902:	bc08      	pop	{r3}
 8004904:	469e      	mov	lr, r3
 8004906:	4770      	bx	lr

08004908 <_fini>:
 8004908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800490a:	bf00      	nop
 800490c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800490e:	bc08      	pop	{r3}
 8004910:	469e      	mov	lr, r3
 8004912:	4770      	bx	lr
