# MIPS_Processor
Single-cycle MIPS processor built with Verilog, synthesized on Xilinx PYNG FPGA using Vivado, as part of Digital Design course at Northeastern University
![image](https://user-images.githubusercontent.com/26662618/153729433-bba73432-80c9-4e9c-b65d-226e5b7d47dc.png)

Final program performs signed muliplication on two numbers, using a button to single-step instructions.
